
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359877000                       # Number of ticks simulated
final_tick                               2267538628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              177798278                       # Simulator instruction rate (inst/s)
host_op_rate                                177793492                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              343676352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835224                       # Number of bytes of host memory used
host_seconds                                     1.05                       # Real time elapsed on the host
sim_insts                                   186169742                       # Number of instructions simulated
sim_ops                                     186169742                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170624                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170624                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11579                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2666                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2666                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303926064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240793382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95143619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28987682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296812522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093529178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059192446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303926064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95143619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296812522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695882204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      474117546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           474117546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      474117546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303926064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240793382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95143619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28987682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296812522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093529178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533309992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401664                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401664                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1085                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6325                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6276                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6276                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39657994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332202391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1956224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192954815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555211920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124828761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39657994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1956224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44281796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116114673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116114673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116114673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39657994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332202391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1956224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192954815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555211920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240943433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855580                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280315                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575265                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428009                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853098                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574910                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.510930                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.936374                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574556                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454954                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456076                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362716000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362880500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.729747                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.155545                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574202                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881163                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882285                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141261000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154419500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62920500     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4894                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.723111                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67529                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4894                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.798324                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.152123                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.570988                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047172                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864396                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911569                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131520                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131520                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31319                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31319                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25785                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25785                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57104                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57104                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57104                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57104                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2860                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2860                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2124                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2124                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4984                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4984                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4984                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4984                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34179                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34179                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27909                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27909                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62088                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62088                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62088                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62088                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083677                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083677                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076104                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076104                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080273                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080273                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080273                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080273                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2986                       # number of writebacks
system.cpu04.dcache.writebacks::total            2986                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2440                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            269962                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2440                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.640164                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.397896                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.601478                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051558                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948440                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343737                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343737                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168207                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168207                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168207                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168207                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168207                       # number of overall hits
system.cpu04.icache.overall_hits::total        168207                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2441                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2441                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2441                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2441                       # number of overall misses
system.cpu04.icache.overall_misses::total         2441                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170648                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170648                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170648                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170648                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170648                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170648                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014304                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014304                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014304                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014304                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014304                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014304                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2440                       # number of writebacks
system.cpu04.icache.writebacks::total            2440                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              355976000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363031000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1922685000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.556254                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.914297                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.641957                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126786                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702426                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829211                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12959                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12959                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          645                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu05.dcache.writebacks::total             814                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.125622                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.874378                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383058                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616942                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558674000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568450000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1710471500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.849629                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.571777                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.277852                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210101                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621636                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831738                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875806                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.319292                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.556514                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.402967                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596790                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188702                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.043727                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144975                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.452110                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.307403                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144706                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707632                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709867                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266772                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122420                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144352                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091759                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947761                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143998                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998788                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855145                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143644                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855369                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143289                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855592                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142935                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362770000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855816                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142581                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002232                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362725000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362934500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132231                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706735                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425497                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892005                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55436                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8797                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1944                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18484                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5062                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5312                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              235                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             316                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9394                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9394                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8181                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10303                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6505                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14526                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5896                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36787                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78714                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37564                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93002                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484871                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.281874                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73348     78.87%     78.87% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10704     11.51%     90.38% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3141      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.72% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1082      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     556      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1542      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93002                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34833                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34800                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123391                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840376                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33397     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34800                       # Request fanout histogram
system.l2cache0.tags.replacements               18815                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.918187                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21372                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18815                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135902                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1729.321153                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318289                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604238                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.886822                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.750959                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.001096                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064341                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497220                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010372                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.413240                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   336.419779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.515718                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   148.114917                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.826861                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.169993                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422198                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004334                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009278                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097269                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082134                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032108                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036161                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106891                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186077                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978496                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425012                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425012                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5062                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5062                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           71                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          501                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             793                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          509                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4017                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1067                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          722                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2439                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4230                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          509                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1288                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          793                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2940                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9040                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          509                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1288                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          793                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2940                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9040                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1710                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6167                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8419                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4164                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1605                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          754                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3202                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5561                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3315                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1296                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9369                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18144                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3315                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1296                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9369                       # number of overall misses
system.l2cache0.overall_misses::total           18144                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5062                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5062                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1931                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          613                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9212                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2441                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8181                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2672                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9791                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2441                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4603                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12309                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27184                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2441                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4603                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12309                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27184                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885552                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.884176                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924865                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913917                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791479                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508984                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600674                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.510840                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567630                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.567971                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791479                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720182                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.620393                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761150                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667451                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791479                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720182                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.620393                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761150                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667451                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8953                       # number of writebacks
system.l2cache0.writebacks::total                8953                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3718.633022                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   651.258092                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1966.428385                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1037.802884                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572730                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570913                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.158999                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480085                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.907869                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3716                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3091                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          621                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9735                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8953                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6315                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             131                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8596                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8414                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9735                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30179                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21791                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52022                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52080                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815808                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734800                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18697                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53465                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349631                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476858                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34772     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18693     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53465                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3076                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6276                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2062                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21418                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21418                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21518                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815296                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19535                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34774                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558578                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496564                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15350     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19424     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34774                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9339                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.827141                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9339                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.278716                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.163078                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.640927                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.061288                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.790915                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074591                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.817201                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.704920                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010192                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040058                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003830                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049432                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004662                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176075                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989196                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133983                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133983                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6287                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6287                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3067                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6456                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6456                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6287                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6287                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3151                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6460                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3151                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999113                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999113                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6284                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6284                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429227                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428257                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089266                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839327                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429227                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428257                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089266                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839327                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9330                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.821608                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9330                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.175110                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.158539                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.667302                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.048101                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.799459                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069135                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.902839                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698444                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009909                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041706                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049966                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004321                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181427                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988851                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133908                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133908                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6284                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6284                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          587                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1472                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3063                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6448                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3141                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6448                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6284                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6284                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6456                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6456                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998696                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6276                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6276                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534665307                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532340496.726443                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324810.273556                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534665392                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532340581.682866                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324810.317134                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534665477                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532340666.639289                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324810.360711                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534665562                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532340751.595712                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324810.404289                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34672                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28497                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4588                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63169                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12726                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308145                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170536                       # Number of instructions committed
system.switch_cpus04.committedOps              170536                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164718                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17807                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164718                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227174                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116696                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63433                       # number of memory refs
system.switch_cpus04.num_load_insts             34876                       # Number of load instructions
system.switch_cpus04.num_store_insts            28557                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235046.433964                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73098.566036                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237221                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762779                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23486                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2829      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99738     58.45%     60.10% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35829     21.00%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28837     16.90%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170648                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534665841                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3635965906.819427                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898699934.180573                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198184                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801816                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535077257                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658559421.429016                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876517835.570984                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634282                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365718                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534665817                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532341006.464979                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324810.535021                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534665902                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532341091.421402                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324810.578598                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534665987                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532341176.377825                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324810.622176                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534666072                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532341261.334247                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324810.665753                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534666157                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532341346.290669                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324810.709330                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534666242                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532341431.247092                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324810.752908                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534666327                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532341516.203515                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324810.796485                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534666412                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532341601.159938                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324810.840063                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534666587                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531774749.014175                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891837.985825                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3077                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6284                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2398                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3077                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21779                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21779                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21839                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815360                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815360                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28892                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44119                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652259                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476259                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15342     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28777     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44119                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000758                       # Number of seconds simulated
sim_ticks                                   757920000                       # Number of ticks simulated
final_tick                               2268658102000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               94091061                       # Simulator instruction rate (inst/s)
host_op_rate                                 94089719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              378426912                       # Simulator tick rate (ticks/s)
host_mem_usage                                 862872                       # Number of bytes of host memory used
host_seconds                                     2.00                       # Real time elapsed on the host
sim_insts                                   188442166                       # Number of instructions simulated
sim_ops                                     188442166                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       163712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        67968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         9152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data          832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       112896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        41216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        52608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            516608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       163712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        52608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       374272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       124416                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         124416                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         2558                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         1062                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          143                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1764                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          822                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8072                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1944                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1944                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1013300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       337767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       168883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    216001689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     89677011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     55140384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     12075153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       675533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      1097741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      2533249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1773274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst    148955035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     54380410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst     69411020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data     27950179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       168883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            681612835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1013300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    216001689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     55140384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        84442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       675533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      2533249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst    148955035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst     69411020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       493814651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      164154528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           164154528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      164154528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1013300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       337767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       168883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    216001689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     89677011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     55140384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     12075153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       675533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      1097741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      2533249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1773274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst    148955035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     54380410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst     69411020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data     27950179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       168883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           845767363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        49472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       186176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        12864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       152384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        79488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1220608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1718272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        49472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1708032                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1708032                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          773                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2381                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        19072                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              26848                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        26688                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             26688                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       168883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     65273380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    245640701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     16972768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       591091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       591091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst     19928225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data    201055520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      1097741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data    104876504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        84442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide     1610470762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2267088875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     65273380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst     19928225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      1097741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        86299346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     2253578214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2253578214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     2253578214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       168883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     65273380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    245640701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     16972768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       591091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       591091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst     19928225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data    201055520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      1097741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data    104876504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        84442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide    1610470762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4520667089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      200                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                     79     39.90%     39.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    25     12.63%     52.53% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.51%     53.03% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.51%     53.54% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                    92     46.46%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                      79     42.70%     42.70% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     25     13.51%     56.22% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.54%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.54%     57.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                     79     42.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              952125000     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1875000      0.19%     98.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.01%     98.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.02%     98.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              11716500      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          965930000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.858696                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.934343                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 146     84.39%     84.39% # number of callpals executed
system.cpu00.kern.callpal::rdps                     2      1.16%     85.55% # number of callpals executed
system.cpu00.kern.callpal::rti                     25     14.45%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  173                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               6                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         429.840751                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                41                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            6.833333                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   419.552358                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    10.288393                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.819438                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.020095                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.839533                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           21984                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          21984                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data         6756                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          6756                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data         3820                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3820                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          185                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          151                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        10576                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          10576                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        10576                       # number of overall hits
system.cpu00.dcache.overall_hits::total         10576                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           25                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           23                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           48                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           48                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           48                       # number of overall misses
system.cpu00.dcache.overall_misses::total           48                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data         6781                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         6781                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data         3843                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         3843                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          163                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          163                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        10624                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        10624                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        10624                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        10624                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003687                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003687                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.005985                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.005985                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.021164                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.021164                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.073620                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.073620                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.004518                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.004518                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.004518                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.004518                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu00.dcache.writebacks::total               3                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              29                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              1765                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           60.862069                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   493.361073                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    18.638927                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.963596                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.036404                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          486                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           71719                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          71719                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst        35816                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         35816                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst        35816                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          35816                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst        35816                       # number of overall hits
system.cpu00.icache.overall_hits::total         35816                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           29                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           29                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           29                       # number of overall misses
system.cpu00.icache.overall_misses::total           29                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst        35845                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        35845                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst        35845                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        35845                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst        35845                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        35845                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000809                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000809                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000809                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000809                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000809                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000809                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           29                       # number of writebacks
system.cpu00.icache.writebacks::total              29                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              862602000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          863378500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu01.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   19                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               3                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.448921                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           63.666667                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.311501                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.137421                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574827                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.021753                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.596580                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1377                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1377                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          418                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           418                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          231                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            8                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          649                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            649                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          649                       # number of overall hits
system.cpu01.dcache.overall_hits::total           649                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           10                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           14                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           14                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           14                       # number of overall misses
system.cpu01.dcache.overall_misses::total           14                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          663                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          663                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          663                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          663                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.023364                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023364                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.021116                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021116                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.021116                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021116                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3902                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3902                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         1951                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1951                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         1951                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1951                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         1951                       # number of overall hits
system.cpu01.icache.overall_hits::total          1951                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         1951                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1951                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         1951                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1951                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     61                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     3455                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    829     37.63%     37.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    18      0.82%     38.45% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.05%     38.49% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1355     61.51%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2203                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     828     49.43%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     18      1.07%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.06%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    828     49.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1675                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              766987000     79.40%     79.40% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1287000      0.13%     79.54% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.01%     79.54% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             197600500     20.46%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          965923500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998794                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.611070                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.760327                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::4                        3     25.00%     25.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     33.33%     58.33% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      8.33%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      8.33%     75.00% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      8.33%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      8.33%     91.67% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      8.33%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   12                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.61%      0.61% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 101      3.88%      4.50% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.08%      4.57% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2062     79.25%     83.82% # number of callpals executed
system.cpu02.kern.callpal::rdps                    86      3.31%     87.13% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.04%     87.16% # number of callpals executed
system.cpu02.kern.callpal::rti                    122      4.69%     91.85% # number of callpals executed
system.cpu02.kern.callpal::callsys                 21      0.81%     92.66% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.04%     92.70% # number of callpals executed
system.cpu02.kern.callpal::rdunique               189      7.26%     99.96% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 2602                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             222                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               103                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               102                      
system.cpu02.kern.mode_good::user                 103                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.459459                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.630769                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1717310000     97.73%     97.73% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user           39802000      2.27%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    101                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           12906                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         424.140877                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            257303                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           12906                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           19.936696                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    37.765573                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   386.375304                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.073761                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.754639                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.828400                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          595870                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         595870                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       170236                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        170236                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       100368                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       100368                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         3387                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3387                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         3650                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3650                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       270604                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         270604                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       270604                       # number of overall hits
system.cpu02.dcache.overall_hits::total        270604                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data         9368                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         9368                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         3718                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3718                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          422                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          422                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          119                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        13086                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        13086                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        13086                       # number of overall misses
system.cpu02.dcache.overall_misses::total        13086                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       179604                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       179604                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       104086                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       104086                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         3809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         3809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         3769                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         3769                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       283690                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       283690                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       283690                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       283690                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.052159                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.052159                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.035720                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.035720                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.110790                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.110790                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.031573                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.031573                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.046128                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.046128                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.046128                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.046128                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         6773                       # number of writebacks
system.cpu02.dcache.writebacks::total            6773                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           21274                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            933435                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           21274                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           43.876798                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   108.639513                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   403.360487                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.212187                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.787813                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          219                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1918636                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1918636                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst       927407                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        927407                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst       927407                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         927407                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst       927407                       # number of overall hits
system.cpu02.icache.overall_hits::total        927407                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        21274                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        21274                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        21274                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        21274                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        21274                       # number of overall misses
system.cpu02.icache.overall_misses::total        21274                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst       948681                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       948681                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst       948681                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       948681                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst       948681                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       948681                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.022425                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.022425                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.022425                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.022425                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.022425                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.022425                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        21274                       # number of writebacks
system.cpu02.icache.writebacks::total           21274                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                       85                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     29     38.67%     38.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      1.33%     40.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.67%     42.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    43     57.33%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 75                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      29     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      1.69%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      3.39%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     27     45.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  59                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              856953000     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.01%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               5976000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          863308500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.627907                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.786667                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.75%      3.75% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  69     86.25%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                     5      6.25%     96.25% # number of callpals executed
system.cpu03.kern.callpal::rti                      3      3.75%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   80                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               6                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             597                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         424.114664                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10579                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             597                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.720268                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   176.637978                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   247.476686                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.344996                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.483353                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.828349                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           17364                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          17364                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4074                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4074                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3374                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3374                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           66                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           71                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7448                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7448                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7448                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7448                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          459                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          459                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          255                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           13                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          714                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          714                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          714                       # number of overall misses
system.cpu03.dcache.overall_misses::total          714                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4533                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4533                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3629                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3629                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8162                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8162                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8162                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8162                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.101257                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.101257                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.070267                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.070267                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.154762                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.154762                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.087479                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.087479                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.087479                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.087479                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu03.dcache.writebacks::total             256                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62659                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.490677                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   147.665030                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   364.334970                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.288408                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.711592                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           51333                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          51333                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        24138                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         24138                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        24138                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          24138                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        24138                       # number of overall hits
system.cpu03.icache.overall_hits::total         24138                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        25157                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        25157                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        25157                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        25157                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        25157                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        25157                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.040506                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.040506                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.040506                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.040506                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.040506                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.040506                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              862504000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          863281000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu04.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu04.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   19                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               6                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         354.562242                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs                21                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            3.500000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   354.562242                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.692504                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.692504                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            1438                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           1438                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          439                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           439                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          229                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           10                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            3                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data          668                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total            668                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data          668                       # number of overall hits
system.cpu04.dcache.overall_hits::total           668                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           15                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            6                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           21                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           21                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           21                       # number of overall misses
system.cpu04.dcache.overall_misses::total           21                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          454                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          454                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data          689                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total          689                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data          689                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total          689                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.033040                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.033040                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.030479                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.030479                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.030479                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.030479                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu04.dcache.writebacks::total               3                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               4                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               103                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.750000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            2                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          510                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003906                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            4026                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           4026                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         2007                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          2007                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         2007                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           2007                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         2007                       # number of overall hits
system.cpu04.icache.overall_hits::total          2007                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            4                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            4                       # number of overall misses
system.cpu04.icache.overall_misses::total            4                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         2011                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         2011                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         2011                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         2011                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         2011                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         2011                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001989                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001989                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001989                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu04.icache.writebacks::total               4                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              862477000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          863253500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu05.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   19                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               6                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         438.571490                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            5.333333                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   438.571490                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.856585                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.856585                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1464                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1464                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          445                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           445                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          231                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           11                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            4                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          676                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            676                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          676                       # number of overall hits
system.cpu05.dcache.overall_hits::total           676                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           19                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           23                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           23                       # number of overall misses
system.cpu05.dcache.overall_misses::total           23                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          464                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          464                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          699                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          699                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          699                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          699                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.040948                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.040948                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.032904                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.032904                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.032904                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.032904                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            4084                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           4084                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         2039                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          2039                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         2039                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           2039                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         2039                       # number of overall hits
system.cpu05.icache.overall_hits::total          2039                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         2041                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         2041                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000980                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000980                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000980                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              862449000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          863226000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              36                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         422.784830                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               216                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs                   6                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   422.784830                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.825752                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.825752                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1539                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1539                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          417                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           417                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          229                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           11                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          646                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            646                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          646                       # number of overall hits
system.cpu06.dcache.overall_hits::total           646                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           61                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            6                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           67                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           67                       # number of overall misses
system.cpu06.dcache.overall_misses::total           67                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          478                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          478                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          713                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          713                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          713                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          713                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.127615                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.127615                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.093969                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.093969                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.093969                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.093969                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu06.dcache.writebacks::total              20                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              92                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              8026                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              92                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           87.239130                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            4234                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           4234                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         1979                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1979                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         1979                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1979                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         1979                       # number of overall hits
system.cpu06.icache.overall_hits::total          1979                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           92                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           92                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           92                       # number of overall misses
system.cpu06.icache.overall_misses::total           92                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         2071                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         2071                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         2071                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         2071                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         2071                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.044423                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.044423                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.044423                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu06.icache.writebacks::total              92                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              862368000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          863144500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu07.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   19                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              39                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         445.306300                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              39                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.846154                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   445.306300                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.869739                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.869739                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1565                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1565                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          422                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           422                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          229                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           13                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          651                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            651                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          651                       # number of overall hits
system.cpu07.dcache.overall_hits::total           651                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           66                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            6                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           72                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           72                       # number of overall misses
system.cpu07.dcache.overall_misses::total           72                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          488                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          488                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          723                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          723                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          723                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          723                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.135246                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.135246                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.099585                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.099585                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.099585                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.099585                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            4292                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           4292                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         2011                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          2011                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         2011                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           2011                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         2011                       # number of overall hits
system.cpu07.icache.overall_hits::total          2011                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         2101                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         2101                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         2101                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         2101                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         2101                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         2101                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.042837                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.042837                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.042837                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      676                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    171     46.59%     46.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      0.27%     46.87% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.27%     47.14% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   194     52.86%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                367                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     171     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      0.29%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.29%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    170     49.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 343                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              641159500     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.01%     97.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.03%     97.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14236000      2.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          655609000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.876289                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.934605                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.25%      0.25% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      3.54%      3.80% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.51%      4.30% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 343     86.84%     91.14% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2      0.51%     91.65% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.25%     91.90% # number of callpals executed
system.cpu08.kern.callpal::rti                     22      5.57%     97.47% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.28%     99.75% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.25%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  395                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.567568                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.719298                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66009000     46.96%     46.96% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           74542000     53.04%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5365                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         503.542159                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            106434                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5365                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           19.838583                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   503.542159                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.983481                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.983481                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          212554                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         212554                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        56335                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         56335                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        40539                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        40539                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          536                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          536                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          594                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        96874                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          96874                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        96874                       # number of overall hits
system.cpu08.dcache.overall_hits::total         96874                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3151                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3151                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2270                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2270                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          105                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           39                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5421                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5421                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5421                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5421                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        59486                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        59486                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        42809                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        42809                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       102295                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       102295                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       102295                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       102295                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.052970                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.052970                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.053026                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.053026                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.163807                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.163807                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.061611                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.061611                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.052994                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.052994                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.052994                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.052994                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3300                       # number of writebacks
system.cpu08.dcache.writebacks::total            3300                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2795                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.969782                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            383744                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2795                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          137.296601                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.034620                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.935162                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000068                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999873                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          578226                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         578226                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       284919                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        284919                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       284919                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         284919                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       284919                       # number of overall hits
system.cpu08.icache.overall_hits::total        284919                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2796                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2796                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2796                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2796                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2796                       # number of overall misses
system.cpu08.icache.overall_misses::total         2796                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       287715                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       287715                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       287715                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       287715                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       287715                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       287715                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.009718                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.009718                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.009718                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.009718                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.009718                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.009718                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2795                       # number of writebacks
system.cpu08.icache.writebacks::total            2795                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      832                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    113     46.12%     46.12% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      0.41%     46.53% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.82%     47.35% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   129     52.65%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                245                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     113     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.88%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    111     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 227                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              853452000     98.87%     98.87% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.01%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.04%     98.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               9354500      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          863186000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.860465                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.926531                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57     17.92%     17.92% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.26%     19.18% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 172     54.09%     73.27% # number of callpals executed
system.cpu09.kern.callpal::rdps                     5      1.57%     74.84% # number of callpals executed
system.cpu09.kern.callpal::rti                     70     22.01%     96.86% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.83%     99.69% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.31%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  318                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1301616500     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8490500      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2487                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         437.582870                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48793                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2487                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.619220                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    67.814813                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   369.768057                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.132451                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.722203                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.854654                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           89110                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          89110                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        25077                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         25077                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14565                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14565                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          437                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          437                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          457                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        39642                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          39642                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        39642                       # number of overall hits
system.cpu09.dcache.overall_hits::total         39642                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1854                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1854                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          778                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           48                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           18                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2632                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2632                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2632                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2632                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        26931                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        26931                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15343                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15343                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        42274                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        42274                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        42274                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        42274                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.068843                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.068843                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.050707                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.050707                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.098969                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.098969                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.037895                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.037895                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.062260                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.062260                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.062260                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.062260                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu09.dcache.writebacks::total            1264                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1768                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            148506                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1768                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           83.996606                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   112.717883                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   399.282117                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.220152                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.779848                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          305092                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         305092                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       149894                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        149894                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       149894                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         149894                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       149894                       # number of overall hits
system.cpu09.icache.overall_hits::total        149894                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1768                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1768                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1768                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1768                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1768                       # number of overall misses
system.cpu09.icache.overall_misses::total         1768                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       151662                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       151662                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       151662                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       151662                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       151662                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       151662                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011658                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011658                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011658                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011658                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011658                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011658                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1768                       # number of writebacks
system.cpu09.icache.writebacks::total            1768                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              862382000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          863158500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu10.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   19                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               4                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         394.959554                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.270278                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.689276                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748575                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.022831                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771405                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1610                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1610                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          488                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           488                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          230                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            3                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          718                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            718                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          718                       # number of overall hits
system.cpu10.dcache.overall_hits::total           718                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           36                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            5                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           41                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           41                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           41                       # number of overall misses
system.cpu10.dcache.overall_misses::total           41                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          524                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          524                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          759                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          759                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          759                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          759                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.068702                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.068702                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.054018                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.054018                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.054018                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.054018                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            4382                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           4382                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         2191                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          2191                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         2191                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           2191                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         2191                       # number of overall hits
system.cpu10.icache.overall_hits::total          2191                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         2191                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         2191                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         2191                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         2191                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         2191                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         2191                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              862354500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          863131000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu11.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   19                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               2                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         389.959494                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.270278                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.689217                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736856                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.024784                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.761640                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1637                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1637                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          499                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           499                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          232                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           17                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          731                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            731                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          731                       # number of overall hits
system.cpu11.dcache.overall_hits::total           731                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           37                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            3                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           40                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           40                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           40                       # number of overall misses
system.cpu11.dcache.overall_misses::total           40                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          536                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          536                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          771                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          771                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          771                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          771                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.069030                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.069030                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.051881                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.051881                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.051881                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.051881                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            4442                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           4442                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         2221                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          2221                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         2221                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           2221                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         2221                       # number of overall hits
system.cpu11.icache.overall_hits::total          2221                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         2221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         2221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         2221                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         2221                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         2221                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         2221                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              862327000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          863103500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu12.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   19                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               2                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         393.959394                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.270278                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.689116                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748575                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.020877                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769452                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1666                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1666                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          508                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           508                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          232                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           18                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          740                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            740                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          740                       # number of overall hits
system.cpu12.dcache.overall_hits::total           740                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           40                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            3                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           43                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           43                       # number of overall misses
system.cpu12.dcache.overall_misses::total           43                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          548                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          548                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          783                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          783                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          783                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          783                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.072993                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.072993                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.054917                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.054917                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.054917                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.054917                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            4502                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           4502                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         2251                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          2251                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         2251                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           2251                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         2251                       # number of overall hits
system.cpu12.icache.overall_hits::total          2251                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         2251                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         2251                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         2251                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         2251                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         2251                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         2251                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              862299500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          863076000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu13.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   19                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               3                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.271395                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.582379                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.689016                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762856                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.024783                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787639                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1695                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1695                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          517                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           517                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          230                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           19                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          747                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            747                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          747                       # number of overall hits
system.cpu13.dcache.overall_hits::total           747                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           43                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            5                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           48                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           48                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           48                       # number of overall misses
system.cpu13.dcache.overall_misses::total           48                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          795                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          795                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          795                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          795                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.076786                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076786                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.060377                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.060377                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.060377                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.060377                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            4562                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           4562                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         2281                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          2281                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         2281                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           2281                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         2281                       # number of overall hits
system.cpu13.icache.overall_hits::total          2281                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         2281                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         2281                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         2281                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         2281                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         2281                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         2281                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              862272000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          863048500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu14.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   19                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               5                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.271351                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           36.400000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.582435                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.688916                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.751138                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.020877                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.772014                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1726                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1726                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          524                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           524                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          231                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           20                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            3                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          755                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            755                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          755                       # number of overall hits
system.cpu14.dcache.overall_hits::total           755                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           48                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           52                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           52                       # number of overall misses
system.cpu14.dcache.overall_misses::total           52                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          572                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          572                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          807                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          807                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          807                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          807                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.083916                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.083916                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.064436                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.064436                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.064436                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.064436                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            4622                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           4622                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         2311                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          2311                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         2311                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           2311                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         2311                       # number of overall hits
system.cpu14.icache.overall_hits::total          2311                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         2311                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         2311                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         2311                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         2311                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         2311                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         2311                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      5     23.81%     23.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      4.76%     28.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      9.52%     38.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              862154000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                578000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          862976000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu15.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   21                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               4                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         454.955374                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           30.500000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.894791                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    20.060583                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.849404                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.039181                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888585                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            1814                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           1814                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          552                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           552                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          237                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          789                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            789                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          789                       # number of overall hits
system.cpu15.dcache.overall_hits::total           789                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           48                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           10                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            7                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           58                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           58                       # number of overall misses
system.cpu15.dcache.overall_misses::total           58                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          600                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          600                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          847                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          847                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          847                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          847                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.080000                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.080000                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.068477                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.068477                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.068477                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.068477                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            4862                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           4862                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         2431                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          2431                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         2431                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           2431                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         2431                       # number of overall hits
system.cpu15.icache.overall_hits::total          2431                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         2431                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         2431                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         2431                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         2431                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         2431                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         2431                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  381                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 381                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20430                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20430                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          275                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          126                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1999                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1280319                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         73294                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        26779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        24277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            7553                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         4856                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 331                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              33324                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                431                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               431                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         7073                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        11324                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             3124                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              254                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            170                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             424                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              3768                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             3768                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          22510                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10483                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side           69                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          636                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        53312                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        37989                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2471                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         1893                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side           65                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          235                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          195                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  97415                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      2050432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1287943                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        92928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        60844                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         1360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         9792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         5584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         9280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         5456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3531947                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           111936                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            185581                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.545088                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.440908                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  148696     80.12%     80.12% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   14760      7.95%     88.08% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    8597      4.63%     92.71% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    3484      1.88%     94.59% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    2347      1.26%     95.85% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    1761      0.95%     96.80% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1197      0.65%     97.45% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    4535      2.44%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     204      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              185581                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         25592                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        12011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           10800                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2014                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp               9991                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 31                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                31                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4568                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3593                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2680                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              177                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             92                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             269                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2901                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2901                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4564                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5423                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8023                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        16131                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4698                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         7680                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  37225                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       334528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       557848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       187520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       250028                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         2896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         3472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1347300                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            75155                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            100507                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.349826                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.271707                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   85791     85.36%     85.36% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   10732     10.68%     96.04% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     543      0.54%     96.58% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      61      0.06%     96.64% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      53      0.05%     96.69% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     124      0.12%     96.81% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     952      0.95%     97.76% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    1393      1.39%     99.15% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     858      0.85%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              100507                       # Request fanout histogram
system.l2cache0.tags.replacements                8447                       # number of replacements
system.l2cache0.tags.tagsinuse            3878.077837                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 16265                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                8447                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.925536                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1285.676789                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     1.024574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.750840                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.272318                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   829.214648                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   520.268219                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   279.101613                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    53.954778                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     1.017223                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.337833                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.262993                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   239.281905                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   199.157790                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst   215.678362                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   250.077953                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.313886                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000250                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000183                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000066                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.202445                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.127019                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.068140                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.013173                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000248                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000082                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000064                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.058418                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.048623                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.052656                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.061054                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.946796                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3981                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1290                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2276                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.971924                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              475613                       # Number of tag accesses
system.l2cache0.tags.data_accesses             475613                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         7073                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         7073                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        11324                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        11324                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         1120                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1131                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           17                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        17943                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          366                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst            3                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           84                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           60                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        18475                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            6                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         7231                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          204                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           28                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           21                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         7498                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           17                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data            6                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        17943                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         8351                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          366                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          215                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst            3                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           84                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           28                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           60                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           21                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              27104                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           17                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data            6                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        17943                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         8351                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          366                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          215                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst            3                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           84                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           28                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           60                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           21                       # number of overall hits
system.l2cache0.overall_hits::total             27104                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           16                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          121                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           13                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          167                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           92                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          111                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         2388                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          192                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2592                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           12                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         3331                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          653                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            8                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           30                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4035                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         2063                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          189                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           17                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           26                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2301                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           12                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data            6                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         3331                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         4451                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          653                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          381                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            8                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           20                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           30                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           29                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             8928                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           12                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data            6                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         3331                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         4451                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          653                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          381                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            8                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           20                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           30                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           29                       # number of overall misses
system.l2cache0.overall_misses::total            8928                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         7073                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         7073                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        11324                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        11324                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          170                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         3508                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         3723                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        21274                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        22510                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data         9294                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9799                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst           29                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           12                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        21274                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        12802                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          596                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst           92                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           48                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           50                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          36032                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst           29                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           12                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        21274                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        12802                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          596                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst           92                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           48                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           50                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         36032                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.983740                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.982353                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.680730                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.945813                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.696213                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.156576                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.640824                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.086957                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.333333                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.179254                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.221971                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.480916                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.377778                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.553191                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.234820                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.600000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.156576                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.347680                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.640824                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.639262                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.200000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.086957                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.416667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.580000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.247780                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.600000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.156576                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.347680                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.640824                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.639262                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.200000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.086957                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.416667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.580000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.247780                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           2966                       # number of writebacks
system.l2cache0.writebacks::total                2966                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9371                       # number of replacements
system.l2cache1.tags.tagsinuse            3900.389951                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  7966                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9371                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.850069                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1627.858627                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.161530                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     3.029881                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.932671                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.301818                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   478.856507                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   609.431318                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   577.890224                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   598.519768                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.407596                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.397426                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000284                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000740                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000716                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000074                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.116908                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.148787                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.141086                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.146123                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000100                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.952244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3819                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3813                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.932373                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              202024                       # Number of tag accesses
system.l2cache1.tags.data_accesses             202024                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4568                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4568                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3593                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3593                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          221                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           67                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             288                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          796                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          933                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1729                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1245                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          861                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           28                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2268                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          796                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1466                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          933                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          928                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           28                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               4285                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          796                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1466                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          933                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          928                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           28                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           27                       # number of overall hits
system.l2cache1.overall_hits::total              4285                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          106                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           23                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            9                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          158                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           32                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         1939                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          673                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2613                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2000                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          835                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2835                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1918                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          960                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2889                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2000                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         3857                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          835                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1633                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8337                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2000                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         3857                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          835                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1633                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.l2cache1.overall_misses::total            8337                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4568                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4568                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3593                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3593                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          160                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2160                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          740                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2901                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2796                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1768                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4564                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         3163                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5157                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2796                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5323                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1768                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2561                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          12622                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2796                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5323                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1768                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2561                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         12622                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.987500                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.897685                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.909459                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.900724                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.715308                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.472285                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.621166                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.606386                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.527183                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.133333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.066667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.068966                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.560209                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.715308                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.724591                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.472285                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.637642                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.133333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.066667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.100000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.660513                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.715308                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.724591                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.472285                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.637642                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.133333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.066667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.100000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.660513                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5713                       # number of writebacks
system.l2cache1.writebacks::total                5713                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                335                       # Transaction distribution
system.membus0.trans_dist::ReadResp             10966                       # Transaction distribution
system.membus0.trans_dist::WriteReq               462                       # Transaction distribution
system.membus0.trans_dist::WriteResp              462                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        23157                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4380                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             369                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           233                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            435                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2738                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2693                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        10631                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        19968                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        12187                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        12285                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1524                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        25996                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        10734                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           70                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        10804                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        57293                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        59997                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 96797                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       351936                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       408192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         1835                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       761963                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       293760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          164                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       293924                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2336783                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           56142                       # Total snoops (count)
system.membus0.snoop_fanout::samples           119906                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.466999                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498912                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  63910     53.30%     53.30% # Request fanout histogram
system.membus0.snoop_fanout::3                  55996     46.70%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             119906                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp              7500                       # Transaction distribution
system.membus1.trans_dist::WriteReq                31                       # Transaction distribution
system.membus1.trans_dist::WriteResp               31                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        26915                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            3705                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             398                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           132                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            390                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            24148                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           24105                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7496                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14181                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11602                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        25783                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        69072                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        69072                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 94855                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       604544                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       294244                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       898788                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2846400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      2846400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                3745188                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19745                       # Total snoops (count)
system.membus1.snoop_fanout::samples            82839                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.235396                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.424249                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  63339     76.46%     76.46% # Request fanout histogram
system.membus1.snoop_fanout::2                  19500     23.54%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              82839                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        22867                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.331964                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          113                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        22867                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004942                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.443548                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000787                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     1.602651                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.981038                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.044047                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000455                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.257908                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.001531                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.652722                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000049                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.100166                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.123815                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.002753                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000028                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.016119                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000096                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.895748                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       392629                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       392629                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        21213                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        21213                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           10                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           11                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           10                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           11                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          118                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          136                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           19                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         2249                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2435                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          773                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data          943                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1776                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        19072                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        19072                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          773                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         3192                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4211                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          773                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         3192                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4211                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        21213                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        21213                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          118                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          136                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         2253                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2439                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data          949                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1783                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        19072                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        19072                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          773                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         3202                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          226                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4222                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          773                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         3202                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          226                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4222                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.998225                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998360                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.993678                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.996074                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.996877                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995575                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.997395                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.996877                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995575                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.997395                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        21204                       # number of writebacks
system.numa_caches_downward0.writebacks::total        21204                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4385                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.791721                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           68                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4385                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.015507                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.626476                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     4.798789                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.921324                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     5.771029                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.673584                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000509                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.101655                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.299924                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.120083                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.360689                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.042099                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.924483                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        60594                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        60594                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          227                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          227                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           62                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           13                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           94                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           23                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           46                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          111                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          118                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1764                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1285                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          822                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          368                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4249                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1764                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1396                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          822                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          375                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4367                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1764                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1396                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          822                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          375                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4367                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          227                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          227                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           62                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           94                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          112                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          119                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1285                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          822                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4249                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1764                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1397                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          822                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          375                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4368                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1764                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1397                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          822                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          375                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4368                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.991071                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.991597                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999284                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999771                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999284                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999771                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          224                       # number of writebacks
system.numa_caches_downward1.writebacks::total          224                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4386                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.798794                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           66                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4386                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.015048                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.514672                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     5.845831                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.942659                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     5.756109                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.739002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000509                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.032167                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.365364                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.121416                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.359757                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.046188                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.924925                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        60559                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        60559                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          224                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          224                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           62                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           13                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           94                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           23                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           46                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          111                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          118                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1764                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1285                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          822                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          368                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4249                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1764                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1396                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          822                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          375                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4367                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1764                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1396                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          822                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          375                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4367                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          224                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          224                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           62                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           13                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           94                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          111                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          118                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1764                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1285                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          822                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4249                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1764                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1396                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          822                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          375                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4367                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1764                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1396                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          822                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          375                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4367                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          223                       # number of writebacks
system.numa_caches_upward0.writebacks::total          223                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        22858                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.704043                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          107                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        22858                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004681                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.524012                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000530                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     1.671210                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.944829                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.046052                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000486                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.515393                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.001531                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.657751                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000033                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.104451                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.121552                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.002878                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000030                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.032212                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000096                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.919003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       411525                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       411525                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        21204                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        21204                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            6                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            6                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          121                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          139                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           19                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         2244                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        19072                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        21502                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          773                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data          939                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1772                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          773                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         3183                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          225                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        19073                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        23274                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          773                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         3183                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          225                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        19073                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        23274                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        21204                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        21204                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         2246                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        19072                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        21504                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data          943                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1776                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          773                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         3189                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          225                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        19073                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        23280                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          773                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         3189                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          225                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        19073                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        23280                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999110                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999907                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.995758                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.997748                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.998119                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999742                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.998119                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999742                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        21202                       # number of writebacks
system.numa_caches_upward1.writebacks::total        21202                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits               7070                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits              4131                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              11201                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits              3911                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses          3911                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                1932094                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts             35845                       # Number of instructions committed
system.switch_cpus00.committedOps               35845                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses        34428                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls              3207                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         2401                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts              34428                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads        43897                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        26650                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               11253                       # number of memory refs
system.switch_cpus00.num_load_insts              7120                       # Number of load instructions
system.switch_cpus00.num_store_insts             4133                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1886409.681786                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     45684.318214                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.023645                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.976355                       # Percentage of idle cycles
system.switch_cpus00.Branches                    6084                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          162      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           22788     63.57%     64.03% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             32      0.09%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.11% # Class of executed instruction
system.switch_cpus00.op_class::MemRead           7695     21.47%     85.58% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite          4135     11.54%     97.12% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         1033      2.88%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total            35845                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                438                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               247                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                685                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               301                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                1726759                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              1951                       # Number of instructions committed
system.switch_cpus01.committedOps                1951                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         1858                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          156                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               1858                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2482                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1442                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 687                       # number of memory refs
system.switch_cpus01.num_load_insts               438                       # Number of load instructions
system.switch_cpus01.num_store_insts              249                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1724538.809685                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2220.190315                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001286                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998714                       # Percentage of idle cycles
system.switch_cpus01.Branches                     276                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           11      0.56%      0.56% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1135     58.18%     58.74% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.26%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            457     23.42%     82.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           249     12.76%     95.18% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           94      4.82%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             1951                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             182603                       # DTB read hits
system.switch_cpus02.dtb.read_misses              381                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          13841                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            107961                       # DTB write hits
system.switch_cpus02.dtb.write_misses             114                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses          9020                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             290564                       # DTB hits
system.switch_cpus02.dtb.data_misses              495                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses          22861                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            108653                       # ITB hits
system.switch_cpus02.itb.fetch_misses             338                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        108991                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                1931983                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts            948185                       # Number of instructions committed
system.switch_cpus02.committedOps              948185                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses       914496                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         2456                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             33613                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts        96170                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts             914496                       # number of integer instructions
system.switch_cpus02.num_fp_insts                2456                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1248008                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       694426                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1050                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1067                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              292368                       # number of memory refs
system.switch_cpus02.num_load_insts            183971                       # Number of load instructions
system.switch_cpus02.num_store_insts           108397                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     722497.593384                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1209485.406616                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.626033                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.373967                       # Percentage of idle cycles
system.switch_cpus02.Branches                  140197                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        13026      1.37%      1.37% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          615516     64.88%     66.25% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           2351      0.25%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           443      0.05%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt            11      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.55% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         190729     20.10%     86.66% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        108805     11.47%     98.12% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        17796      1.88%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total           948681                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4609                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             24                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3722                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8331                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             24                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1042                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1042                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                1726623                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             25155                       # Number of instructions committed
system.switch_cpus03.committedOps               25155                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        24414                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1058                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2458                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              24414                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        33797                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        17747                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8362                       # number of memory refs
system.switch_cpus03.num_load_insts              4628                       # Number of load instructions
system.switch_cpus03.num_store_insts             3734                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1697974.663094                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     28648.336906                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.016592                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.983408                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3804                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          218      0.87%      0.87% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           15994     63.58%     64.44% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             56      0.22%     64.67% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.71% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           4763     18.93%     83.64% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3738     14.86%     98.50% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          377      1.50%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            25157                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                466                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               248                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits                714                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               301                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                1726564                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              2011                       # Number of instructions committed
system.switch_cpus04.committedOps                2011                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         1918                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          183                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               1918                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         2545                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         1475                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                 716                       # number of memory refs
system.switch_cpus04.num_load_insts               466                       # Number of load instructions
system.switch_cpus04.num_store_insts              250                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1724275.719528                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      2288.280472                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001325                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998675                       # Percentage of idle cycles
system.switch_cpus04.Branches                     305                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1168     58.08%     58.53% # Class of executed instruction
system.switch_cpus04.op_class::IntMult              5      0.25%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            485     24.12%     82.89% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           250     12.43%     95.33% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess           94      4.67%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             2011                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                477                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               250                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                727                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               301                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                1726509                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              2041                       # Number of instructions committed
system.switch_cpus05.committedOps                2041                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         1945                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          198                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               1945                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2572                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1487                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 729                       # number of memory refs
system.switch_cpus05.num_load_insts               477                       # Number of load instructions
system.switch_cpus05.num_store_insts              252                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1724186.623069                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2322.376931                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001345                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998655                       # Percentage of idle cycles
system.switch_cpus05.Branches                     321                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           11      0.54%      0.54% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1183     57.96%     58.50% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.24%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            496     24.30%     83.05% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           252     12.35%     95.39% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess           94      4.61%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             2041                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                492                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               250                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                742                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                1726454                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              2071                       # Number of instructions committed
system.switch_cpus06.committedOps                2071                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1976                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          211                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1976                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2605                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1505                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 744                       # number of memory refs
system.switch_cpus06.num_load_insts               492                       # Number of load instructions
system.switch_cpus06.num_store_insts              252                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1724097.528788                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2356.471212                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001365                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998635                       # Percentage of idle cycles
system.switch_cpus06.Branches                     335                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1200     57.94%     58.38% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.24%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            511     24.67%     83.29% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           252     12.17%     95.46% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.54%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             2071                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                503                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               252                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                755                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               301                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                1726291                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              2101                       # Number of instructions committed
system.switch_cpus07.committedOps                2101                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         2003                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          226                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               2003                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2632                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1517                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 757                       # number of memory refs
system.switch_cpus07.num_load_insts               503                       # Number of load instructions
system.switch_cpus07.num_store_insts              254                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1723900.586233                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2390.413767                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001385                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998615                       # Percentage of idle cycles
system.switch_cpus07.Branches                     351                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           11      0.52%      0.52% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1215     57.83%     58.35% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.24%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            522     24.85%     83.44% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           254     12.09%     95.53% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           94      4.47%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             2101                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              59997                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          31999                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             43428                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         18855                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             103425                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          50854                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            153158                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        153279                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                1310773                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            287557                       # Number of instructions committed
system.switch_cpus08.committedOps              287557                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       278290                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          385                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              7601                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        31072                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             278290                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 385                       # number of float instructions
system.switch_cpus08.num_int_register_reads       381073                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       200296                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              103758                       # number of memory refs
system.switch_cpus08.num_load_insts             60257                       # Number of load instructions
system.switch_cpus08.num_store_insts            43501                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1061877.974678                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     248895.025322                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.189884                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.810116                       # Percentage of idle cycles
system.switch_cpus08.Branches                   40969                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5270      1.83%      1.83% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          173199     60.20%     62.03% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            187      0.06%     62.09% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.09% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.02%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.11% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          61268     21.29%     83.41% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         43782     15.22%     98.62% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         3960      1.38%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           287715                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              26879                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1946                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             15737                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           963                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              42616                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2909                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             24149                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         24274                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                1726378                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            151276                       # Number of instructions committed
system.switch_cpus09.committedOps              151276                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       145750                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3154                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        19242                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             145750                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       192649                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       109368                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               43717                       # number of memory refs
system.switch_cpus09.num_load_insts             27758                       # Number of load instructions
system.switch_cpus09.num_store_insts            15959                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1553515.838510                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     172862.161490                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.100130                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.899870                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23565                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2798      1.84%      1.84% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           97285     64.15%     65.99% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            154      0.10%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     66.09% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     66.11% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     66.11% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.11% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     66.11% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          28846     19.02%     85.14% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         15981     10.54%     95.67% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6563      4.33%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           151662                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                542                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               255                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                797                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               301                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                1726319                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              2191                       # Number of instructions committed
system.switch_cpus10.committedOps                2191                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         2090                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          268                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               2090                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2722                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1562                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 799                       # number of memory refs
system.switch_cpus10.num_load_insts               542                       # Number of load instructions
system.switch_cpus10.num_store_insts              257                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1723826.050687                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2492.949313                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001444                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998556                       # Percentage of idle cycles
system.switch_cpus10.Branches                     396                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1263     57.64%     58.15% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.23%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            561     25.60%     83.98% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           257     11.73%     95.71% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           94      4.29%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             2191                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                555                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               256                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                811                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               301                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                1726264                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              2221                       # Number of instructions committed
system.switch_cpus11.committedOps                2221                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         2119                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          282                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               2119                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2752                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1577                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 813                       # number of memory refs
system.switch_cpus11.num_load_insts               555                       # Number of load instructions
system.switch_cpus11.num_store_insts              258                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1723736.965609                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2527.034391                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001464                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998536                       # Percentage of idle cycles
system.switch_cpus11.Branches                     411                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1279     57.59%     58.08% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.23%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            574     25.84%     84.15% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           258     11.62%     95.77% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           94      4.23%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             2221                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                568                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               257                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                825                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               301                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                1726209                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              2251                       # Number of instructions committed
system.switch_cpus12.committedOps                2251                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         2148                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          296                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               2148                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2782                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1592                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 827                       # number of memory refs
system.switch_cpus12.num_load_insts               568                       # Number of load instructions
system.switch_cpus12.num_store_insts              259                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1723647.882708                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2561.117292                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001484                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998516                       # Percentage of idle cycles
system.switch_cpus12.Branches                     426                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           11      0.49%      0.49% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1295     57.53%     58.02% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.22%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            587     26.08%     84.32% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           259     11.51%     95.82% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           94      4.18%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             2251                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                581                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               258                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                839                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               301                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                1726154                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              2281                       # Number of instructions committed
system.switch_cpus13.committedOps                2281                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         2177                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          310                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               2177                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2812                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1607                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 841                       # number of memory refs
system.switch_cpus13.num_load_insts               581                       # Number of load instructions
system.switch_cpus13.num_store_insts              260                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1723558.801984                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2595.198016                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001503                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998497                       # Percentage of idle cycles
system.switch_cpus13.Branches                     441                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1311     57.47%     57.96% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.22%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            600     26.30%     84.48% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           260     11.40%     95.88% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           94      4.12%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             2281                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                594                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               259                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                853                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               301                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                1726099                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              2311                       # Number of instructions committed
system.switch_cpus14.committedOps                2311                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         2206                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          324                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               2206                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2842                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1622                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 855                       # number of memory refs
system.switch_cpus14.num_load_insts               594                       # Number of load instructions
system.switch_cpus14.num_store_insts              261                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1723469.723437                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2629.276563                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001523                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998477                       # Percentage of idle cycles
system.switch_cpus14.Branches                     456                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1327     57.42%     57.90% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.22%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            613     26.53%     84.64% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           261     11.29%     95.93% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           94      4.07%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             2311                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                624                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               272                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                896                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               319                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                1725954                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              2431                       # Number of instructions committed
system.switch_cpus15.committedOps                2431                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         2319                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                84                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          342                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               2319                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         2986                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         1705                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 898                       # number of memory refs
system.switch_cpus15.num_load_insts               624                       # Number of load instructions
system.switch_cpus15.num_store_insts              274                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1723188.310837                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      2765.689163                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001602                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998398                       # Percentage of idle cycles
system.switch_cpus15.Branches                     482                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            9      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1395     57.38%     57.75% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              5      0.21%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            645     26.53%     84.49% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           275     11.31%     95.80% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          102      4.20%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             2431                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           6029                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             31                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            31                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        21428                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3502                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          314                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          103                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          300                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         21665                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        21622                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         6025                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        69457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        69457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11597                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11597                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              81054                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2846976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      2846976                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       293988                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       293988                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3140964                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        48639                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        101316                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.476174                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499434                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               53072     52.38%     52.38% # Request fanout histogram
system.system_bus.snoop_fanout::2               48244     47.62%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          101316                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.534785                       # Number of seconds simulated
sim_ticks                                1534785267500                       # Number of ticks simulated
final_tick                               3803443369500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 559145                       # Simulator instruction rate (inst/s)
host_op_rate                                   559145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26610189                       # Simulator tick rate (ticks/s)
host_mem_usage                                 864920                       # Number of bytes of host memory used
host_seconds                                 57676.60                       # Real time elapsed on the host
sim_insts                                 32249587614                       # Number of instructions simulated
sim_ops                                   32249587614                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst     10016640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      9324928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      2983168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      5041344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      2598272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      4624960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst      2451328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      4638720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst      2114816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      4481792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst      2268928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      4470848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst      2035904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      3771072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst      2623296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      4852672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      2518016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      4568384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst      2051200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data      3704704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst      2153152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data      4356672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      2400192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      4489280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst      2198976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data      4245440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst      2364096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      4625536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      3931264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      5807232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      3739648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      5524096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         126976576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst     10016640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      2983168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      2598272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst      2451328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst      2114816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst      2268928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst      2035904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst      2623296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      2518016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst      2051200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst      2153152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      2400192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst      2198976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst      2364096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      3931264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      3739648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     48448896                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     31815552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       31815552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst       156510                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data       145702                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        46612                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        78771                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        40598                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        72265                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst        38302                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        72480                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst        33044                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        70028                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        35452                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        69857                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        31811                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        58923                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        40989                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        75823                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst        39344                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data        71381                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst        32050                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        57886                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst        33643                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data        68073                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst        37503                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        70145                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst        34359                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        66335                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst        36939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        72274                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst        61426                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        90738                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst        58432                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        86314                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1984009                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       497118                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            497118                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      6526411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      6075722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1943704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      3284723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      1692922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      3013425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      1597180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      3022390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1377923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      2920143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      1478336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      2913012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      1326507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      2457068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1709227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      3161792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1640631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data      2976562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst      1336474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      2413826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      1402901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data      2838620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      1563862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      2925022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      1432758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      2766146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst      1540343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      3013800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      2561442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      3783742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst      2436594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      3599263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             82732470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      6526411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1943704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      1692922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      1597180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1377923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      1478336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      1326507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1709227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1640631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst      1336474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      1402901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      1563862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      1432758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst      1540343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      2561442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst      2436594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        31567215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       20729644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            20729644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       20729644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      6526411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      6075722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1943704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      3284723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      1692922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      3013425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      1597180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      3022390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1377923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      2920143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      1478336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      2913012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      1326507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      2457068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1709227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      3161792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1640631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data      2976562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst      1336474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      2413826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      1402901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data      2838620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      1563862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      2925022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      1432758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      2766146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst      1540343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      3013800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      2561442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      3783742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst      2436594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      3599263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           103462114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      3621248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data   1164091392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst       318336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data   1251082688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       271424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data   1093604672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst       260736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data   1198408704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst       216064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data   1156693312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst       237760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data   1158939648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst       206528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data    964896384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst       250944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data   1160038272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst       214848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data   1150593920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst       202624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data    946666944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst       227072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data   1129642496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst       254592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data   1155176896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst       228096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data   1153858368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst       245184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data   1155382848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst       401408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data   1372658112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst       376448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data   1366939328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       110592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total       18586317888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      3621248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst       318336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       271424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst       260736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst       216064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst       237760                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst       206528                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst       250944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst       214848                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst       202624                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst       227072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst       254592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst       228096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst       245184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst       401408                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst       376448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      7533312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    173952320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      173952320                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        56582                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data     18188928                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst         4974                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data     19548167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         4241                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data     17087573                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst         4074                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data     18725136                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst         3376                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data     18073333                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst         3715                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data     18108432                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst         3227                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data     15076506                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst         3921                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data     18125598                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst         3357                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data     17978030                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst         3166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data     14791671                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst         3548                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data     17650664                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst         3978                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data     18049639                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst         3564                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data     18029037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst         3831                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data     18052857                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst         6272                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data     21447783                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst         5882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data     21358427                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1728                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total          290411217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      2718005                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2718005                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      2359449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data    758471831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst       207414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data    815151614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       176848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    712545719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       169884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data    780831514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       140778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    753651561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst       154914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    755115176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst       134565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    628684940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst       163504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data    755830992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       139986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data    749677459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       132021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data    616807422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst       147950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data    736026414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst       165881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data    752663529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst       148618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data    751804433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst       159751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data    752797719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst       261540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data    894364926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst       245277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data    890638812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide          72057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total          12110044500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      2359449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst       207414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       176848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       169884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       140778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst       154914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst       134565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst       163504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       139986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       132021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst       147950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst       165881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst       148618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst       159751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst       261540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst       245277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         4908382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      113339842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           113339842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      113339842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      2359449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data    758471831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst       207414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data    815151614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       176848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    712545719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       169884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data    780831514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       140778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    753651561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst       154914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    755115176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst       134565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    628684940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst       163504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data    755830992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       139986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data    749677459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       132021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data    616807422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst       147950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data    736026414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst       165881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data    752663529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst       148618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data    751804433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst       159751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data    752797719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst       261540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data    894364926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst       245277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data    890638812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide         72057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         12223384343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                  27285                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  3067776                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 180727     41.99%     41.99% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    86      0.02%     42.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  1571      0.36%     42.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                 26765      6.22%     48.59% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                221279     51.41%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             430428                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  180727     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     86      0.02%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   1571      0.43%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                  26765      7.37%     57.60% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 153961     42.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              363110                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           1437521490500     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6450000      0.00%     93.71% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              76979000      0.01%     93.71% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30            2999781000      0.20%     93.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           93472685000      6.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       1534077385500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.695778                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.843602                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::17                       2     66.67%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.kern.callpal::wripir               26781      5.08%      5.08% # number of callpals executed
system.cpu00.kern.callpal::swpctx               53495     10.14%     15.21% # number of callpals executed
system.cpu00.kern.callpal::swpipl              333320     63.17%     78.38% # number of callpals executed
system.cpu00.kern.callpal::rdps                  3337      0.63%     79.01% # number of callpals executed
system.cpu00.kern.callpal::rti                  68686     13.02%     92.03% # number of callpals executed
system.cpu00.kern.callpal::callsys              40250      7.63%     99.66% # number of callpals executed
system.cpu00.kern.callpal::rdunique              1819      0.34%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               527688                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          122179                       # number of protection mode switches
system.cpu00.kern.mode_switch::user             41177                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel             41177                      
system.cpu00.kern.mode_good::user               41177                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.337022                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.504138                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     629776549000     41.41%     41.41% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       891162906000     58.59%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                  53495                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements        22411652                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         498.650527                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         577718108                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs        22411652                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.777578                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    22.596950                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   476.053577                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.044135                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.929792                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.973927                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1228073862                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1228073862                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    536694229                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     536694229                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     39264136                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     39264136                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data       245369                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       245369                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data       151962                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       151962                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    575958365                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      575958365                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    575958365                       # number of overall hits
system.cpu00.dcache.overall_hits::total     575958365                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data     23447422                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total     23447422                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      1639342                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      1639342                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data       225222                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total       225222                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data       302824                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total       302824                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data     25086764                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total     25086764                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data     25086764                       # number of overall misses
system.cpu00.dcache.overall_misses::total     25086764                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    560141651                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    560141651                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     40903478                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     40903478                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       470591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       470591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       454786                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       454786                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    601045129                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    601045129                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    601045129                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    601045129                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.041860                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.041860                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.040078                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.040078                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.478594                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.478594                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.665860                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.665860                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.041739                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.041739                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.041739                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.041739                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       971827                       # number of writebacks
system.cpu00.dcache.writebacks::total          971827                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         2187328                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        1913385217                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         2187328                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          874.759166                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    51.810943                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   460.189057                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.101193                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.898807                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      4017688752                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     4017688752                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   2005563384                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    2005563384                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   2005563384                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     2005563384                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   2005563384                       # number of overall hits
system.cpu00.icache.overall_hits::total    2005563384                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      2187328                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      2187328                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      2187328                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      2187328                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      2187328                       # number of overall misses
system.cpu00.icache.overall_misses::total      2187328                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   2007750712                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   2007750712                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   2007750712                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   2007750712                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   2007750712                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   2007750712                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001089                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001089                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001089                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001089                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001089                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001089                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      2187328                       # number of writebacks
system.cpu00.icache.writebacks::total         2187328                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                  28523                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  3220830                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 190185     42.40%     42.40% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  1573      0.35%     42.75% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                 28069      6.26%     49.01% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                228741     50.99%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total             448568                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  190185     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   1573      0.41%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                  28069      7.35%     57.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 162119     42.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total              381946                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           1433516953500     93.44%     93.44% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              77010000      0.01%     93.44% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30            3146188500      0.21%     93.65% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           97439503500      6.35%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       1534179655500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.708745                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.851478                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir               27697      5.04%      5.04% # number of callpals executed
system.cpu01.kern.callpal::swpctx               56629     10.31%     15.35% # number of callpals executed
system.cpu01.kern.callpal::swpipl              346599     63.08%     78.43% # number of callpals executed
system.cpu01.kern.callpal::rdps                  3250      0.59%     79.02% # number of callpals executed
system.cpu01.kern.callpal::rti                  72329     13.16%     92.18% # number of callpals executed
system.cpu01.kern.callpal::callsys              42688      7.77%     99.95% # number of callpals executed
system.cpu01.kern.callpal::rdunique               258      0.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               549450                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel           72297                       # number of protection mode switches
system.cpu01.kern.mode_switch::user             43672                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle             56661                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel             71708                      
system.cpu01.kern.mode_good::user               43672                      
system.cpu01.kern.mode_good::idle               28036                      
system.cpu01.kern.mode_switch_good::kernel     0.991853                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.494802                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.830771                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel     105485110500      6.92%      6.92% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       953633138000     62.56%     69.49% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       465118579500     30.51%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                  56629                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements        23734038                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         490.978159                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         616359406                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs        23734038                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           25.969429                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2355530629000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    16.362974                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   474.615185                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.031959                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.926983                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.958942                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses      1309145323                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses     1309145323                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    574505836                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     574505836                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     39887945                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     39887945                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data       256202                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       256202                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data       161499                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total       161499                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    614393781                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      614393781                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    614393781                       # number of overall hits
system.cpu01.dcache.overall_hits::total     614393781                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data     24818858                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total     24818858                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      1663397                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      1663397                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data       225526                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       225526                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data       304075                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       304075                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     26482255                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     26482255                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     26482255                       # number of overall misses
system.cpu01.dcache.overall_misses::total     26482255                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    599324694                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    599324694                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     41551342                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     41551342                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       481728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       481728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       465574                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       465574                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    640876036                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    640876036                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    640876036                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    640876036                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.041411                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.041411                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.040032                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.040032                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.468160                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.468160                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.653119                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.653119                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.041322                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.041322                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.041322                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.041322                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       805710                       # number of writebacks
system.cpu01.dcache.writebacks::total          805710                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements         2103228                       # number of replacements
system.cpu01.icache.tags.tagsinuse         507.389605                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        2034077263                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs         2103228                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          967.121616                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   131.009856                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   376.379749                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.255879                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.735117                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.990995                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      4286341565                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     4286341565                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   2140015924                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    2140015924                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   2140015924                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     2140015924                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   2140015924                       # number of overall hits
system.cpu01.icache.overall_hits::total    2140015924                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst      2103239                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total      2103239                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst      2103239                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total      2103239                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst      2103239                       # number of overall misses
system.cpu01.icache.overall_misses::total      2103239                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   2142119163                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   2142119163                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   2142119163                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   2142119163                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   2142119163                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   2142119163                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000982                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000982                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000982                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000982                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000982                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000982                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks      2103228                       # number of writebacks
system.cpu01.icache.writebacks::total         2103228                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                  25314                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  2869038                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 170899     42.26%     42.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     9      0.00%     42.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  1573      0.39%     42.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                 24799      6.13%     48.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                207141     51.22%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             404421                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  170899     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      9      0.00%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   1573      0.46%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                  24799      7.22%     57.45% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 146102     42.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              343382                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           1445220859000     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                643500      0.00%     94.16% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              77010000      0.01%     94.17% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30            2777968000      0.18%     94.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           86708491500      5.65%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       1534784972000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.705326                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.849071                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      1.09%      1.09% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      6.52%      7.61% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      1.09%      8.70% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      1.09%      9.78% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      1.09%     10.87% # number of syscalls executed
system.cpu02.kern.syscall::71                      32     34.78%     45.65% # number of syscalls executed
system.cpu02.kern.syscall::73                      23     25.00%     70.65% # number of syscalls executed
system.cpu02.kern.syscall::74                      27     29.35%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   92                       # number of syscalls executed
system.cpu02.kern.callpal::wripir               25516      5.03%      5.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx               49677      9.80%     14.84% # number of callpals executed
system.cpu02.kern.callpal::swpipl              313360     61.82%     76.66% # number of callpals executed
system.cpu02.kern.callpal::rdps                  3349      0.66%     77.32% # number of callpals executed
system.cpu02.kern.callpal::rti                  64682     12.76%     90.08% # number of callpals executed
system.cpu02.kern.callpal::callsys              37163      7.33%     97.41% # number of callpals executed
system.cpu02.kern.callpal::rdunique             13111      2.59%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               506858                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          114359                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             39255                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             39255                      
system.cpu02.kern.mode_good::user               39255                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.343261                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.511086                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     614263841000     40.02%     40.02% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       920521131000     59.98%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                  49677                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        20760303                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         497.345105                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         602796175                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        20760303                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           29.036001                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.002892                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   497.342214                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000006                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.971372                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.971377                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1274110330                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1274110330                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    538758546                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     538758546                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     62911144                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     62911144                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       241077                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       241077                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       148444                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       148444                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    601669690                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      601669690                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    601669690                       # number of overall hits
system.cpu02.dcache.overall_hits::total     601669690                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     21655460                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     21655460                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1652792                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1652792                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data       201397                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       201397                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data       279851                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       279851                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     23308252                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     23308252                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     23308252                       # number of overall misses
system.cpu02.dcache.overall_misses::total     23308252                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    560414006                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    560414006                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     64563936                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     64563936                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       442474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       442474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       428295                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       428295                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    624977942                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    624977942                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    624977942                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    624977942                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038642                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038642                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.025599                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.025599                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.455161                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.455161                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.653407                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.653407                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.037295                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.037295                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.037295                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.037295                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       909871                       # number of writebacks
system.cpu02.dcache.writebacks::total          909871                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         1890451                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        2050909174                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         1890451                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1084.878251                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          364                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      4108265805                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     4108265805                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   2051297226                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    2051297226                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   2051297226                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     2051297226                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   2051297226                       # number of overall hits
system.cpu02.icache.overall_hits::total    2051297226                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      1890451                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      1890451                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      1890451                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      1890451                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      1890451                       # number of overall misses
system.cpu02.icache.overall_misses::total      1890451                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   2053187677                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   2053187677                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   2053187677                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   2053187677                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   2053187677                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   2053187677                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000921                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000921                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000921                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000921                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000921                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000921                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      1890451                       # number of writebacks
system.cpu02.icache.writebacks::total         1890451                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                  27686                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  3091586                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                 183040     42.37%     42.37% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  1572      0.36%     42.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                 27181      6.29%     49.03% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                220170     50.97%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total             431963                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                  183040     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   1572      0.43%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                  27181      7.39%     57.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                 155865     42.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total              367658                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           1436890246500     93.66%     93.66% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              76994500      0.01%     93.66% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30            3047515500      0.20%     93.86% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           94164918500      6.14%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       1534179675000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.707930                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.851133                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                       17    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   17                       # number of syscalls executed
system.cpu03.kern.callpal::wripir               26563      5.02%      5.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx               54530     10.31%     15.34% # number of callpals executed
system.cpu03.kern.callpal::swpipl              333635     63.10%     78.44% # number of callpals executed
system.cpu03.kern.callpal::rdps                  3300      0.62%     79.06% # number of callpals executed
system.cpu03.kern.callpal::rti                  69576     13.16%     92.22% # number of callpals executed
system.cpu03.kern.callpal::callsys              40822      7.72%     99.94% # number of callpals executed
system.cpu03.kern.callpal::rdunique               318      0.06%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               528744                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel          124106                       # number of protection mode switches
system.cpu03.kern.mode_switch::user             41768                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel             41768                      
system.cpu03.kern.mode_good::user               41768                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.336551                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.503611                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     620482573500     40.44%     40.44% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       914031824500     59.56%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                  54530                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        22673408                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         496.827484                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         591102816                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        22673408                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           26.070312                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     4.724804                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   492.102681                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.009228                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.961138                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.970366                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1255684188                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1255684188                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    550889246                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     550889246                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     38279550                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     38279550                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data       246633                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       246633                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data       145623                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total       145623                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    589168796                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      589168796                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    589168796                       # number of overall hits
system.cpu03.dcache.overall_hits::total     589168796                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data     23847616                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total     23847616                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      1668265                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      1668265                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data       217205                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       217205                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data       302707                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       302707                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     25515881                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     25515881                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     25515881                       # number of overall misses
system.cpu03.dcache.overall_misses::total     25515881                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    574736862                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    574736862                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     39947815                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     39947815                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       463838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       463838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       448330                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       448330                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    614684677                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    614684677                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    614684677                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    614684677                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.041493                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.041493                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.041761                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.041761                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.468278                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.468278                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.675188                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.675188                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.041511                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.041511                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.041511                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.041511                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       767892                       # number of writebacks
system.cpu03.dcache.writebacks::total          767892                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         2030006                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        1961082811                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         2030006                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          966.047790                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.940671                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   501.059329                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.021368                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.978632                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      4111760370                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     4111760370                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   2052835176                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    2052835176                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   2052835176                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     2052835176                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   2052835176                       # number of overall hits
system.cpu03.icache.overall_hits::total    2052835176                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      2030006                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      2030006                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      2030006                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      2030006                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      2030006                       # number of overall misses
system.cpu03.icache.overall_misses::total      2030006                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   2054865182                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   2054865182                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   2054865182                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   2054865182                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   2054865182                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   2054865182                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000988                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000988                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000988                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000988                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000988                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000988                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      2030006                       # number of writebacks
system.cpu03.icache.writebacks::total         2030006                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                  27342                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  2943620                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 179566     42.42%     42.42% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  1576      0.37%     42.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                 26825      6.34%     49.13% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                215373     50.87%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total             423340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  179566     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   1576      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                  26825      7.44%     57.65% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 152746     42.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total              360713                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           1438414214000     93.76%     93.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              77056500      0.01%     93.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30            3006879500      0.20%     93.96% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           92681475500      6.04%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       1534179625500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.709216                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.852065                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir               25911      5.00%      5.00% # number of callpals executed
system.cpu04.kern.callpal::swpctx               53608     10.35%     15.36% # number of callpals executed
system.cpu04.kern.callpal::swpipl              326590     63.06%     78.42% # number of callpals executed
system.cpu04.kern.callpal::rdps                  3320      0.64%     79.06% # number of callpals executed
system.cpu04.kern.callpal::rti                  68354     13.20%     92.26% # number of callpals executed
system.cpu04.kern.callpal::callsys              39958      7.72%     99.98% # number of callpals executed
system.cpu04.kern.callpal::rdunique               123      0.02%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               517864                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          121962                       # number of protection mode switches
system.cpu04.kern.mode_switch::user             40868                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel             40868                      
system.cpu04.kern.mode_good::user               40868                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.335088                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.501971                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     628682216500     41.56%     41.56% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       884114822500     58.44%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                  53608                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements        21945059                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         495.210102                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         572796188                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs        21945059                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           26.101374                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   495.210102                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.967207                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.967207                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses      1217122591                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses     1217122591                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    533733962                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     533733962                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     37332401                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     37332401                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data       240928                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       240928                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data       140931                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total       140931                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    571066363                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      571066363                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    571066363                       # number of overall hits
system.cpu04.dcache.overall_hits::total     571066363                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data     23079899                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total     23079899                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      1654659                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      1654659                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data       213519                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       213519                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data       298091                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       298091                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data     24734558                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total     24734558                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data     24734558                       # number of overall misses
system.cpu04.dcache.overall_misses::total     24734558                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    556813861                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    556813861                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     38987060                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     38987060                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       454447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       454447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       439022                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       439022                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    595800921                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    595800921                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    595800921                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    595800921                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.041450                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.041450                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.042441                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.042441                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.469844                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.469844                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.678989                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.678989                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.041515                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.041515                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.041515                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.041515                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       698226                       # number of writebacks
system.cpu04.dcache.writebacks::total          698226                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         1992081                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        1888123865                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         1992081                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          947.814805                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.059021                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.940979                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000115                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999885                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      3985039423                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     3985039423                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   1989531590                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    1989531590                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   1989531590                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     1989531590                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   1989531590                       # number of overall hits
system.cpu04.icache.overall_hits::total    1989531590                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      1992081                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      1992081                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      1992081                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      1992081                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      1992081                       # number of overall misses
system.cpu04.icache.overall_misses::total      1992081                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   1991523671                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   1991523671                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   1991523671                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   1991523671                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   1991523671                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   1991523671                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.001000                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.001000                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      1992081                       # number of writebacks
system.cpu04.icache.writebacks::total         1992081                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                  27259                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  3011871                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 180535     42.16%     42.16% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  1572      0.37%     42.52% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                 26731      6.24%     48.77% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                219398     51.23%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total             428236                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  180535     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   1572      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                  26731      7.37%     57.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 153805     42.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total              362643                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           1437855110500     93.72%     93.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              76994500      0.01%     93.73% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30            2996400000      0.20%     93.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           93253176000      6.08%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       1534181681000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.701032                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.846830                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir               27395      5.23%      5.23% # number of callpals executed
system.cpu05.kern.callpal::swpctx               53419     10.19%     15.42% # number of callpals executed
system.cpu05.kern.callpal::swpipl              331730     63.30%     78.72% # number of callpals executed
system.cpu05.kern.callpal::rdps                  3293      0.63%     79.35% # number of callpals executed
system.cpu05.kern.callpal::rti                  68204     13.01%     92.36% # number of callpals executed
system.cpu05.kern.callpal::callsys              39901      7.61%     99.98% # number of callpals executed
system.cpu05.kern.callpal::rdunique               128      0.02%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               524070                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          121623                       # number of protection mode switches
system.cpu05.kern.mode_switch::user             40808                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel             40808                      
system.cpu05.kern.mode_good::user               40808                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.335529                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.502466                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     628083456000     41.52%     41.52% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       884659764000     58.48%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                  53419                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements        22132881                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         496.530407                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         573076769                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs        22132881                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           25.892552                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   496.530407                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.969786                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.969786                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1218030170                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1218030170                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    533767640                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     533767640                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     37419510                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     37419510                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data       243419                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       243419                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data       142684                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total       142684                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    571187150                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      571187150                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    571187150                       # number of overall hits
system.cpu05.dcache.overall_hits::total     571187150                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data     23259532                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total     23259532                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      1698285                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      1698285                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data       215922                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       215922                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data       301421                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       301421                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data     24957817                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total     24957817                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data     24957817                       # number of overall misses
system.cpu05.dcache.overall_misses::total     24957817                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    557027172                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    557027172                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     39117795                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     39117795                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       459341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       459341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       444105                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       444105                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    596144967                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    596144967                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    596144967                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    596144967                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.041757                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.041757                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.043415                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.043415                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.470069                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.470069                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.678716                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.678716                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.041865                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.041865                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.041865                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.041865                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       923663                       # number of writebacks
system.cpu05.dcache.writebacks::total          923663                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         1991577                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        1893462879                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         1991577                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          950.735462                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    28.757339                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   483.242661                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.056167                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.943833                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      3989435741                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     3989435741                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   1991730505                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    1991730505                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   1991730505                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     1991730505                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   1991730505                       # number of overall hits
system.cpu05.icache.overall_hits::total    1991730505                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      1991577                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      1991577                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      1991577                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      1991577                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      1991577                       # number of overall misses
system.cpu05.icache.overall_misses::total      1991577                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   1993722082                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   1993722082                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   1993722082                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   1993722082                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   1993722082                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   1993722082                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000999                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000999                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      1991577                       # number of writebacks
system.cpu05.icache.writebacks::total         1991577                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                  22773                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                  2570636                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                 150681     41.87%     41.87% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  1571      0.44%     42.31% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                 22064      6.13%     48.44% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                185568     51.56%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total             359884                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                  150681     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   1571      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                  22064      7.28%     57.54% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                 128617     42.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total              302933                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           1454185503500     94.79%     94.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              76979000      0.01%     94.79% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30            2473479000      0.16%     94.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           77443634000      5.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       1534179595500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.693099                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.841752                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir               23261      5.29%      5.29% # number of callpals executed
system.cpu06.kern.callpal::swpctx               44081     10.02%     15.31% # number of callpals executed
system.cpu06.kern.callpal::swpipl              279693     63.61%     78.92% # number of callpals executed
system.cpu06.kern.callpal::rdps                  3202      0.73%     79.65% # number of callpals executed
system.cpu06.kern.callpal::rti                  56556     12.86%     92.51% # number of callpals executed
system.cpu06.kern.callpal::callsys              32921      7.49%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 2      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               439716                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel          100637                       # number of protection mode switches
system.cpu06.kern.mode_switch::user             33676                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel             33676                      
system.cpu06.kern.mode_good::user               33676                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.334628                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.501456                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     775495327500     51.27%     51.27% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       736936820500     48.73%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                  44081                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements        18600149                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         481.593751                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         476828511                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs        18600149                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.635736                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   481.593751                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.940613                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.940613                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses      1014073309                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses     1014073309                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    444290111                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     444290111                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     31188054                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     31188054                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data       203765                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       203765                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data       119326                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total       119326                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    475478165                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      475478165                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    475478165                       # number of overall hits
system.cpu06.dcache.overall_hits::total     475478165                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data     19425968                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total     19425968                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      1362706                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      1362706                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data       179297                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       179297                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data       250990                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       250990                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data     20788674                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total     20788674                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data     20788674                       # number of overall misses
system.cpu06.dcache.overall_misses::total     20788674                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    463716079                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    463716079                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     32550760                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     32550760                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data       383062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       383062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data       370316                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       370316                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    496266839                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    496266839                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    496266839                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    496266839                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.041892                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.041892                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.041864                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.041864                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.468063                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.468063                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.677772                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.677772                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.041890                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.041890                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.041890                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.041890                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       740048                       # number of writebacks
system.cpu06.dcache.writebacks::total          740048                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         1635231                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        1573983994                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         1635231                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          962.545349                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      3323124823                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     3323124823                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1659109565                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1659109565                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1659109565                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1659109565                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1659109565                       # number of overall hits
system.cpu06.icache.overall_hits::total    1659109565                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      1635231                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      1635231                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      1635231                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      1635231                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      1635231                       # number of overall misses
system.cpu06.icache.overall_misses::total      1635231                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1660744796                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1660744796                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1660744796                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1660744796                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1660744796                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1660744796                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000985                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000985                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000985                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000985                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000985                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000985                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      1635231                       # number of writebacks
system.cpu06.icache.writebacks::total         1635231                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                  27281                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  3044458                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                 180311     42.22%     42.22% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  1572      0.37%     42.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                 26747      6.26%     48.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                218477     51.15%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total             427107                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                  180311     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   1572      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                  26747      7.38%     57.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                 153566     42.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total              362196                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           1438008887000     93.73%     93.73% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              76994500      0.01%     93.74% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30            2998159500      0.20%     93.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           93095539500      6.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       1534179580500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.702893                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.848022                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir               27033      5.17%      5.17% # number of callpals executed
system.cpu07.kern.callpal::swpctx               53451     10.23%     15.40% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%     15.40% # number of callpals executed
system.cpu07.kern.callpal::swpipl              330526     63.24%     78.64% # number of callpals executed
system.cpu07.kern.callpal::rdps                  3288      0.63%     79.27% # number of callpals executed
system.cpu07.kern.callpal::rti                  68263     13.06%     92.33% # number of callpals executed
system.cpu07.kern.callpal::callsys              39945      7.64%     99.98% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     99.98% # number of callpals executed
system.cpu07.kern.callpal::rdunique               128      0.02%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               522636                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel          121714                       # number of protection mode switches
system.cpu07.kern.mode_switch::user             40860                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel             40860                      
system.cpu07.kern.mode_good::user               40860                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.335705                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.502663                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     627485670000     41.49%     41.49% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       884903260500     58.51%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                  53451                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements        21828424                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         497.694749                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         573394672                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs        21828424                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           26.268258                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   497.694749                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.972060                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.972060                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1217680235                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1217680235                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    534046591                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     534046591                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     37457283                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     37457283                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data       242902                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       242902                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data       141601                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total       141601                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    571503874                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      571503874                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    571503874                       # number of overall hits
system.cpu07.dcache.overall_hits::total     571503874                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data     23009368                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total     23009368                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      1620261                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      1620261                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data       215378                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       215378                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data       301264                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       301264                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data     24629629                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total     24629629                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data     24629629                       # number of overall misses
system.cpu07.dcache.overall_misses::total     24629629                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    557055959                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    557055959                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     39077544                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     39077544                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data       458280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       458280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data       442865                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       442865                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    596133503                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    596133503                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    596133503                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    596133503                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.041305                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.041305                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.041463                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.041463                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.469970                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.469970                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.680261                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.680261                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.041316                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.041316                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.041316                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.041316                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       669175                       # number of writebacks
system.cpu07.dcache.writebacks::total          669175                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         1989916                       # number of replacements
system.cpu07.icache.tags.tagsinuse         510.738126                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        1889194234                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         1989916                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          949.383911                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    3780057465500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    35.756295                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   474.981832                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.069837                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.927699                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.997535                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      3989916136                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     3989916136                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   1991973185                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    1991973185                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   1991973185                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     1991973185                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   1991973185                       # number of overall hits
system.cpu07.icache.overall_hits::total    1991973185                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      1989922                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      1989922                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      1989922                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      1989922                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      1989922                       # number of overall misses
system.cpu07.icache.overall_misses::total      1989922                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   1993963107                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   1993963107                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   1993963107                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   1993963107                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   1993963107                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   1993963107                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000998                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000998                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000998                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000998                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000998                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000998                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      1989916                       # number of writebacks
system.cpu07.icache.writebacks::total         1989916                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                  27335                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  3016232                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 178766     42.51%     42.51% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  1571      0.37%     42.89% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                 26800      6.37%     49.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                213346     50.74%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total             420483                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  178766     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   1571      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                  26800      7.46%     57.68% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 151966     42.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total              359103                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           1438912271000     93.79%     93.79% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              76979000      0.01%     93.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30            3004122500      0.20%     93.99% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           92186193000      6.01%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       1534179565500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.712298                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.854025                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir               25295      4.92%      4.92% # number of callpals executed
system.cpu08.kern.callpal::swpctx               53557     10.41%     15.33% # number of callpals executed
system.cpu08.kern.callpal::swpipl              323810     62.97%     78.30% # number of callpals executed
system.cpu08.kern.callpal::rdps                  3311      0.64%     78.94% # number of callpals executed
system.cpu08.kern.callpal::rti                  68302     13.28%     92.23% # number of callpals executed
system.cpu08.kern.callpal::callsys              39930      7.76%     99.99% # number of callpals executed
system.cpu08.kern.callpal::rdunique                48      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               514253                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          121859                       # number of protection mode switches
system.cpu08.kern.mode_switch::user             40840                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel             40840                      
system.cpu08.kern.mode_good::user               40840                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.335141                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.502031                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     633081012000     41.87%     41.87% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       878934042500     58.13%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                  53557                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements        22083328                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         498.168081                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         568733543                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs        22083328                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           25.753978                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   498.168081                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.972985                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.972985                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          375                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses      1209424158                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses     1209424158                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    529867715                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     529867715                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     37144923                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     37144923                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data       239272                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       239272                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data       137960                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total       137960                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    567012638                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      567012638                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    567012638                       # number of overall hits
system.cpu08.dcache.overall_hits::total     567012638                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data     23246751                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total     23246751                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      1626615                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      1626615                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data       212048                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       212048                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data       298106                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       298106                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data     24873366                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total     24873366                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data     24873366                       # number of overall misses
system.cpu08.dcache.overall_misses::total     24873366                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    553114466                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    553114466                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     38771538                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     38771538                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       451320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       451320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       436066                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       436066                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    591886004                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    591886004                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    591886004                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    591886004                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.042029                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.042029                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.041954                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.041954                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.469840                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.469840                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.683626                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.683626                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.042024                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.042024                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.042024                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.042024                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       896585                       # number of writebacks
system.cpu08.dcache.writebacks::total          896585                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements         1989755                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        1888698195                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs         1989755                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          949.211433                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      3961939107                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     3961939107                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   1977984921                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    1977984921                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   1977984921                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     1977984921                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   1977984921                       # number of overall hits
system.cpu08.icache.overall_hits::total    1977984921                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst      1989755                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total      1989755                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst      1989755                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total      1989755                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst      1989755                       # number of overall misses
system.cpu08.icache.overall_misses::total      1989755                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   1979974676                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   1979974676                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   1979974676                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   1979974676                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   1979974676                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   1979974676                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.001005                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001005                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.001005                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001005                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.001005                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001005                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks      1989755                       # number of writebacks
system.cpu08.icache.writebacks::total         1989755                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                  22342                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  2491135                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                 147975     41.79%     41.79% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  1572      0.44%     42.24% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                 21623      6.11%     48.34% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                182897     51.66%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total             354067                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                  147975     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   1572      0.53%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                  21623      7.27%     57.53% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                 126353     42.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total              297523                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           1455689115500     94.88%     94.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              76994500      0.01%     94.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30            2424087000      0.16%     95.05% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           75989353500      4.95%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       1534179550500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.690842                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.840301                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir               23064      5.33%      5.33% # number of callpals executed
system.cpu09.kern.callpal::swpctx               43199      9.99%     15.32% # number of callpals executed
system.cpu09.kern.callpal::swpipl              275483     63.69%     79.01% # number of callpals executed
system.cpu09.kern.callpal::rdps                  3190      0.74%     79.75% # number of callpals executed
system.cpu09.kern.callpal::rti                  55390     12.81%     92.56% # number of callpals executed
system.cpu09.kern.callpal::callsys              32196      7.44%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 2      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               432524                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel           98589                       # number of protection mode switches
system.cpu09.kern.mode_switch::user             32937                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel             32937                      
system.cpu09.kern.mode_good::user               32937                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.334084                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.500844                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     787963632500     52.12%     52.12% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       724004375500     47.88%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                  43199                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements        17776123                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         477.928647                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         468990852                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs        17776123                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           26.383191                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   477.928647                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.933454                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.933454                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       995881695                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      995881695                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    436947590                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     436947590                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     30734089                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     30734089                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data       200257                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       200257                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data       116580                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total       116580                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    467681679                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      467681679                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    467681679                       # number of overall hits
system.cpu09.dcache.overall_hits::total     467681679                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data     18690653                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total     18690653                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      1238431                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      1238431                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data       176051                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       176051                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data       247385                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       247385                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data     19929084                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total     19929084                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data     19929084                       # number of overall misses
system.cpu09.dcache.overall_misses::total     19929084                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    455638243                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    455638243                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     31972520                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     31972520                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data       376308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       376308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data       363965                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       363965                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    487610763                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    487610763                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    487610763                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    487610763                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.041021                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.041021                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.038734                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.038734                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.467838                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.467838                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.679694                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.679694                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.040871                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.040871                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.040871                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.040871                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       519775                       # number of writebacks
system.cpu09.dcache.writebacks::total          519775                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements         1600740                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        1545372783                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs         1600740                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          965.411487                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    18.180241                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   493.819759                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.035508                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.964492                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      3264205924                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     3264205924                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1629701852                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1629701852                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1629701852                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1629701852                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1629701852                       # number of overall hits
system.cpu09.icache.overall_hits::total    1629701852                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst      1600740                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total      1600740                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst      1600740                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total      1600740                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst      1600740                       # number of overall misses
system.cpu09.icache.overall_misses::total      1600740                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1631302592                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1631302592                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1631302592                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1631302592                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1631302592                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1631302592                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000981                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000981                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000981                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000981                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000981                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000981                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks      1600740                       # number of writebacks
system.cpu09.icache.writebacks::total         1600740                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                  26913                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                  2904598                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                 176397     42.40%     42.40% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  1573      0.38%     42.78% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                 26360      6.34%     49.12% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                211677     50.88%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total             416007                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                  176397     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   1573      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                  26360      7.44%     57.66% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                 150039     42.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total              354369                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           1440079320500     93.87%     93.87% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              77010000      0.01%     93.87% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30            2954631000      0.19%     94.06% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           91068574000      5.94%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       1534179535500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.708811                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.851834                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir               25420      5.00%      5.00% # number of callpals executed
system.cpu10.kern.callpal::swpctx               52673     10.35%     15.35% # number of callpals executed
system.cpu10.kern.callpal::swpipl              320922     63.09%     78.44% # number of callpals executed
system.cpu10.kern.callpal::rdps                  3305      0.65%     79.09% # number of callpals executed
system.cpu10.kern.callpal::rti                  67154     13.20%     92.29% # number of callpals executed
system.cpu10.kern.callpal::callsys              39223      7.71%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 2      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               508699                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel          119827                       # number of protection mode switches
system.cpu10.kern.mode_switch::user             40102                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel             40102                      
system.cpu10.kern.mode_good::user               40102                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.334666                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.501498                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2917623565500     77.18%     77.18% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       862430647500     22.82%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                  52673                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements        21559852                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         489.727432                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         559664926                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        21559852                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           25.958663                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2422004065500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    35.865547                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   453.861885                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.070050                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.886449                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.956499                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses      1187898490                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses     1187898490                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    520562541                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     520562541                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     36526506                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     36526506                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data       235023                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       235023                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data       137717                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       137717                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    557089047                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      557089047                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    557089047                       # number of overall hits
system.cpu10.dcache.overall_hits::total     557089047                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data     22660687                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     22660687                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      1654356                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      1654356                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data       211326                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       211326                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data       293414                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       293414                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data     24315043                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     24315043                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data     24315043                       # number of overall misses
system.cpu10.dcache.overall_misses::total     24315043                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    543223228                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    543223228                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     38180862                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     38180862                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data       446349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       446349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data       431131                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       431131                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    581404090                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    581404090                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    581404090                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    581404090                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041715                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041715                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.043329                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.043329                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.473455                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.473455                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.680568                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.680568                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.041821                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.041821                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.041821                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.041821                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       718870                       # number of writebacks
system.cpu10.dcache.writebacks::total          718870                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements         1954188                       # number of replacements
system.cpu10.icache.tags.tagsinuse         478.098893                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        1844100507                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs         1954188                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          943.665864                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   183.007516                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   295.091377                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.357437                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.576350                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.933787                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      3890473759                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     3890473759                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   1942305497                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    1942305497                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   1942305497                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     1942305497                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   1942305497                       # number of overall hits
system.cpu10.icache.overall_hits::total    1942305497                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst      1954255                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total      1954255                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst      1954255                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total      1954255                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst      1954255                       # number of overall misses
system.cpu10.icache.overall_misses::total      1954255                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   1944259752                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   1944259752                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   1944259752                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   1944259752                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   1944259752                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   1944259752                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.001005                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001005                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.001005                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001005                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.001005                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001005                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks      1954188                       # number of writebacks
system.cpu10.icache.writebacks::total         1954188                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                  27233                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  3028166                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 179983     42.22%     42.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  1573      0.37%     42.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                 26713      6.27%     48.85% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                218074     51.15%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             426343                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  179983     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   1573      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                  26713      7.39%     57.61% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 153274     42.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total              361543                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           1438133379000     93.74%     93.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              77010000      0.01%     93.74% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30            2994259500      0.20%     93.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           92974872000      6.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       1534179520500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.702853                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.848010                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir               27020      5.18%      5.18% # number of callpals executed
system.cpu11.kern.callpal::swpctx               53381     10.23%     15.41% # number of callpals executed
system.cpu11.kern.callpal::swpipl              329959     63.25%     78.67% # number of callpals executed
system.cpu11.kern.callpal::rdps                  3283      0.63%     79.30% # number of callpals executed
system.cpu11.kern.callpal::rti                  68101     13.06%     92.35% # number of callpals executed
system.cpu11.kern.callpal::callsys              39816      7.63%     99.99% # number of callpals executed
system.cpu11.kern.callpal::rdunique                78      0.01%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               521638                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          121482                       # number of protection mode switches
system.cpu11.kern.mode_switch::user             40731                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel             40731                      
system.cpu11.kern.mode_good::user               40731                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.335284                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.502192                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2898789513000     76.69%     76.69% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       881268393500     23.31%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                  53381                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements        22217364                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         491.529357                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         571507145                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        22217364                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           25.723445                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2373109151000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    24.824316                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   466.705042                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.048485                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.911533                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.960018                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1213315961                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1213315961                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    531570349                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     531570349                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     37366437                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     37366437                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data       242443                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       242443                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data       141411                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       141411                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    568936786                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      568936786                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    568936786                       # number of overall hits
system.cpu11.dcache.overall_hits::total     568936786                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data     23245142                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     23245142                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      1610071                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1610071                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data       214878                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       214878                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data       300708                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       300708                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data     24855213                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     24855213                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data     24855213                       # number of overall misses
system.cpu11.dcache.overall_misses::total     24855213                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    554815491                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    554815491                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     38976508                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     38976508                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       457321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       457321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       442119                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       442119                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    593791999                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    593791999                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    593791999                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    593791999                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.041897                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.041897                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.041309                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.041309                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.469863                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.469863                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.680152                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.680152                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.041858                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.041858                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.041858                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.041858                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       882136                       # number of writebacks
system.cpu11.dcache.writebacks::total          882136                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         1985259                       # number of replacements
system.cpu11.icache.tags.tagsinuse         492.832935                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1882349259                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         1985259                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          948.163065                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   104.709235                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   388.123700                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.204510                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.758054                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.962564                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      3974712408                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     3974712408                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1984378200                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1984378200                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1984378200                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1984378200                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1984378200                       # number of overall hits
system.cpu11.icache.overall_hits::total    1984378200                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      1985336                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      1985336                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      1985336                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      1985336                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      1985336                       # number of overall misses
system.cpu11.icache.overall_misses::total      1985336                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1986363536                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1986363536                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1986363536                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1986363536                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1986363536                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1986363536                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000999                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000999                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000999                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000999                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000999                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000999                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      1985259                       # number of writebacks
system.cpu11.icache.writebacks::total         1985259                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                  27100                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  3009091                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 180865     41.95%     41.95% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  1573      0.36%     42.31% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                 26575      6.16%     48.47% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                222182     51.53%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total             431195                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  180865     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   1573      0.43%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                  26575      7.31%     57.53% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 154293     42.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total              363306                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           1437703684500     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              77010000      0.01%     93.72% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30            2978860500      0.19%     93.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           93419950500      6.09%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       1534179505500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.694444                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.842556                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir               28541      5.41%      5.41% # number of callpals executed
system.cpu12.kern.callpal::swpctx               53107     10.06%     15.47% # number of callpals executed
system.cpu12.kern.callpal::swpipl              335196     63.52%     78.99% # number of callpals executed
system.cpu12.kern.callpal::rdps                  3244      0.61%     79.60% # number of callpals executed
system.cpu12.kern.callpal::rti                  67853     12.86%     92.46% # number of callpals executed
system.cpu12.kern.callpal::callsys              39706      7.52%     99.98% # number of callpals executed
system.cpu12.kern.callpal::rdunique                89      0.02%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               527736                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          120960                       # number of protection mode switches
system.cpu12.kern.mode_switch::user             40621                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel             40621                      
system.cpu12.kern.mode_good::user               40621                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.335822                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.502794                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2898558829500     76.68%     76.68% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       881498743500     23.32%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                  53107                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements        21964635                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         492.908771                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         572202075                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        21964635                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           26.051062                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2370201029000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    24.409185                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   468.499586                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.047674                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.915038                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.962712                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses      1214117424                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses     1214117424                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    532167113                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     532167113                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     37450325                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     37450325                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data       244569                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       244569                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data       140753                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       140753                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    569617438                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      569617438                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    569617438                       # number of overall hits
system.cpu12.dcache.overall_hits::total     569617438                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data     23047640                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     23047640                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      1628269                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1628269                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data       217352                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       217352                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data       306043                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       306043                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data     24675909                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     24675909                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data     24675909                       # number of overall misses
system.cpu12.dcache.overall_misses::total     24675909                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    555214753                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    555214753                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     39078594                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     39078594                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data       461921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       461921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data       446796                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       446796                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    594293347                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    594293347                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    594293347                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    594293347                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.041511                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.041511                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.041667                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.041667                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.470539                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.470539                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.684973                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.684973                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.041521                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.041521                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.041521                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.041521                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       744442                       # number of writebacks
system.cpu12.dcache.writebacks::total          744442                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements         1980398                       # number of replacements
system.cpu12.icache.tags.tagsinuse         492.898055                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        1884279286                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs         1980398                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          951.464951                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   112.994242                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   379.903814                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.220692                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.742000                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.962692                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      3977297587                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     3977297587                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1985678081                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1985678081                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1985678081                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1985678081                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1985678081                       # number of overall hits
system.cpu12.icache.overall_hits::total    1985678081                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst      1980475                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total      1980475                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst      1980475                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total      1980475                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst      1980475                       # number of overall misses
system.cpu12.icache.overall_misses::total      1980475                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1987658556                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1987658556                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1987658556                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1987658556                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1987658556                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1987658556                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000996                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000996                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000996                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000996                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000996                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000996                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks      1980398                       # number of writebacks
system.cpu12.icache.writebacks::total         1980398                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                  27387                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  2962601                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 178935     42.52%     42.52% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  1571      0.37%     42.90% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                 26862      6.38%     49.28% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                213409     50.72%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total             420777                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  178935     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   1571      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                  26862      7.47%     57.69% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 152073     42.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total              359441                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           1438718942500     93.78%     93.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              76979000      0.01%     93.78% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30            3011032500      0.20%     93.98% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           92372536500      6.02%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       1534179490500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.712589                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.854232                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir               25281      4.91%      4.91% # number of callpals executed
system.cpu13.kern.callpal::swpctx               53681     10.43%     15.34% # number of callpals executed
system.cpu13.kern.callpal::swpipl              324001     62.96%     78.30% # number of callpals executed
system.cpu13.kern.callpal::rdps                  3298      0.64%     78.94% # number of callpals executed
system.cpu13.kern.callpal::rti                  68343     13.28%     92.23% # number of callpals executed
system.cpu13.kern.callpal::callsys              39910      7.76%     99.98% # number of callpals executed
system.cpu13.kern.callpal::rdunique               100      0.02%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               514614                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          122024                       # number of protection mode switches
system.cpu13.kern.mode_switch::user             40820                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel             40820                      
system.cpu13.kern.mode_good::user               40820                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.334524                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.501339                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2897077426500     76.64%     76.64% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       882972082500     23.36%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                  53681                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        22104144                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         494.848420                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         572660898                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        22104144                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           25.907400                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2363365800000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    23.504425                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   471.343995                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.045907                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.920594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.966501                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1215036690                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1215036690                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    532827109                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     532827109                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     37285636                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     37285636                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data       239650                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       239650                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data       139788                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       139788                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    570112745                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      570112745                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    570112745                       # number of overall hits
system.cpu13.dcache.overall_hits::total     570112745                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data     23049485                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     23049485                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      1598599                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      1598599                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data       212365                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       212365                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data       296889                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       296889                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     24648084                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     24648084                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     24648084                       # number of overall misses
system.cpu13.dcache.overall_misses::total     24648084                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    555876594                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    555876594                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     38884235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     38884235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       452015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       452015                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       436677                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       436677                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    594760829                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    594760829                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    594760829                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    594760829                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.041465                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.041465                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.041112                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.041112                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.469818                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.469818                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.679882                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.679882                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.041442                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041442                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.041442                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041442                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       837281                       # number of writebacks
system.cpu13.dcache.writebacks::total          837281                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements         1991808                       # number of replacements
system.cpu13.icache.tags.tagsinuse         489.171023                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        1884946368                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs         1991808                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          946.349431                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   134.034134                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   355.136888                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.261785                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.693627                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.955412                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      3979038947                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     3979038947                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   1986531649                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    1986531649                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   1986531649                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     1986531649                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   1986531649                       # number of overall hits
system.cpu13.icache.overall_hits::total    1986531649                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst      1991883                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total      1991883                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst      1991883                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total      1991883                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst      1991883                       # number of overall misses
system.cpu13.icache.overall_misses::total      1991883                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   1988523532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   1988523532                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   1988523532                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   1988523532                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   1988523532                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   1988523532                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.001002                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001002                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.001002                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001002                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.001002                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001002                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks      1991808                       # number of writebacks
system.cpu13.icache.writebacks::total         1991808                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                  30342                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  3486364                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 206385     42.53%     42.53% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  1573      0.32%     42.85% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                 30004      6.18%     49.03% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                247344     50.97%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total             485306                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  206385     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   1573      0.38%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                  30004      7.24%     57.43% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 176389     42.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total              414351                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           1426169908000     92.96%     92.96% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              77010000      0.01%     92.96% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30            3362688500      0.22%     93.18% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31          104569869000      6.82%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       1534179475500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.713132                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.853793                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir               29483      4.95%      4.95% # number of callpals executed
system.cpu14.kern.callpal::swpctx               61434     10.32%     15.27% # number of callpals executed
system.cpu14.kern.callpal::swpipl              374976     62.99%     78.27% # number of callpals executed
system.cpu14.kern.callpal::rdps                  3152      0.53%     78.80% # number of callpals executed
system.cpu14.kern.callpal::rti                  78758     13.23%     92.03% # number of callpals executed
system.cpu14.kern.callpal::callsys              47184      7.93%     99.96% # number of callpals executed
system.cpu14.kern.callpal::rdunique               263      0.04%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               595250                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          140192                       # number of protection mode switches
system.cpu14.kern.mode_switch::user             48251                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel             48251                      
system.cpu14.kern.mode_good::user               48251                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.344178                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.512102                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2733046017000     72.30%     72.30% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       1047006180000     27.70%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                  61434                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements        26245380                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         495.314015                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         676231419                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        26245380                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           25.765732                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2357507319000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    21.835092                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   473.478924                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.042647                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.924764                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.967410                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses      1435208636                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses     1435208636                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    629975152                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     629975152                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     43311960                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     43311960                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data       279926                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       279926                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data       165808                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       165808                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    673287112                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      673287112                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    673287112                       # number of overall hits
system.cpu14.dcache.overall_hits::total     673287112                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data     27320499                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     27320499                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      1882744                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      1882744                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data       241566                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       241566                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data       337874                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       337874                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data     29203243                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     29203243                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data     29203243                       # number of overall misses
system.cpu14.dcache.overall_misses::total     29203243                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    657295651                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    657295651                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     45194704                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     45194704                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       521492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       521492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       503682                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       503682                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    702490355                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    702490355                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    702490355                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    702490355                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.041565                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.041565                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.041659                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.041659                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.463221                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.463221                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.670808                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.670808                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.041571                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.041571                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.041571                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.041571                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks      1156509                       # number of writebacks
system.cpu14.dcache.writebacks::total         1156509                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements         2277248                       # number of replacements
system.cpu14.icache.tags.tagsinuse         493.219936                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        2241065381                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs         2277248                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          984.111252                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   102.563750                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   390.656186                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.200320                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.763000                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.963320                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      4695749425                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     4695749425                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   2344458725                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    2344458725                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   2344458725                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     2344458725                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   2344458725                       # number of overall hits
system.cpu14.icache.overall_hits::total    2344458725                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst      2277325                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total      2277325                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst      2277325                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total      2277325                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst      2277325                       # number of overall misses
system.cpu14.icache.overall_misses::total      2277325                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   2346736050                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   2346736050                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   2346736050                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   2346736050                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   2346736050                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   2346736050                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000970                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000970                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000970                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000970                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000970                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000970                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks      2277248                       # number of writebacks
system.cpu14.icache.writebacks::total         2277248                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                  30054                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  3538235                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                 204629     42.46%     42.46% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  1572      0.33%     42.79% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                 29742      6.17%     48.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                245990     51.04%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total             481933                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                  204629     49.80%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   1572      0.38%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                  29742      7.24%     57.42% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                 174950     42.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total              410893                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           1426931403500     93.01%     93.01% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              76994500      0.01%     93.01% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30            3331097000      0.22%     93.23% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31          103839985000      6.77%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       1534179480000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.711208                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.852594                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir               29566      5.00%      5.00% # number of callpals executed
system.cpu15.kern.callpal::swpctx               60786     10.28%     15.28% # number of callpals executed
system.cpu15.kern.callpal::swpipl              372700     63.05%     78.33% # number of callpals executed
system.cpu15.kern.callpal::rdps                  3165      0.54%     78.87% # number of callpals executed
system.cpu15.kern.callpal::rti                  77949     13.19%     92.06% # number of callpals executed
system.cpu15.kern.callpal::callsys              46663      7.89%     99.95% # number of callpals executed
system.cpu15.kern.callpal::rdunique               299      0.05%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               591128                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel          138735                       # number of protection mode switches
system.cpu15.kern.mode_switch::user             47731                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel             47731                      
system.cpu15.kern.mode_good::user               47731                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.344044                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.511954                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2736563220500     72.39%     72.39% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       1043490320500     27.61%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                  60786                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        25776563                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         498.077407                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         673921990                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        25776563                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           26.144758                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2349652687000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    22.693738                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   475.383669                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.044324                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.928484                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.972807                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1429328432                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1429328432                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    627546125                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     627546125                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     43498775                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     43498775                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data       277269                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       277269                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data       163736                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       163736                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    671044900                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      671044900                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    671044900                       # number of overall hits
system.cpu15.dcache.overall_hits::total     671044900                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data     26972173                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     26972173                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      1783834                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1783834                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data       240296                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       240296                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data       336306                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       336306                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     28756007                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     28756007                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     28756007                       # number of overall misses
system.cpu15.dcache.overall_misses::total     28756007                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    654518298                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    654518298                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     45282609                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     45282609                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       517565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       517565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       500042                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       500042                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    699800907                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    699800907                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    699800907                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    699800907                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.041209                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.041209                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.039393                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.039393                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.464282                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.464282                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.672556                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.672556                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.041092                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.041092                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.041092                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.041092                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       939573                       # number of writebacks
system.cpu15.dcache.writebacks::total          939573                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         2255413                       # number of replacements
system.cpu15.icache.tags.tagsinuse         498.956012                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        2216256773                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         2255413                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          982.638999                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    87.851342                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   411.104670                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.171585                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.802939                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.974523                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      4678122794                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     4678122794                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   2335678168                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    2335678168                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   2335678168                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     2335678168                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   2335678168                       # number of overall hits
system.cpu15.icache.overall_hits::total    2335678168                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      2255486                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      2255486                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      2255486                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      2255486                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      2255486                       # number of overall misses
system.cpu15.icache.overall_misses::total      2255486                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   2337933654                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   2337933654                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   2337933654                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   2337933654                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   2337933654                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   2337933654                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000965                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000965                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000965                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000965                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000965                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      2255413                       # number of writebacks
system.cpu15.icache.writebacks::total         2255413                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  625                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 625                       # Transaction distribution
system.iobus.trans_dist::WriteReq              875026                       # Transaction distribution
system.iobus.trans_dist::WriteResp             875026                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio      1745806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      1747824                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1751302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      6983224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      6984974                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7095654                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     405264086                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    176764755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     66903827                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       372276329                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops    364047017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      8229312                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 614                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          200058038                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq             432414                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp            432414                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      6486412                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      2175971                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict        146911635                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq          9351424                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq        2341223                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp        11692647                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           3608283                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          3608283                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       15819835                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq     184237589                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      4739263                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     70964765                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      4491373                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     75041219                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      4062267                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     65987985                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      4321946                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     72181948                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      4235568                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     70007059                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      4243109                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     70646137                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      3487518                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     58825544                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      4234597                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     69686484                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              587156782                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side    163323840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side   1607142330                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side    152840576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side   1683937544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    138996224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   1493073532                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side    146684160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side   1616979480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side    143583168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side   1564084824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side    144098048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side   1591294024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side    118546368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side   1329842240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side    143659200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side   1554370104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             13592455662                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        759379121                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples        1153101977                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.561661                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.066431                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               698795959     60.60%     60.60% # Request fanout histogram
system.l2bus0.snoop_fanout::1               392884047     34.07%     94.67% # Request fanout histogram
system.l2bus0.snoop_fanout::2                17899654      1.55%     96.23% # Request fanout histogram
system.l2bus0.snoop_fanout::3                11344279      0.98%     97.21% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 7062605      0.61%     97.82% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 6042568      0.52%     98.35% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 7748185      0.67%     99.02% # Request fanout histogram
system.l2bus0.snoop_fanout::7                10613788      0.92%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  710892      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total          1153101977                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     417196009                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    182055184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     68678500                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        91279598                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     85388603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      5890995                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp          205994167                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq             440884                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp            440884                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      6695171                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      2044087                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict        151768977                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq          9336471                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq        2416725                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp        11753196                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           3686448                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          3686448                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       16035255                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq     189958912                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      4225683                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     70234019                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      3422298                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     56482277                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      4154726                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     68657009                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      4222963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     70350846                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      4214598                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     69843027                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      4230987                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     69916018                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      4839143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     82999435                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      4804199                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     81660397                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              604257625                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side    143099392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side   1585962960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side    116579712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side   1261131536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side    140830144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side   1539896888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side    143208128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side   1588616440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side    142983872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side   1565748728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side    143302656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side   1573225168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side    163956352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side   1877870008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side    163117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side   1832869328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             13982398944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        471351866                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         877061669                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.422621                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.198253                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               701579040     79.99%     79.99% # Request fanout histogram
system.l2bus1.snoop_fanout::1               114976731     13.11%     93.10% # Request fanout histogram
system.l2bus1.snoop_fanout::2                16439269      1.87%     94.98% # Request fanout histogram
system.l2bus1.snoop_fanout::3                11048308      1.26%     96.24% # Request fanout histogram
system.l2bus1.snoop_fanout::4                 7181255      0.82%     97.05% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 6127554      0.70%     97.75% # Request fanout histogram
system.l2bus1.snoop_fanout::6                 8444764      0.96%     98.72% # Request fanout histogram
system.l2bus1.snoop_fanout::7                10484534      1.20%     99.91% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  780214      0.09%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           877061669                       # Request fanout histogram
system.l2cache0.tags.replacements           144725868                       # number of replacements
system.l2cache0.tags.tagsinuse            4037.947197                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             130542130                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs           144725868                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.901996                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   257.813874                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.000046                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.052240                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    20.997861                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   465.256878                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     6.965516                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   633.305303                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    10.258288                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   472.234349                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     5.835551                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   487.140629                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     5.045631                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   442.530987                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     5.162679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   438.920489                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     4.345175                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   335.035128                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     6.177163                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   440.869410                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.062943                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000013                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.005126                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.113588                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.001701                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.154616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.002504                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.115292                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.001425                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.118931                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.001232                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.108040                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.001260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.107158                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.001061                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.081796                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.001508                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.107634                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.985827                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3990                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          423                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         3313                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.974121                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          3017162885                       # Number of tag accesses
system.l2cache0.tags.data_accesses         3017162885                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      6486412                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      6486412                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      2175971                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      2175971                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data         4025                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data         2603                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data         2347                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data         3145                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data         3026                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data         3142                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data         3120                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data         4020                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total          25428                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data         2009                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data          583                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data         1369                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data          624                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data         1617                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data          663                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data         1428                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data          760                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total         9053                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data       208040                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data       213715                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       174414                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data       193693                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data       201527                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data       231367                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data       228309                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data       159232                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         1610297                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst      1974236                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst      2051653                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      1845610                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst      1987630                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst      1955661                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst      1952410                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst      1600193                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst      1945012                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     15312405                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      3365973                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      3404316                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      3032727                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      3275917                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      3171667                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      3306735                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      2908678                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      3060620                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     25526633                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst      1974236                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      3574013                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst      2051653                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      3618031                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      1845610                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      3207141                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst      1987630                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      3469610                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst      1955661                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      3373194                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst      1952410                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      3538102                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst      1600193                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      3136987                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst      1945012                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      3219852                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           42449335                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst      1974236                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      3574013                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst      2051653                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      3618031                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      1845610                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      3207141                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst      1987630                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      3469610                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst      1955661                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      3373194                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst      1952410                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      3538102                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst      1600193                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      3136987                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst      1945012                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      3219852                       # number of overall hits
system.l2cache0.overall_hits::total          42449335                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data       626063                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data      1017671                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data       933135                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data       508443                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data      1040080                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data      1048496                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data       415470                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data       509060                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total      6098418                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data       181000                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data       185864                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data       166774                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data       179264                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data       178777                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data       181811                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data       146866                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data       179157                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total      1399513                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       198283                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       194561                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       335291                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       179575                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       184977                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       176803                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       147394                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       166967                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1583851                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst       213092                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        51586                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        44841                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        42376                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        36420                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        39167                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        35038                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        44910                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       507430                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data     19030003                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data     20731988                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data     17995637                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data     19348918                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data     19231952                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data     19261694                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data     15563705                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data     18708361                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total    149872258                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst       213092                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data     19228286                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        51586                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data     20926549                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        44841                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     18330928                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        42376                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data     19528493                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        36420                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data     19416929                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        39167                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data     19438497                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        35038                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data     15711099                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        44910                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data     18875328                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total        151963539                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst       213092                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data     19228286                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        51586                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data     20926549                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        44841                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     18330928                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        42376                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data     19528493                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        36420                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data     19416929                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        39167                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data     19438497                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        35038                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data     15711099                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        44910                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data     18875328                       # number of overall misses
system.l2cache0.overall_misses::total       151963539                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      6486412                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      6486412                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      2175971                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      2175971                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data       630088                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data      1020274                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data       935482                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data       511588                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data      1043106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data      1051638                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data       418590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data       513080                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total      6123846                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data       183009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data       186447                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data       168143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data       179888                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data       180394                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data       182474                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data       148294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data       179917                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total      1408566                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data       406323                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data       408276                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       509705                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data       373268                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data       386504                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       408170                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       375703                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data       326199                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      3194148                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst      2187328                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst      2103239                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      1890451                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst      2030006                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst      1992081                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst      1991577                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst      1635231                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst      1989922                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     15819835                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data     22395976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data     24136304                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     21028364                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data     22624835                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data     22403619                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data     22568429                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data     18472383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data     21768981                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total    175398891                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst      2187328                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data     22802299                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst      2103239                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data     24544580                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      1890451                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     21538069                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst      2030006                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data     22998103                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst      1992081                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data     22790123                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst      1991577                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data     22976599                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst      1635231                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data     18848086                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst      1989922                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data     22095180                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      194412874                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst      2187328                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data     22802299                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst      2103239                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data     24544580                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      1890451                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     21538069                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst      2030006                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data     22998103                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst      1992081                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data     22790123                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst      1991577                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data     22976599                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst      1635231                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data     18848086                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst      1989922                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data     22095180                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     194412874                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.993612                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.997449                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.997491                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.993852                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.997099                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.997012                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.992546                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.992165                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.995848                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.989022                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.996873                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.991858                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.996531                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.991036                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.996367                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.990370                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.995776                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.993573                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.487994                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.476543                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.657814                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.481089                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.478590                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.433160                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.392315                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.511856                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.495860                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.097421                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.024527                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.023720                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.020875                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.018282                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.019666                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.021427                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.022569                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.032076                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.849706                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.858955                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.855779                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.855207                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.858431                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.853480                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.842539                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.859405                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.854465                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.097421                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.843261                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.024527                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.852593                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.023720                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.851094                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.020875                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.849135                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.018282                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.851989                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.019666                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.846013                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.021427                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.833565                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.022569                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.854274                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.781654                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.097421                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.843261                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.024527                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.852593                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.023720                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.851094                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.020875                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.849135                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.018282                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.851989                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.019666                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.846013                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.021427                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.833565                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.022569                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.854274                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.781654                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1689807                       # number of writebacks
system.l2cache0.writebacks::total             1689807                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements           148877918                       # number of replacements
system.l2cache1.tags.tagsinuse            4029.469439                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             136166021                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs           148877918                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.914615                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   128.522985                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.052849                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.158506                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.105679                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    25.964894                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   426.288997                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    45.423415                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   367.172979                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     3.968143                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   387.691520                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     5.456383                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   405.191886                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     3.914126                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   405.025678                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     8.107349                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   405.936126                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     7.865713                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   699.479267                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst     8.202732                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   694.940212                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.031378                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000013                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000039                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000026                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.006339                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.104074                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.011090                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.089642                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000969                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.094651                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.001332                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.098924                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000956                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.098883                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.001979                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.099105                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.001920                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.170771                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.002003                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.169663                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.983757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3677                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3631                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.897705                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          3106725161                       # Number of tag accesses
system.l2cache1.tags.data_accesses         3106725161                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      6695171                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      6695171                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      2044087                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      2044087                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data         3859                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data         1990                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data         2398                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data         2760                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data         2744                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data         3877                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data         5351                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data         6373                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total          29352                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data         1171                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data          606                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data         1525                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data          695                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data         1722                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data          698                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data         1925                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data          884                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total         9226                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data       179489                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data       125960                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data       228101                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data       246153                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data       212798                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data       247717                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data       307385                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data       219424                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         1767027                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst      1947054                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst      1565524                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst      1917064                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst      1943855                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst      1942552                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst      1951099                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst      2209627                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst      2191172                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     15667947                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      3405557                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      2466102                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      3206027                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      3447224                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      3219150                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      3285526                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      3865635                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      3645949                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     26541170                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst      1947054                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      3585046                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst      1565524                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      2592062                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst      1917064                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      3434128                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst      1943855                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      3693377                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst      1942552                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      3431948                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst      1951099                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      3533243                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst      2209627                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      4173020                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst      2191172                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      3865373                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           43976144                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst      1947054                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      3585046                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst      1565524                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      2592062                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst      1917064                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      3434128                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst      1943855                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      3693377                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst      1942552                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      3431948                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst      1951099                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      3533243                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst      2209627                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      4173020                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst      2191172                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      3865373                       # number of overall hits
system.l2cache1.overall_hits::total          43976144                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data      1033014                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data       419791                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data      1018933                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data       506440                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data       998584                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data       490898                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data       971003                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data       645579                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total      6084242                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data       172820                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data       146489                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data       169331                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data       177854                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data       175689                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data       174492                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data       196881                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data       195495                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total      1409051                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       186649                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data       146342                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       184006                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       178552                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       180641                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       171825                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       238050                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       193604                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1479669                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        42701                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        35216                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst        37191                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        41481                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        37923                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst        40784                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst        67698                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        64314                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       367308                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data     19143861                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data     15317618                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data     18783794                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data     18675251                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data     19127195                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data     18630705                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data     22557412                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data     22084484                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total    154320320                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        42701                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data     19330510                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        35216                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data     15463960                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst        37191                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data     18967800                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        41481                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data     18853803                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        37923                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data     19307836                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst        40784                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data     18802530                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst        67698                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data     22795462                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        64314                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data     22278088                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total        156167297                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        42701                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data     19330510                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        35216                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data     15463960                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst        37191                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data     18967800                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        41481                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data     18853803                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        37923                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data     19307836                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst        40784                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data     18802530                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst        67698                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data     22795462                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        64314                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data     22278088                       # number of overall misses
system.l2cache1.overall_misses::total       156167297                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      6695171                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      6695171                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      2044087                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      2044087                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data      1036873                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data       421781                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data      1021331                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data       509200                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data      1001328                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data       494775                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data       976354                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data       651952                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total      6113594                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data       173991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data       147095                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data       170856                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data       178549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data       177411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data       175190                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data       198806                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data       196379                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total      1418277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data       366138                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data       272302                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data       412107                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data       424705                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data       393439                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data       419542                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data       545435                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       413028                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      3246696                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst      1989755                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst      1600740                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst      1954255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst      1985336                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst      1980475                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst      1991883                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst      2277325                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst      2255486                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     16035255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data     22549418                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data     17783720                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data     21989821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data     22122475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data     22346345                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data     21916231                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data     26423047                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data     25730433                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total    180861490                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst      1989755                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data     22915556                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst      1600740                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data     18056022                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst      1954255                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data     22401928                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst      1985336                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data     22547180                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst      1980475                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data     22739784                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst      1991883                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data     22335773                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst      2277325                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data     26968482                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst      2255486                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data     26143461                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      200143441                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst      1989755                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data     22915556                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst      1600740                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data     18056022                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst      1954255                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data     22401928                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst      1985336                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data     22547180                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst      1980475                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data     22739784                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst      1991883                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data     22335773                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst      2277325                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data     26968482                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst      2255486                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data     26143461                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     200143441                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.996278                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.995282                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.997652                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.994580                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.997260                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.992164                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.994519                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.990225                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995199                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.993270                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.995880                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.991074                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.996108                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.990294                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.996016                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.990317                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.995499                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.993495                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.509778                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.537425                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.446501                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.420414                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.459133                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.409554                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.436441                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.468743                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.455746                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.021460                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.022000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.019031                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.020894                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.019148                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.020475                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.029727                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.028514                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.022906                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.848974                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.861328                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.854204                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.844175                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.855943                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.850087                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.853702                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.858302                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.853251                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.021460                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.843554                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.022000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.856443                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.019031                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.846704                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.020894                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.836193                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.019148                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.849077                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.020475                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.841812                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.029727                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.845263                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.028514                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.852148                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.780277                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.021460                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.843554                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.022000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.856443                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.019031                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.846704                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.020894                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.836193                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.019148                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.849077                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.020475                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.841812                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.029727                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.845263                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.028514                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.852148                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.780277                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1529430                       # number of writebacks
system.l2cache1.writebacks::total             1529430                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                614                       # Transaction distribution
system.membus0.trans_dist::ReadResp         154094850                       # Transaction distribution
system.membus0.trans_dist::WriteReq            873298                       # Transaction distribution
system.membus0.trans_dist::WriteResp           873298                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1916378                       # Transaction distribution
system.membus0.trans_dist::CleanEvict       140616367                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq        12141407                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       3643764                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp       10446953                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          2690387                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1961660                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq    154094236                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1728                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     16438832                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    449089703                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       866056                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    466394591                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     16075103                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave       881768                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     16956871                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         5206                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         5206                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             483356668                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    294472640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   9535985792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave      3457902                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   9833916334                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    279655808                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave      3527072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total    283182880                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total            10117210510                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       601381575                       # Total snoops (count)
system.membus0.snoop_fanout::samples        909348017                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.652166                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476283                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              316301962     34.78%     34.78% # Request fanout histogram
system.membus0.snoop_fanout::3              593046055     65.22%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          909348017                       # Request fanout histogram
system.membus1.trans_dist::ReadResp         301176630                       # Transaction distribution
system.membus1.trans_dist::WriteReq            440884                       # Transaction distribution
system.membus1.trans_dist::WriteResp           440884                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      2944990                       # Transaction distribution
system.membus1.trans_dist::CleanEvict       282484872                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq        16058121                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq       3439348                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp       12249272                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          3049210                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         2491540                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    301176630                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    460932170                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     17142530                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    478074700                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    447877681                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    447877681                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             925952381                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   9806856256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    284176416                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total  10091032672                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   9535736640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   9535736640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            19626769312                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        18473961                       # Total snoops (count)
system.membus1.snoop_fanout::samples        625768860                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.021926                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.146441                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              612048510     97.81%     97.81% # Request fanout histogram
system.membus1.snoop_fanout::2               13720350      2.19%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          625768860                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements    143736431                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.325594                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs      3799006                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs    143736431                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.026430                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     0.985287                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.381281                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     1.764976                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.017577                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     2.117256                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.009655                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.623561                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.011803                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     1.662705                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.010115                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.482420                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.010779                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     1.525986                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.006541                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     1.154415                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.009241                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     1.551994                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.061580                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.023830                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.110311                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.001099                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.132329                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000603                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.101473                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000738                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.103919                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000632                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.092651                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000674                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.095374                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000409                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.072151                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000578                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.097000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.895350                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses   2498514286                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses   2498514286                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1419260                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1419260                       # number of WritebackDirty hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus01.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus02.data           19                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus03.data           27                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus04.data           17                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus05.data           26                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus06.data           27                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus07.data           28                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total          147                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data           54                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data          159                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          276                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          173                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data          138                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data          240                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data          319                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data          297                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1656                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          123                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data           58                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          225                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data          226                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data           27                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          139                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          231                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data           40                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         1071                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data          177                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data          217                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          501                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          399                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          165                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data          379                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data          550                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data          337                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2727                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data          177                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data          217                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.inst            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          501                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          399                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          165                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data          379                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data          550                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data          337                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2727                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data       370187                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data       740726                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data       693427                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data       244823                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data       785498                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data       784570                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data       201636                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data       245140                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total      4066007                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data        61563                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data        80607                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data        75742                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data        81291                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data        81774                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data        82005                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data        66646                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data        80895                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total       610523                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       118067                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       129045                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       269693                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       119504                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       120575                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       120881                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data        95238                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       117076                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1090079                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        56582                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data     18487281                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst         4974                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data     20237058                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         4241                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data     17572572                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst         4074                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data     18912856                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst         3376                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data     18803105                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst         3715                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data     18843427                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst         3227                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data     15233713                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst         3921                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data     18315314                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total    146489436                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1728                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1728                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        56582                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data     18605348                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst         4974                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data     20366103                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         4241                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data     17842265                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst         4074                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data     19032360                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst         3376                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data     18923680                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst         3715                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data     18964308                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst         3227                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data     15328951                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst         3921                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data     18432390                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total    147579515                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        56582                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data     18605348                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst         4974                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data     20366103                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         4241                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data     17842265                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst         4074                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data     19032360                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst         3376                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data     18923680                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst         3715                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data     18964308                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst         3227                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data     15328951                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst         3921                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data     18432390                       # number of overall misses
system.numa_caches_downward0.overall_misses::total    147579515                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1419260                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1419260                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data       370187                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data       740726                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data       693427                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data       244823                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data       785498                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data       784570                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data       201636                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data       245140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total      4066007                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data        61564                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data        80609                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data        75761                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data        81318                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data        81791                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data        82031                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data        66673                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data        80923                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total       610670                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       118121                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       129204                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       269969                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       119677                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       120713                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       121121                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data        95557                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       117373                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1091735                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        56582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data     18487404                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst         4974                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data     20237116                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         4243                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data     17572797                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst         4074                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data     18913082                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst         3376                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data     18803132                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst         3715                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data     18843566                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst         3227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data     15233944                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst         3921                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data     18315354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total    146490507                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1728                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1728                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        56582                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data     18605525                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst         4974                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data     20366320                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         4243                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data     17842766                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst         4074                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data     19032759                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst         3376                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data     18923845                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst         3715                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data     18964687                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst         3227                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data     15329501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst         3921                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data     18432727                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total    147582242                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        56582                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data     18605525                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst         4974                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data     20366320                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         4243                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data     17842766                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst         4074                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data     19032759                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst         3376                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data     18923845                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst         3715                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data     18964687                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst         3227                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data     15329501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst         3921                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data     18432727                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total    147582242                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.999984                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.999975                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999749                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999668                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999792                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.999683                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999595                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999654                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999759                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999543                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.998769                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.998978                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.998554                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.998857                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998019                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.996662                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.997470                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998483                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst     0.999529                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999987                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999985                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999993                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999990                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.999989                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst     0.999529                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999972                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999979                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999991                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999980                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999964                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999982                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999982                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999990                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.999989                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst     0.999529                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999972                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999979                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999991                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999980                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999964                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999982                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999982                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1416507                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1416507                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements      1941961                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.507619                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs      1237174                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs      1941961                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.637075                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     9.309253                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.130990                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.672354                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.070282                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.474155                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.060881                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.546498                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.085618                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.568753                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.056379                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.505151                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.072908                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.495509                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.104197                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.560432                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.162036                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.632222                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.581828                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.008187                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.042022                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.004393                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.029635                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.003805                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.034156                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.005351                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.035547                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.003524                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.031572                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.004557                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.030969                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.006512                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.035027                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.010127                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.039514                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.906726                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses     66079802                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses     66079802                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       226985                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       226985                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data            4                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data            7                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total           15                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data           10                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data            4                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           35                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data         1282                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data         1426                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data         1485                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data         1592                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data         1537                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst           14                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data         1447                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data         1681                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data         1805                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        12269                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data         1292                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data         1429                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data         1497                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data         1596                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data         1539                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst           14                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data         1448                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data         1683                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data         1806                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        12304                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data         1292                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data         1429                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data         1497                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data         1596                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data         1539                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst           14                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data         1448                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data         1683                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data         1806                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        12304                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data       260261                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data       220915                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data       259682                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data       264513                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data       267276                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data       257248                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data       291941                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data       291639                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total      2113475                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data        95187                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data        81834                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data        93900                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data        99238                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data        97853                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data        96625                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data       109090                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data       109388                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       783115                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data        57199                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data        48655                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data        57165                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data        57135                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data        53211                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data        52050                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data        53714                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data        51126                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       430255                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst        39344                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data       446352                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst        32050                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data       369019                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst        33643                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data       425058                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst        37503                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data       436692                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst        34359                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data       410223                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst        36939                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data       402046                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst        61426                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data       458289                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst        58432                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data       434227                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total      3715602                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst        39344                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data       503551                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst        32050                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data       417674                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst        33643                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data       482223                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst        37503                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data       493827                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst        34359                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data       463434                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst        36939                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data       454096                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst        61426                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data       512003                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst        58432                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data       485353                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total      4145857                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst        39344                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data       503551                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst        32050                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data       417674                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst        33643                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data       482223                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst        37503                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data       493827                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst        34359                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data       463434                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst        36939                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data       454096                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst        61426                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data       512003                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst        58432                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data       485353                       # number of overall misses
system.numa_caches_downward1.overall_misses::total      4145857                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       226985                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       226985                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data       260261                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data       220917                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data       259683                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data       264514                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data       267276                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data       257248                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data       291945                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data       291646                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total      2113490                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data        95187                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data        81834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data        93900                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data        99238                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data        97853                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data        96625                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data       109090                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data       109388                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       783115                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data        57209                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data        48658                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data        57177                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data        57139                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data        53213                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data        52051                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data        53716                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data        51127                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       430290                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst        39344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data       447634                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst        32050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data       370445                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst        33643                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data       426543                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst        37503                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data       438284                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst        34359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data       411760                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst        36953                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data       403493                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst        61426                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data       459970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        58432                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data       436032                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total      3727871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst        39344                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data       504843                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst        32050                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data       419103                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst        33643                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data       483720                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst        37503                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data       495423                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst        34359                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data       464973                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst        36953                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data       455544                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst        61426                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data       513686                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        58432                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data       487159                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total      4158161                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst        39344                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data       504843                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst        32050                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data       419103                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst        33643                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data       483720                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst        37503                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data       495423                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst        34359                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data       464973                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst        36953                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data       455544                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst        61426                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data       513686                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        58432                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data       487159                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total      4158161                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data     0.999991                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data     0.999996                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999996                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.999986                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.999976                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999993                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.999825                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.999938                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.999790                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.999930                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.999962                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.999981                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.999963                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.999980                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999919                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.997136                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.996151                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.996519                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.996368                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.996267                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999621                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.996414                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.996345                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.995860                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996709                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.997441                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.996590                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.996905                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.996779                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.996690                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.999621                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.996821                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.996724                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.996293                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.997041                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.997441                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.996590                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.996905                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.996779                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.996690                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.999621                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.996821                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.996724                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.996293                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.997041                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       226124                       # number of writebacks
system.numa_caches_downward1.writebacks::total       226124                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements      1940147                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.304229                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs      1228377                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs      1940147                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.633136                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     8.275606                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.169577                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.792549                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.092329                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.477430                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.096291                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.620857                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.121620                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.652767                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.077608                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.585101                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.121418                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.553635                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.149121                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.584925                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.246092                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.687304                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.517225                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.010599                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.049534                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.005771                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.029839                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.006018                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.038804                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.007601                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.040798                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.004850                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.036569                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.007589                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.034602                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.009320                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.036558                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.015381                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.042956                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.894014                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses     65964129                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses     65964129                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       226124                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       226124                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus15.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           13                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data           92                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data           58                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data           77                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          207                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data           86                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          117                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data          170                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          258                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         1065                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data           94                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data           59                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data           80                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          208                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data           86                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          119                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data          174                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          258                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         1078                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data           94                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data           59                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data           80                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          208                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data           86                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          119                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data          174                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          258                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         1078                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data       260261                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data       220915                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data       259682                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data       264513                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data       267276                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data       257248                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data       291941                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data       291638                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total      2113474                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data        95187                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data        81834                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data        93900                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data        99238                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data        97853                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data        96625                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data       109090                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data       109388                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       783115                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data        57197                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data        48654                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data        57162                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data        57134                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data        53211                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data        52048                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data        53710                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data        51126                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       430242                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst        39344                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data       446260                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst        32050                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data       368961                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst        33643                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data       424981                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst        37503                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data       436485                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst        34359                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data       410137                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst        36939                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data       401929                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst        61426                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data       458119                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst        58432                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data       433969                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total      3714537                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst        39344                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data       503457                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst        32050                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data       417615                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst        33643                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data       482143                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst        37503                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data       493619                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst        34359                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data       463348                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst        36939                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data       453977                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst        61426                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data       511829                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst        58432                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data       485095                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total      4144779                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst        39344                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data       503457                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst        32050                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data       417615                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst        33643                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data       482143                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst        37503                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data       493619                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst        34359                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data       463348                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst        36939                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data       453977                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst        61426                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data       511829                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst        58432                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data       485095                       # number of overall misses
system.numa_caches_upward0.overall_misses::total      4144779                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       226124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       226124                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data       260261                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data       220915                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data       259682                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data       264513                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data       267276                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data       257248                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data       291941                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data       291639                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total      2113475                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data        95187                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data        81834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data        93900                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data        99238                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data        97853                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data        96625                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data       109090                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data       109388                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       783115                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data        57199                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data        48655                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data        57165                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data        57135                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data        53211                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data        52050                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data        53714                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data        51126                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       430255                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst        39344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data       446352                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst        32050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data       369019                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst        33643                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data       425058                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst        37503                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data       436692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst        34359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data       410223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst        36939                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data       402046                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst        61426                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data       458289                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst        58432                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data       434227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total      3715602                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst        39344                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data       503551                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst        32050                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data       417674                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst        33643                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data       482223                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst        37503                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data       493827                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst        34359                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data       463434                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst        36939                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data       454096                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst        61426                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data       512003                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst        58432                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data       485353                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total      4145857                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst        39344                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data       503551                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst        32050                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data       417674                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst        33643                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data       482223                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst        37503                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data       493827                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst        34359                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data       463434                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst        36939                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data       454096                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst        61426                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data       512003                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst        58432                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data       485353                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total      4145857                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data     0.999997                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     1.000000                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.999965                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.999979                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.999948                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.999982                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.999962                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.999926                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999970                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.999794                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.999843                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.999819                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.999526                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.999790                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.999709                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.999629                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.999406                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999713                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.999813                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.999859                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.999834                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.999579                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.999814                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.999738                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.999660                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.999468                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999740                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.999813                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.999859                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.999834                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.999579                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.999814                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.999738                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.999660                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.999468                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999740                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       224843                       # number of writebacks
system.numa_caches_upward0.writebacks::total       224843                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements    143734502                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.320096                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs      3796775                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs    143734502                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.026415                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     0.968300                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.382488                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     1.763693                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.017599                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     2.120469                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.009375                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.623736                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.011782                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     1.665078                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.010156                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.484314                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.010778                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     1.526453                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.006563                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     1.157512                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.009274                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     1.552526                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.060519                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.023905                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.110231                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.001100                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.132529                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000586                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.101484                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000736                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.104067                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000635                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.092770                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000674                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.095403                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000410                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.072345                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000580                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.097033                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.895006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses   2498465784                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses   2498465784                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1416507                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1416507                       # number of WritebackDirty hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus05.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus07.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data           20                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data           34                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data          102                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data           44                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data           39                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data           89                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data           94                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data           57                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          479                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data           63                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data           28                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data           83                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data           98                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data           34                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data           89                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data           24                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data           15                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          434                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data           83                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data           62                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          185                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data          142                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data           73                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data          178                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data          118                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data           72                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          913                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data           83                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data           62                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          185                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data          142                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data           73                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data          178                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data          118                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data           72                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          913                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data       370187                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data       740726                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data       693430                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data       244823                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data       785498                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data       784570                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data       201636                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data       245140                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total      4066010                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data        61563                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data        80607                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data        75741                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data        81290                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data        81773                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data        82004                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data        66643                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data        80894                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total       610515                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       118047                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       129011                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       269588                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       119460                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       120536                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       120792                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data        95144                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       117019                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1728                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1091325                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        56582                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data     18487218                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst         4974                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data     20237030                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         4241                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data     17572489                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst         4074                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data     18912758                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst         3376                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data     18803071                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst         3715                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data     18843338                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst         3227                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data     15233689                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst         3921                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data     18315299                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total    146489002                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        56582                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data     18605265                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst         4974                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data     20366041                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         4241                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data     17842077                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst         4074                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data     19032218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst         3376                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data     18923607                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst         3715                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data     18964130                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst         3227                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data     15328833                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst         3921                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data     18432318                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1728                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total    147580327                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        56582                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data     18605265                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst         4974                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data     20366041                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         4241                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data     17842077                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst         4074                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data     19032218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst         3376                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data     18923607                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst         3715                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data     18964130                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst         3227                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data     15328833                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst         3921                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data     18432318                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1728                       # number of overall misses
system.numa_caches_upward1.overall_misses::total    147580327                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1416507                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1416507                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data       370187                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data       740726                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data       693430                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data       244823                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data       785498                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data       784570                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data       201636                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data       245140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total      4066010                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data        61563                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data        80607                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data        75742                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data        81291                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data        81774                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data        82005                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data        66646                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data        80895                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total       610523                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       118067                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       129045                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       269690                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       119504                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       120575                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       120881                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data        95238                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       117076                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1728                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1091804                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        56582                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data     18487281                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst         4974                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data     20237058                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         4241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data     17572572                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst         4074                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data     18912856                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst         3376                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data     18803105                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst         3715                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data     18843427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst         3227                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data     15233713                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst         3921                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data     18315314                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total    146489436                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        56582                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data     18605348                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst         4974                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data     20366103                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         4241                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data     17842262                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst         4074                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data     19032360                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst         3376                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data     18923680                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst         3715                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data     18964308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst         3227                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data     15328951                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst         3921                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data     18432390                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1728                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total    147581240                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        56582                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data     18605348                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst         4974                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data     20366103                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         4241                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data     17842262                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst         4074                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data     19032360                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst         3376                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data     18923680                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst         3715                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data     18964308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst         3227                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data     15328951                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst         3921                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data     18432390                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1728                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total    147581240                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999987                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999988                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999988                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data     0.999988                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999955                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999988                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total     0.999987                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999831                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.999737                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999622                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999632                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999677                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999264                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999013                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999513                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999561                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999996                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999997                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999990                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999993                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999996                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999991                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999992                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999996                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999994                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999996                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999997                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999990                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999993                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999996                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999991                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999992                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999996                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999994                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1415560                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1415560                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          559967020                       # DTB read hits
system.switch_cpus00.dtb.read_misses          2472978                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      517043909                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          41268084                       # DTB write hits
system.switch_cpus00.dtb.write_misses           38651                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      18967184                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          601235104                       # DTB hits
system.switch_cpus00.dtb.data_misses          2511629                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      536011093                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        1791220846                       # ITB hits
system.switch_cpus00.itb.fetch_misses              37                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    1791220883                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             3068181824                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        2005239083                       # Number of instructions committed
system.switch_cpus00.committedOps          2005239083                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses   1183817113                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses   1217319111                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           9076870                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     86688962                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts         1183817113                       # number of integer instructions
system.switch_cpus00.num_fp_insts          1217319111                       # number of float instructions
system.switch_cpus00.num_int_register_reads   2619071713                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    539928416                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads   1456815079                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes   1209427459                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           604608073                       # number of memory refs
system.switch_cpus00.num_load_insts         563085736                       # Number of load instructions
system.switch_cpus00.num_store_insts         41522337                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1061366677.487237                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2006815146.512763                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.654073                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.345927                       # Percentage of idle cycles
system.switch_cpus00.Branches               102269089                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     85628755      4.26%      4.26% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       559579725     27.87%     32.14% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         838833      0.04%     32.18% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     32.18% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     486051112     24.21%     56.39% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       1933463      0.10%     56.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        116554      0.01%     56.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult    239933723     11.95%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        104373      0.01%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     68.44% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      563880908     28.09%     96.53% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      41605992      2.07%     98.60% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     28077274      1.40%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       2007750712                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          599128229                       # DTB read hits
system.switch_cpus01.dtb.read_misses          2601322                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      554381422                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          41920410                       # DTB write hits
system.switch_cpus01.dtb.write_misses           40392                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      18634706                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          641048639                       # DTB hits
system.switch_cpus01.dtb.data_misses          2641714                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      573016128                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1916580454                       # ITB hits
system.switch_cpus01.itb.fetch_misses              26                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1916580480                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             3068387834                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        2139477449                       # Number of instructions committed
system.switch_cpus01.committedOps          2139477449                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses   1256040221                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses   1311375143                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           8746961                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     91723234                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts         1256040221                       # number of integer instructions
system.switch_cpus01.num_fp_insts          1311375143                       # number of float instructions
system.switch_cpus01.num_int_register_reads   2795284487                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    566847734                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads   1569977753                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes   1303348024                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           644595770                       # number of memory refs
system.switch_cpus01.num_load_insts         602407744                       # Number of load instructions
system.switch_cpus01.num_store_insts         42188026                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     927122512.375757                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2141265321.624243                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.697847                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.302153                       # Percentage of idle cycles
system.switch_cpus01.Branches               107332701                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     90781611      4.24%      4.24% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       591080311     27.59%     31.83% # Class of executed instruction
system.switch_cpus01.op_class::IntMult         729233      0.03%     31.87% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     31.87% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     523757987     24.45%     56.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp       2005161      0.09%     56.41% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt         11498      0.00%     56.41% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult    258740354     12.08%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv          3826      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      603218991     28.16%     96.65% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      42271832      1.97%     98.62% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     29518359      1.38%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       2142119163                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          560245135                       # DTB read hits
system.switch_cpus02.dtb.read_misses          2297329                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      520280765                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          64909162                       # DTB write hits
system.switch_cpus02.dtb.write_misses           37959                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      42867760                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          625154297                       # DTB hits
system.switch_cpus02.dtb.data_misses          2335288                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      563148525                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1849386084                       # ITB hits
system.switch_cpus02.itb.fetch_misses             513                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1849386597                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             3069595849                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        2050852389                       # Number of instructions committed
system.switch_cpus02.committedOps          2050852389                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1256716637                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses   1151663849                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          20504987                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     86274555                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1256716637                       # number of integer instructions
system.switch_cpus02.num_fp_insts          1151663849                       # number of float instructions
system.switch_cpus02.num_int_register_reads   2660796996                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    614805368                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads   1374185120                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes   1138080000                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           628301945                       # number of memory refs
system.switch_cpus02.num_load_insts         563153907                       # Number of load instructions
system.switch_cpus02.num_store_insts         65148038                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1016416040.355548                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2053179808.644452                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.668876                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.331124                       # Percentage of idle cycles
system.switch_cpus02.Branches               112925018                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    101222872      4.93%      4.93% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       608095825     29.62%     34.55% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        2784911      0.14%     34.68% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     34.68% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     455859047     22.20%     56.89% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       1733941      0.08%     56.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         13732      0.00%     56.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult    228191471     11.11%     68.08% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         19740      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     68.09% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      563897596     27.46%     95.55% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      65225260      3.18%     98.73% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     26143282      1.27%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       2053187677                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          574549174                       # DTB read hits
system.switch_cpus03.dtb.read_misses          2494710                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      531392397                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          40303215                       # DTB write hits
system.switch_cpus03.dtb.write_misses           39179                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      17855844                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          614852389                       # DTB hits
system.switch_cpus03.dtb.data_misses          2533889                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      549248241                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        1837039292                       # ITB hits
system.switch_cpus03.itb.fetch_misses             201                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    1837039493                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             3068387036                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        2052331293                       # Number of instructions committed
system.switch_cpus03.committedOps          2052331293                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses   1205408733                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses   1257140574                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           8436789                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     88054144                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts         1205408733                       # number of integer instructions
system.switch_cpus03.num_fp_insts          1257140574                       # number of float instructions
system.switch_cpus03.num_int_register_reads   2681696324                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    544427662                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads   1505053102                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes   1249462500                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           618256709                       # number of memory refs
system.switch_cpus03.num_load_insts         577695410                       # Number of load instructions
system.switch_cpus03.num_store_insts         40561299                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1014341599.134094                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2054045436.865906                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.669422                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.330578                       # Percentage of idle cycles
system.switch_cpus03.Branches               103083442                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     87033011      4.24%      4.24% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       567620859     27.62%     31.86% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         705652      0.03%     31.89% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     31.89% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     502086270     24.43%     56.33% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp       1911818      0.09%     56.42% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt         11060      0.00%     56.42% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult    248049616     12.07%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv          3680      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      578476582     28.15%     96.64% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      40641665      1.98%     98.62% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     28324969      1.38%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       2054865182                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          556640793                       # DTB read hits
system.switch_cpus04.dtb.read_misses          2360384                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      514074292                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          39334737                       # DTB write hits
system.switch_cpus04.dtb.write_misses           36953                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      17279828                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          595975530                       # DTB hits
system.switch_cpus04.dtb.data_misses          2397337                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      531354120                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        1777043936                       # ITB hits
system.switch_cpus04.itb.fetch_misses              23                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    1777043959                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             3068386593                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        1989126334                       # Number of instructions committed
system.switch_cpus04.committedOps          1989126334                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses   1170021624                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses   1215837168                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           8293009                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     85718162                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts         1170021624                       # number of integer instructions
system.switch_cpus04.num_fp_insts          1215837168                       # number of float instructions
system.switch_cpus04.num_int_register_reads   2599765351                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    529869778                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads   1455612362                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes   1208389587                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           599215513                       # number of memory refs
system.switch_cpus04.num_load_insts         559628692                       # Number of load instructions
system.switch_cpus04.num_store_insts         39586821                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1077658366.752797                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1990728226.247203                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.648787                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.351213                       # Percentage of idle cycles
system.switch_cpus04.Branches               100480011                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     84086103      4.22%      4.22% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       552450287     27.74%     31.96% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         695446      0.03%     32.00% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     32.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     485588460     24.38%     56.38% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp       1866602      0.09%     56.47% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt         10794      0.00%     56.47% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult    239862349     12.04%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv          3593      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     68.52% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      560393343     28.14%     96.66% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      39664904      1.99%     98.65% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     26901790      1.35%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       1991523671                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          556850594                       # DTB read hits
system.switch_cpus05.dtb.read_misses          2419761                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      514195477                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          39470943                       # DTB write hits
system.switch_cpus05.dtb.write_misses           39718                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      17284606                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          596321537                       # DTB hits
system.switch_cpus05.dtb.data_misses          2459479                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      531480083                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        1778184270                       # ITB hits
system.switch_cpus05.itb.fetch_misses              20                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    1778184290                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             3068390621                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        1991262603                       # Number of instructions committed
system.switch_cpus05.committedOps          1991262603                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses   1171961311                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses   1215867426                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           8358033                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     85815325                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts         1171961311                       # number of integer instructions
system.switch_cpus05.num_fp_insts          1215867426                       # number of float instructions
system.switch_cpus05.num_int_register_reads   2602265003                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    531502143                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads   1455593333                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes   1208374783                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           599632889                       # number of memory refs
system.switch_cpus05.num_load_insts         559906274                       # Number of load instructions
system.switch_cpus05.num_store_insts         39726615                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1075462135.519447                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1992928485.480553                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.649503                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.350497                       # Percentage of idle cycles
system.switch_cpus05.Branches               100666927                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     84243768      4.23%      4.23% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       553429214     27.76%     31.98% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         696971      0.03%     32.02% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     32.02% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     485583800     24.36%     56.37% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       1867311      0.09%     56.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt         10794      0.00%     56.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult    239855254     12.03%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv          3593      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      560682820     28.12%     96.62% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      39809143      2.00%     98.62% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     27539414      1.38%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       1993722082                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          463561784                       # DTB read hits
system.switch_cpus06.dtb.read_misses          2073148                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      428151250                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          32846493                       # DTB write hits
system.switch_cpus06.dtb.write_misses           34124                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      14385591                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          496408277                       # DTB hits
system.switch_cpus06.dtb.data_misses          2107272                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      442536841                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1481275420                       # ITB hits
system.switch_cpus06.itb.fetch_misses              13                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1481275433                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             3068381964                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1658637524                       # Number of instructions committed
system.switch_cpus06.committedOps          1658637524                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    976678285                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses   1011735946                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           6953707                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     71604278                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          976678285                       # number of integer instructions
system.switch_cpus06.num_fp_insts          1011735946                       # number of float instructions
system.switch_cpus06.num_int_register_reads   2167110049                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    443536831                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads   1211192235                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes   1005465319                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           499232045                       # number of memory refs
system.switch_cpus06.num_load_insts         466172289                       # Number of load instructions
system.switch_cpus06.num_store_insts         33059756                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1408302977.583602                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1660078986.416398                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.541027                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.458973                       # Percentage of idle cycles
system.switch_cpus06.Branches                84017645                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     70270951      4.23%      4.23% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       461256436     27.77%     32.01% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         581789      0.04%     32.04% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     32.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     404016770     24.33%     56.37% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp       1558985      0.09%     56.46% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt          9088      0.00%     56.46% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult    199566475     12.02%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv          3025      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     68.48% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      466820719     28.11%     96.59% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      33129559      1.99%     98.58% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess     23530999      1.42%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1660744796                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          556873424                       # DTB read hits
system.switch_cpus07.dtb.read_misses          2455113                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      514242222                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          39429499                       # DTB write hits
system.switch_cpus07.dtb.write_misses           38371                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      17280171                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          596302923                       # DTB hits
system.switch_cpus07.dtb.data_misses          2493484                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      531522393                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        1778659070                       # ITB hits
system.switch_cpus07.itb.fetch_misses              20                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    1778659090                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             3068386442                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        1991469623                       # Number of instructions committed
system.switch_cpus07.committedOps          1991469623                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses   1172131151                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses   1215857342                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           8341009                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     85883710                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts         1172131151                       # number of integer instructions
system.switch_cpus07.num_fp_insts          1215857342                       # number of float instructions
system.switch_cpus07.num_int_register_reads   2602223617                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    531634333                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads   1455546967                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes   1208334781                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           599652926                       # number of memory refs
system.switch_cpus07.num_load_insts         559969352                       # Number of load instructions
system.switch_cpus07.num_store_insts         39683574                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1075219760.759292                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1993166681.240708                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.649581                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.350419                       # Percentage of idle cycles
system.switch_cpus07.Branches               100712632                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     84315679      4.23%      4.23% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       553270970     27.75%     31.98% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         695894      0.03%     32.01% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     32.01% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     485563714     24.35%     56.36% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       1866634      0.09%     56.46% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt         10794      0.00%     56.46% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult    239851771     12.03%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv          3593      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      560743070     28.12%     96.61% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      39765061      1.99%     98.60% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     27875927      1.40%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       1993963107                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          552926505                       # DTB read hits
system.switch_cpus08.dtb.read_misses          2435510                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      510704443                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          39116318                       # DTB write hits
system.switch_cpus08.dtb.write_misses           38077                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      17166048                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          592042823                       # DTB hits
system.switch_cpus08.dtb.data_misses          2473587                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      527870491                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        1766643959                       # ITB hits
system.switch_cpus08.itb.fetch_misses              21                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    1766643980                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             3068386466                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        1977501089                       # Number of instructions committed
system.switch_cpus08.committedOps          1977501089                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses   1163933358                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses   1207344703                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           8249607                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     85286178                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts         1163933358                       # number of integer instructions
system.switch_cpus08.num_fp_insts          1207344703                       # number of float instructions
system.switch_cpus08.num_int_register_reads   2584054682                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    527969328                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads   1445330027                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes   1199847592                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           595370028                       # number of memory refs
system.switch_cpus08.num_load_insts         556001296                       # Number of load instructions
system.switch_cpus08.num_store_insts         39368732                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1089202857.192899                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1979183608.807101                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.645024                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.354976                       # Percentage of idle cycles
system.switch_cpus08.Branches                99969812                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     83734569      4.23%      4.23% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       549493544     27.75%     31.98% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         692170      0.03%     32.02% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     32.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     482180219     24.35%     56.37% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp       1859249      0.09%     56.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt         10782      0.00%     56.46% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult    238144196     12.03%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv          3589      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      556759671     28.12%     96.61% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      39444948      1.99%     98.60% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     27651739      1.40%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       1979974676                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          455492230                       # DTB read hits
system.switch_cpus09.dtb.read_misses          2003959                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      420756250                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          32263301                       # DTB write hits
system.switch_cpus09.dtb.write_misses           31445                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      14139077                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          487755531                       # DTB hits
system.switch_cpus09.dtb.data_misses          2035404                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      434895327                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1455279539                       # ITB hits
system.switch_cpus09.itb.fetch_misses              13                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1455279552                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             3068381443                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1629267188                       # Number of instructions committed
system.switch_cpus09.committedOps          1629267188                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    959077160                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    994364781                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           6831060                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     70241174                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          959077160                       # number of integer instructions
system.switch_cpus09.num_fp_insts           994364781                       # number of float instructions
system.switch_cpus09.num_int_register_reads   2128926425                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    435270887                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads   1190429933                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    988231688                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           490489111                       # number of memory refs
system.switch_cpus09.num_load_insts         458018510                       # Number of load instructions
system.switch_cpus09.num_store_insts         32470601                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1437733106.287940                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1630648336.712060                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.531436                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.468564                       # Percentage of idle cycles
system.switch_cpus09.Branches                82441899                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     68982880      4.23%      4.23% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       453009366     27.77%     32.00% # Class of executed instruction
system.switch_cpus09.op_class::IntMult         570685      0.03%     32.03% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     32.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     397089588     24.34%     56.38% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       1533009      0.09%     56.47% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt          8926      0.00%     56.47% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult    196140751     12.02%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv          2971      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      458656386     28.12%     96.61% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      32539799      1.99%     98.60% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess     22768231      1.40%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1631302592                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          543049760                       # DTB read hits
system.switch_cpus10.dtb.read_misses          2331456                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      501291904                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          38522301                       # DTB write hits
system.switch_cpus10.dtb.write_misses           36499                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      16850699                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          581572061                       # DTB hits
system.switch_cpus10.dtb.data_misses          2367955                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      518142603                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        1733523198                       # ITB hits
system.switch_cpus10.itb.fetch_misses              13                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    1733523211                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             3068385984                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        1941891797                       # Number of instructions committed
system.switch_cpus10.committedOps          1941891797                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses   1143307965                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses   1185186884                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           8149614                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     83837854                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts         1143307965                       # number of integer instructions
system.switch_cpus10.num_fp_insts          1185186884                       # number of float instructions
system.switch_cpus10.num_int_register_reads   2537992801                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    518803895                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads   1418872127                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes   1177871977                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           584771203                       # number of memory refs
system.switch_cpus10.num_load_insts         546001033                       # Number of load instructions
system.switch_cpus10.num_store_insts         38770170                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1124903413.821739                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1943482570.178261                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.633389                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.366611                       # Percentage of idle cycles
system.switch_cpus10.Branches                98337446                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     82071585      4.22%      4.22% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       540384128     27.79%     32.02% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         683180      0.04%     32.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     32.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     473343249     24.35%     56.40% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp       1825146      0.09%     56.49% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt         10633      0.00%     56.49% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult    233782822     12.02%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv          3541      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      546751979     28.12%     96.64% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      38846766      2.00%     98.63% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess     26556723      1.37%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       1944259752                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          554634017                       # DTB read hits
system.switch_cpus11.dtb.read_misses          2440191                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      512086777                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          39327638                       # DTB write hits
system.switch_cpus11.dtb.write_misses           38034                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      17212534                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          593961655                       # DTB hits
system.switch_cpus11.dtb.data_misses          2478225                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      529299311                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1771374896                       # ITB hits
system.switch_cpus11.itb.fetch_misses              20                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1771374916                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             3068386274                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1983885311                       # Number of instructions committed
system.switch_cpus11.committedOps          1983885311                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses   1168031536                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses   1210665907                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           8329657                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     85618913                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts         1168031536                       # number of integer instructions
system.switch_cpus11.num_fp_insts          1210665907                       # number of float instructions
system.switch_cpus11.num_int_register_reads   2592441846                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    530097543                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads   1449319724                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes   1203163713                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           597294121                       # number of memory refs
system.switch_cpus11.num_load_insts         557713003                       # Number of load instructions
system.switch_cpus11.num_store_insts         39581118                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1082816292.941767                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1985569981.058233                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.647106                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.352894                       # Percentage of idle cycles
system.switch_cpus11.Branches               100417486                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     83962073      4.23%      4.23% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       551648297     27.77%     32.00% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         694469      0.03%     32.03% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     32.03% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     483509965     24.34%     56.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp       1863620      0.09%     56.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt         10785      0.00%     56.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult    238805064     12.02%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv          3590      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      558485398     28.12%     96.61% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      39662472      2.00%     98.60% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     27717803      1.40%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1986363536                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          555042848                       # DTB read hits
system.switch_cpus12.dtb.read_misses          2415384                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      512303004                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          39434896                       # DTB write hits
system.switch_cpus12.dtb.write_misses           37802                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      17218669                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          594477744                       # DTB hits
system.switch_cpus12.dtb.data_misses          2453186                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      529521673                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1771878989                       # ITB hits
system.switch_cpus12.itb.fetch_misses              23                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1771879012                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             3068386111                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1985205370                       # Number of instructions committed
system.switch_cpus12.committedOps          1985205370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses   1168914743                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses   1211306536                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           8384993                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     85647581                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts         1168914743                       # number of integer instructions
system.switch_cpus12.num_fp_insts          1211306536                       # number of float instructions
system.switch_cpus12.num_int_register_reads   2594278953                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    530572725                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads   1450132529                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes   1203833949                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           597780764                       # number of memory refs
system.switch_cpus12.num_load_insts         558092058                       # Number of load instructions
system.switch_cpus12.num_store_insts         39688706                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1081521579.168672                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1986864531.831328                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.647528                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.352472                       # Percentage of idle cycles
system.switch_cpus12.Branches               100515628                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     83949293      4.22%      4.22% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       552269869     27.78%     32.01% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         694579      0.03%     32.04% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     32.04% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     483785710     24.34%     56.38% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       1863637      0.09%     56.48% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt         10785      0.00%     56.48% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult    238948770     12.02%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv          3590      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     68.50% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      558875980     28.12%     96.62% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      39774684      2.00%     98.62% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     27481659      1.38%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1987658556                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          555697054                       # DTB read hits
system.switch_cpus13.dtb.read_misses          2382287                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      513302743                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          39229326                       # DTB write hits
system.switch_cpus13.dtb.write_misses           37244                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      17254243                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          594926380                       # DTB hits
system.switch_cpus13.dtb.data_misses          2419531                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      530556986                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        1774730768                       # ITB hits
system.switch_cpus13.itb.fetch_misses              23                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    1774730791                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             3068386368                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        1986104001                       # Number of instructions committed
system.switch_cpus13.committedOps          1986104001                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses   1168283925                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses   1213891348                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           8261847                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     85602796                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts         1168283925                       # number of integer instructions
system.switch_cpus13.num_fp_insts          1213891348                       # number of float instructions
system.switch_cpus13.num_int_register_reads   2595650901                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    529165436                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads   1453245875                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes   1206424557                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           598192223                       # number of memory refs
system.switch_cpus13.num_load_insts         558710896                       # Number of load instructions
system.switch_cpus13.num_store_insts         39481327                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1080657314.330457                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1987729053.669543                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.647809                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.352191                       # Percentage of idle cycles
system.switch_cpus13.Branches               100312350                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     84015221      4.23%      4.23% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       551520170     27.74%     31.96% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         692165      0.03%     31.99% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     31.99% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     484809746     24.38%     56.38% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp       1865255      0.09%     56.47% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt         10791      0.00%     56.47% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult    239465029     12.04%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          3592      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     68.51% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      559470081     28.13%     96.65% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      39557492      1.99%     98.64% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     27113990      1.36%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       1988523532                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          657081286                       # DTB read hits
system.switch_cpus14.dtb.read_misses          2815764                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      608699047                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          45593985                       # DTB write hits
system.switch_cpus14.dtb.write_misses           43752                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      20462793                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          702675271                       # DTB hits
system.switch_cpus14.dtb.data_misses          2859516                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      629161840                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        2104076744                       # ITB hits
system.switch_cpus14.itb.fetch_misses              26                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    2104076770                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             3068389293                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        2343876534                       # Number of instructions committed
system.switch_cpus14.committedOps          2343876534                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses   1373976681                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses   1439949903                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           9411109                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts    100355317                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts         1373976681                       # number of integer instructions
system.switch_cpus14.num_fp_insts          1439949903                       # number of float instructions
system.switch_cpus14.num_int_register_reads   3061787265                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    618123890                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads   1723977521                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes   1431179859                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           706516001                       # number of memory refs
system.switch_cpus14.num_load_insts         660632907                       # Number of load instructions
system.switch_cpus14.num_store_insts         45883094                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     722586625.845256                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2345802667.154744                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.764506                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.235494                       # Percentage of idle cycles
system.switch_cpus14.Branches               117210573                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     99584861      4.24%      4.24% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       645402281     27.50%     31.75% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         780721      0.03%     31.78% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     31.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     575189082     24.51%     56.29% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp       2205839      0.09%     56.38% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt         12662      0.00%     56.38% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult    284115686     12.11%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv          4215      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     68.49% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      661509196     28.19%     96.68% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      45972940      1.96%     98.64% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     31958567      1.36%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       2346736050                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          654295958                       # DTB read hits
system.switch_cpus15.dtb.read_misses          2870839                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      606385775                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          45679342                       # DTB write hits
system.switch_cpus15.dtb.write_misses           44955                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      20739545                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          699975300                       # DTB hits
system.switch_cpus15.dtb.data_misses          2915794                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      627125320                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        2096962468                       # ITB hits
system.switch_cpus15.itb.fetch_misses              29                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    2096962497                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             3068389014                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        2335017860                       # Number of instructions committed
system.switch_cpus15.committedOps          2335017860                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses   1369230934                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses   1433442762                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           9472601                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     99900891                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts         1369230934                       # number of integer instructions
system.switch_cpus15.num_fp_insts          1433442762                       # number of float instructions
system.switch_cpus15.num_int_register_reads   3049715666                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    616420047                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads   1716008225                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes   1424605961                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           703874207                       # number of memory refs
system.switch_cpus15.num_load_insts         657906702                       # Number of load instructions
system.switch_cpus15.num_store_insts         45967505                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     731385277.088101                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2337003736.911899                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.761639                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.238361                       # Percentage of idle cycles
system.switch_cpus15.Branches               116764582                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     99498752      4.26%      4.26% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       642693313     27.49%     31.75% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         808731      0.03%     31.78% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     31.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     572546817     24.49%     56.27% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp       2184489      0.09%     56.36% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt         61664      0.00%     56.37% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult    282791251     12.10%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv         20549      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     68.46% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      658777435     28.18%     96.64% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      46057546      1.97%     98.61% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     32493107      1.39%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       2337933654                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp      150205038                       # Transaction distribution
system.system_bus.trans_dist::WriteReq         440884                       # Transaction distribution
system.system_bus.trans_dist::WriteResp        440884                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1642631                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict    140439966                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq      9434527                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq      2343451                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      7573123                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1954569                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1522059                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq    150205038                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    449086182                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    449086182                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     17115988                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     17115988                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          466202170                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   9535855808                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   9535855808                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    283333856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total    283333856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          9819189664                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    474182146                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     767549079                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.600728                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.489749                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           306461066     39.93%     39.93% # Request fanout histogram
system.system_bus.snoop_fanout::2           461088013     60.07%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       767549079                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000817                       # Number of seconds simulated
sim_ticks                                   817298000                       # Number of ticks simulated
final_tick                               3804260667500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            16991788460                       # Simulator instruction rate (inst/s)
host_op_rate                              16991541419                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              430581427                       # Simulator tick rate (ticks/s)
host_mem_usage                                 864920                       # Number of bytes of host memory used
host_seconds                                     1.90                       # Real time elapsed on the host
sim_insts                                 32251425763                       # Number of instructions simulated
sim_ops                                   32251425763                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       142976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       119296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        43840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       108544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       220224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            673536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       142976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       288768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       173632                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         173632                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         2234                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         1864                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          685                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         3441                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              10524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2713                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2713                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      4698409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      1566136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    174937416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data    145963896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     40719542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     53640166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst    132808351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    269453737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       156614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       156614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            824100879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      4698409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    174937416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     40719542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    132808351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       156614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       353320331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      212446378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           212446378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      212446378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      4698409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      1566136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    174937416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data    145963896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     40719542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     53640166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    132808351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    269453737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       156614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       156614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1036547257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        30592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       274048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        37568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       394880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            739968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        30592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       321024                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         321024                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         4282                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          587                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         6170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              11562                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         5016                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              5016                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       234920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     37430656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    335309765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1017989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     45966098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      1096295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    483153024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data       234920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       156614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            905383349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     37430656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1017989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      1096295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        39544940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      392786964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           392786964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      392786964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       234920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     37430656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    335309765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1017989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     45966098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      1096295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    483153024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data       234920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       156614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1298170312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      689                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    287     41.90%     41.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     13.43%     55.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.15%     55.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.15%     55.62% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   304     44.38%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                685                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     287     43.03%     43.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     13.79%     56.82% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.15%     56.97% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.15%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    286     42.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 667                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1271276500     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.52%     96.82% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.00%     96.82% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     96.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              41826000      3.17%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1320216000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.940789                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.973723                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 497     83.53%     83.53% # number of callpals executed
system.cpu00.kern.callpal::rdps                     4      0.67%     84.20% # number of callpals executed
system.cpu00.kern.callpal::rti                     94     15.80%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  595                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              94                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              21                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         388.270290                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            212567                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             405                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          524.856790                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   388.270290                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.758340                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.758340                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           77254                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          77254                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        23904                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         23904                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        13360                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        13360                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          655                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          655                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          560                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          560                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        37264                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          37264                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        37264                       # number of overall hits
system.cpu00.dcache.overall_hits::total         37264                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           51                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           33                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           13                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           14                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           84                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           84                       # number of overall misses
system.cpu00.dcache.overall_misses::total           84                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        23955                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        23955                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        13393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        13393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          574                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        37348                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        37348                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        37348                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        37348                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.002129                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.002129                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002464                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002464                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.019461                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.019461                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.024390                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.024390                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.002249                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.002249                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.002249                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.002249                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu00.dcache.writebacks::total               6                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             124                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          92419333                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             636                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        145313.416667                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst           16                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          496                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.031250                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.968750                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          253586                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         253586                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       126607                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        126607                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       126607                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         126607                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       126607                       # number of overall hits
system.cpu00.icache.overall_hits::total        126607                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          124                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          124                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          124                       # number of overall misses
system.cpu00.icache.overall_misses::total          124                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       126731                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       126731                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       126731                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       126731                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       126731                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       126731                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000978                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000978                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000978                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000978                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000978                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000978                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          124                       # number of writebacks
system.cpu00.icache.writebacks::total             124                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             1319721000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         1320497500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu01.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   19                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               2                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         382.382259                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             63283                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             381                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          166.097113                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   382.382259                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.746840                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.746840                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1376                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1376                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          419                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           419                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          231                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            8                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          650                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            650                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          650                       # number of overall hits
system.cpu01.dcache.overall_hits::total           650                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            9                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           13                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           13                       # number of overall misses
system.cpu01.dcache.overall_misses::total           13                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          663                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          663                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          663                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          663                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.021028                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.021028                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.019608                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.019608                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.019608                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.019608                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         111876566                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             508                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        220229.460630                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst           71                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          437                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.138672                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.853516                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3902                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3902                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         1951                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1951                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         1951                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1951                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         1951                       # number of overall hits
system.cpu01.icache.overall_hits::total          1951                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         1951                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1951                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         1951                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1951                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     3450                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1414     48.94%     48.94% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.03%     48.98% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.03%     49.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1473     50.99%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2889                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1414     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.04%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1413     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2829                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              333768500     54.48%     54.48% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.01%     54.49% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.03%     54.52% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             278654000     45.48%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          612636000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.959267                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.979232                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1     11.11%     11.11% # number of syscalls executed
system.cpu02.kern.syscall::3                        1     11.11%     22.22% # number of syscalls executed
system.cpu02.kern.syscall::4                        4     44.44%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::19                       1     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::54                       1     11.11%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::71                       1     11.11%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    9                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  19      0.64%      0.67% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.07%      0.74% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2853     96.26%     97.00% # number of callpals executed
system.cpu02.kern.callpal::rdps                     2      0.07%     97.06% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.03%     97.10% # number of callpals executed
system.cpu02.kern.callpal::rti                     34      1.15%     98.25% # number of callpals executed
system.cpu02.kern.callpal::callsys                 18      0.61%     98.85% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.17%     99.02% # number of callpals executed
system.cpu02.kern.callpal::rdunique                29      0.98%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 2964                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel              54                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                32                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                33                      
system.cpu02.kern.mode_good::user                  32                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.611111                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.755814                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        495803500     91.48%     91.48% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user           46173500      8.52%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     19                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           10056                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         510.444409                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            949777                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           10562                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           89.923973                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   510.444409                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.996962                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.996962                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          596153                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         596153                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       178242                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        178242                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data        97719                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        97719                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         3308                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3308                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         3459                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3459                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       275961                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         275961                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       275961                       # number of overall hits
system.cpu02.dcache.overall_hits::total        275961                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data         7059                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7059                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         3013                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3013                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          189                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          189                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           35                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        10072                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        10072                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        10072                       # number of overall misses
system.cpu02.dcache.overall_misses::total        10072                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       185301                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       185301                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       100732                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       100732                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         3497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         3497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         3494                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         3494                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       286033                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       286033                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       286033                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       286033                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038095                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038095                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.029911                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.029911                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.054046                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.054046                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.010017                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.010017                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.035213                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.035213                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.035213                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.035213                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         6296                       # number of writebacks
system.cpu02.dcache.writebacks::total            6296                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            4704                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.945427                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           1497989                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            5216                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          287.191143                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.945427                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999893                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         2181613                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        2181613                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      1083743                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1083743                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      1083743                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1083743                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      1083743                       # number of overall hits
system.cpu02.icache.overall_hits::total       1083743                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst         4709                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4709                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst         4709                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4709                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst         4709                       # number of overall misses
system.cpu02.icache.overall_misses::total         4709                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      1088452                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1088452                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      1088452                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1088452                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      1088452                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1088452                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.004326                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.004326                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.004326                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.004326                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.004326                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         4704                       # number of writebacks
system.cpu02.icache.writebacks::total            4704                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      799                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     96     45.50%     45.50% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      0.47%     45.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.95%     46.92% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   112     53.08%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      96     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      1.04%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     94     48.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 193                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             1313211500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.00%     99.44% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.03%     99.47% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               7011000      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         1320602000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.839286                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.914692                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.35%      0.35% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     20.28%     20.63% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      1.75%     22.38% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 138     48.25%     70.63% # number of callpals executed
system.cpu03.kern.callpal::rdps                     3      1.05%     71.68% # number of callpals executed
system.cpu03.kern.callpal::rti                     70     24.48%     96.15% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      3.15%     99.30% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.70%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  286                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       2563157000     99.68%     99.68% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.32%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2144                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         458.463483                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             56558                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2604                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           21.719662                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   458.463483                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.895436                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.895436                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           82229                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          82229                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        23781                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         23781                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        13018                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        13018                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          441                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          441                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          458                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          458                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        36799                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          36799                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        36799                       # number of overall hits
system.cpu03.dcache.overall_hits::total         36799                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1610                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1610                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          628                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          628                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           36                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           18                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2238                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2238                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2238                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2238                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        25391                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        25391                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        13646                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        13646                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        39037                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        39037                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        39037                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        39037                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.063408                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.063408                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.046021                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.046021                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.075472                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.075472                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.037815                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.037815                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.057330                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.057330                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.057330                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.057330                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1097                       # number of writebacks
system.cpu03.dcache.writebacks::total            1097                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1284                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          91911617                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1796                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        51175.733296                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     2.406390                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   509.593610                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.004700                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.995300                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          286886                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         286886                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       141517                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        141517                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       141517                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         141517                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       141517                       # number of overall hits
system.cpu03.icache.overall_hits::total        141517                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1284                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1284                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1284                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1284                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1284                       # number of overall misses
system.cpu03.icache.overall_misses::total         1284                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       142801                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       142801                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       142801                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       142801                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       142801                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       142801                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008992                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008992                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008992                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008992                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008992                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008992                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1284                       # number of writebacks
system.cpu03.icache.writebacks::total            1284                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1222                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    246     49.30%     49.30% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      0.20%     49.50% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.20%     49.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   251     50.30%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                499                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     244     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.20%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    243     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 489                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             1515663000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.00%     99.37% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.01%     99.38% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31               9514500      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         1525338500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.991870                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.968127                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.979960                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      2.56%      2.56% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      9.04%     11.60% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 396     67.58%     79.18% # number of callpals executed
system.cpu04.kern.callpal::rdps                     3      0.51%     79.69% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.17%     79.86% # number of callpals executed
system.cpu04.kern.callpal::rti                    101     17.24%     97.10% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      2.56%     99.66% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  586                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             153                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      24126505000     99.69%     99.69% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.31%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12724                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         409.710395                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            329860                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13236                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           24.921426                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   409.710395                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.800216                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.800216                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          357839                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         357839                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        76998                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         76998                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        80098                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        80098                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1116                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1116                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1254                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1254                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       157096                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         157096                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       157096                       # number of overall hits
system.cpu04.dcache.overall_hits::total        157096                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5874                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5874                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6906                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6906                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          180                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           34                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12780                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12780                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12780                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12780                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        82872                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        82872                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        87004                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        87004                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1288                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1288                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       169876                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       169876                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       169876                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       169876                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.070880                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.070880                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.079376                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.079376                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.026398                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.026398                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.075231                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.075231                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.075231                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.075231                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8187                       # number of writebacks
system.cpu04.dcache.writebacks::total            8187                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4509                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.944159                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         101904841                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5020                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        20299.769124                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.944159                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999891                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          916752                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         916752                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       451611                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        451611                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       451611                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         451611                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       451611                       # number of overall hits
system.cpu04.icache.overall_hits::total        451611                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4510                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4510                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4510                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4510                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4510                       # number of overall misses
system.cpu04.icache.overall_misses::total         4510                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       456121                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       456121                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       456121                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       456121                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       456121                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       456121                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009888                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009888                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009888                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009888                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009888                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009888                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4509                       # number of writebacks
system.cpu04.icache.writebacks::total            4509                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             1317778000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         1318554500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu05.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   19                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               8                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         382.817648                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             37061                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             385                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           96.262338                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   382.817648                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.747691                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.747691                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1443                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1443                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          429                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           429                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          231                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data            9                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            4                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          660                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            660                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          660                       # number of overall hits
system.cpu05.dcache.overall_hits::total           660                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           23                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           27                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           27                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           27                       # number of overall misses
system.cpu05.dcache.overall_misses::total           27                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          687                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          687                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          687                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          687                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.050885                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.050885                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.039301                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.039301                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.039301                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.039301                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              10                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          98313163                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             522                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        188339.392720                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           12                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          500                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.023438                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.976562                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            4032                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           4032                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         2001                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          2001                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         2001                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           2001                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         2001                       # number of overall hits
system.cpu05.icache.overall_hits::total          2001                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst           10                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst           10                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst           10                       # number of overall misses
system.cpu05.icache.overall_misses::total           10                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         2011                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         2011                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         2011                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         2011                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         2011                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         2011                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.004973                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.004973                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.004973                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.004973                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.004973                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.004973                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           10                       # number of writebacks
system.cpu05.icache.writebacks::total              10                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             1319891000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         1320667500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements               5                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         384.458955                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             36620                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             384                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           95.364583                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   384.458955                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.750896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.750896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1465                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1465                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          444                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           444                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          231                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           11                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          675                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            675                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          675                       # number of overall hits
system.cpu06.dcache.overall_hits::total           675                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           20                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            4                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           24                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           24                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           24                       # number of overall misses
system.cpu06.dcache.overall_misses::total           24                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          464                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          464                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          699                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          699                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          699                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          699                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.043103                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.043103                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.017021                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.034335                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.034335                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.034335                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.034335                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu06.dcache.writebacks::total               1                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          85171476                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        166350.539062                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            4082                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           4082                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         2041                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          2041                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         2041                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           2041                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         2041                       # number of overall hits
system.cpu06.icache.overall_hits::total          2041                       # number of overall hits
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         2041                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         2041                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             1319933500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         1320710000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu07.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   19                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               3                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         376.424436                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             20139                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             371                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           54.283019                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   376.424436                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.735204                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.735204                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1492                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1492                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          455                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           455                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          231                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          686                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            686                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          686                       # number of overall hits
system.cpu07.dcache.overall_hits::total           686                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           21                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            4                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           25                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           25                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           25                       # number of overall misses
system.cpu07.dcache.overall_misses::total           25                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          476                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          476                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          711                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          711                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          711                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          711                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.044118                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.044118                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.017021                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.035162                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.035162                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.035162                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.035162                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         102890617                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        200958.236328                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst           17                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          495                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.033203                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.966797                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            4142                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           4142                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         2071                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          2071                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         2071                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           2071                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         2071                       # number of overall hits
system.cpu07.icache.overall_hits::total          2071                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         2071                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         2071                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         2071                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         2071                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         2071                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             1319976000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         1320752500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu08.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   19                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              10                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         366.693670                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             37254                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             370                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          100.686486                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   366.693670                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.716199                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.716199                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            1527                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           1527                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          458                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           458                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          231                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           13                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            3                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          689                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            689                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          689                       # number of overall hits
system.cpu08.dcache.overall_hits::total           689                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           30                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            4                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           34                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           34                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           34                       # number of overall misses
system.cpu08.dcache.overall_misses::total           34                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          488                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          488                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          723                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          723                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          723                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          723                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.061475                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.061475                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.017021                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.047026                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.047026                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.047026                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.047026                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu08.dcache.writebacks::total               4                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          89341047                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        174494.232422                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            4202                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           4202                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         2101                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          2101                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         2101                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           2101                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         2101                       # number of overall hits
system.cpu08.icache.overall_hits::total          2101                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         2101                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         2101                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         2101                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         2101                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         2101                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         2101                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             1320018500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         1320795000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu09.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu09.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   19                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               3                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         372.926416                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             54471                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             371                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          146.822102                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   372.926416                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.728372                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.728372                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            1550                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           1550                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          473                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           473                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          231                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           14                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            4                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          704                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            704                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          704                       # number of overall hits
system.cpu09.dcache.overall_hits::total           704                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           27                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            4                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            5                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           31                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           31                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           31                       # number of overall misses
system.cpu09.dcache.overall_misses::total           31                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          500                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          500                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          735                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          735                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          735                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          735                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.054000                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.054000                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.017021                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.042177                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.042177                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.042177                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.042177                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          84355154                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        164756.160156                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst            5                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          507                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.009766                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.990234                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            4262                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           4262                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         2131                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          2131                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         2131                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           2131                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         2131                       # number of overall hits
system.cpu09.icache.overall_hits::total          2131                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         2131                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         2131                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         2131                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         2131                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         2131                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         2131                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             1320061000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         1320837500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu10.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   19                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               6                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         382.382636                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             47831                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             386                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          123.914508                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   382.382636                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.746841                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.746841                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1583                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1583                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          478                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           478                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          231                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           15                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            4                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          709                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            709                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          709                       # number of overall hits
system.cpu10.dcache.overall_hits::total           709                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           34                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            4                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           38                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           38                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           38                       # number of overall misses
system.cpu10.dcache.overall_misses::total           38                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          747                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          747                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          747                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          747                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.066406                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.066406                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.017021                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.050870                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050870                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.050870                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050870                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu10.dcache.writebacks::total               1                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                492                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         100262245                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        203785.050813                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst           91                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          401                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.177734                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.783203                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.960938                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            4322                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           4322                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         2161                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          2161                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         2161                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           2161                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         2161                       # number of overall hits
system.cpu10.icache.overall_hits::total          2161                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         2161                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         2161                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         2161                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         2161                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         2161                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         2161                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             1320103500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         1320880000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu11.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   19                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               4                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         361.366407                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             37785                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             362                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          104.378453                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   361.366407                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.705794                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.705794                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1608                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1608                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          491                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           491                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          231                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           16                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          722                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            722                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          722                       # number of overall hits
system.cpu11.dcache.overall_hits::total           722                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           33                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            4                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           37                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           37                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           37                       # number of overall misses
system.cpu11.dcache.overall_misses::total           37                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          524                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          524                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          759                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          759                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          759                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          759                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.062977                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.062977                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.017021                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.048748                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.048748                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.048748                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.048748                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu11.dcache.writebacks::total               1                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                502                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         104133678                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             502                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        207437.605578                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst           59                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          443                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.115234                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.865234                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            4382                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           4382                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         2191                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          2191                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         2191                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           2191                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         2191                       # number of overall hits
system.cpu11.icache.overall_hits::total          2191                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         2191                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         2191                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         2191                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         2191                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         2191                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         2191                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             1320146000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         1320922500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu12.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   19                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               7                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         375.895200                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            171162                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             377                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          454.010610                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   375.895200                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.734170                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.734170                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1639                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1639                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          498                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           498                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          231                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           17                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          729                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            729                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          729                       # number of overall hits
system.cpu12.dcache.overall_hits::total           729                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           38                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            4                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           42                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           42                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           42                       # number of overall misses
system.cpu12.dcache.overall_misses::total           42                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          536                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          536                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          771                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          771                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          771                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          771                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.070896                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.070896                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.017021                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.054475                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.054475                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.054475                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.054475                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu12.dcache.writebacks::total               3                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                502                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         103508013                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             502                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        206191.260956                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst           59                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          443                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.115234                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.865234                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            4442                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           4442                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         2221                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          2221                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         2221                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           2221                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         2221                       # number of overall hits
system.cpu12.icache.overall_hits::total          2221                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         2221                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         2221                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         2221                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         2221                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         2221                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         2221                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             1320188500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         1320965000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu13.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   19                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               2                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         382.150478                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             54155                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             382                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          141.767016                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   382.150478                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.746388                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.746388                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1666                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1666                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          509                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           509                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          229                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           18                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          738                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            738                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          738                       # number of overall hits
system.cpu13.dcache.overall_hits::total           738                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           39                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            6                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           45                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           45                       # number of overall misses
system.cpu13.dcache.overall_misses::total           45                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          548                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          548                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          783                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          783                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          783                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          783                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.071168                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.071168                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.025532                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.057471                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.057471                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.057471                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.057471                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                500                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         103688558                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             500                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        207377.116000                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst           67                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          433                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.130859                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.845703                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.976562                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            4502                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           4502                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         2251                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          2251                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         2251                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           2251                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         2251                       # number of overall hits
system.cpu13.icache.overall_hits::total          2251                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         2251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         2251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         2251                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         2251                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         2251                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         2251                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             1320231000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                563000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         1321007500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu14.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   19                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               6                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         378.301719                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             36700                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             381                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           96.325459                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   378.301719                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.738871                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.738871                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1698                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1698                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          515                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           515                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          231                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           19                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            4                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          746                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            746                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          746                       # number of overall hits
system.cpu14.dcache.overall_hits::total           746                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           45                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           49                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           49                       # number of overall misses
system.cpu14.dcache.overall_misses::total           49                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          560                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          560                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          795                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          795                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          795                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          795                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.080357                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.080357                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.061635                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061635                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.061635                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061635                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu14.dcache.writebacks::total               1                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                502                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         105462567                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             502                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        210084.794821                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst           54                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          448                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.105469                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.875000                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            4562                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           4562                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         2281                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          2281                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         2281                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           2281                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         2281                       # number of overall hits
system.cpu14.icache.overall_hits::total          2281                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         2281                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         2281                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         2281                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         2281                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         2281                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         2281                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     10.53%     42.11% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    11     57.89%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             1320305500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                526000      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         1321075500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.454545                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.684211                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu15.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   19                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               5                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         400.753136                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             23529                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           58.529851                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   400.753136                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.782721                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.782721                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            1256                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           1256                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          376                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           376                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          215                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          215                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            6                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          591                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            591                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          591                       # number of overall hits
system.cpu15.dcache.overall_hits::total           591                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            6                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           10                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           16                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           16                       # number of overall misses
system.cpu15.dcache.overall_misses::total           16                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          382                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          382                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          225                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          225                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          607                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          607                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          607                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          607                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.015707                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.015707                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.044444                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.044444                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.026359                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.026359                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.026359                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026359                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu15.dcache.writebacks::total               1                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               3                       # number of replacements
system.cpu15.icache.tags.tagsinuse                504                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         121547713                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             507                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        239739.078895                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst           49                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          455                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.095703                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.888672                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.984375                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            3513                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           3513                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         1752                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1752                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         1752                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1752                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         1752                       # number of overall hits
system.cpu15.icache.overall_hits::total          1752                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst            3                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst            3                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst            3                       # number of overall misses
system.cpu15.icache.overall_misses::total            3                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         1755                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1755                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         1755                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1755                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         1755                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1755                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.001709                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001709                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.001709                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001709                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.001709                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001709                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks            3                       # number of writebacks
system.cpu15.icache.writebacks::total               3                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 422                       # Transaction distribution
system.iobus.trans_dist::WriteResp                422                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1948                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2612                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2612                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         72042                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        32991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         7544                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           12892                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        11513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1379                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              26283                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                406                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               406                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        15587                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         7593                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             7654                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              257                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            121                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             378                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             10339                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            10339                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          10637                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         15094                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          292                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2085                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        13357                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        30025                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3163                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         6441                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        12029                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        37970                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           78                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           69                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 105646                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         7346                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       553472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1049690                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       120256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       214176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       481216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1350920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         1552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         1552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3794484                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            42355                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            115310                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.466456                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.392211                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   92765     80.45%     80.45% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   15560     13.49%     93.94% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1089      0.94%     94.89% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     363      0.31%     95.20% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     207      0.18%     95.38% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     928      0.80%     96.19% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1400      1.21%     97.40% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    2892      2.51%     99.91% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     106      0.09%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              115310                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests           399                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests          227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1067                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          766                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                271                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 16                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                16                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           11                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               10                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               31                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             42                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              73                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 9                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                9                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq              3                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           268                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          119                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           54                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    760                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side         2384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         1936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         2704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   18816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            42893                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             43228                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.152933                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.008809                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   41885     96.89%     96.89% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     362      0.84%     97.73% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     108      0.25%     97.98% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      72      0.17%     98.15% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      57      0.13%     98.28% # Request fanout histogram
system.l2bus1.snoop_fanout::5                      64      0.15%     98.43% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      47      0.11%     98.54% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      77      0.18%     98.71% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     556      1.29%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               43228                       # Request fanout histogram
system.l2cache0.tags.replacements               22426                       # number of replacements
system.l2cache0.tags.tagsinuse            4008.457918                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 58327                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               26475                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.203097                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1065.017370                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    23.400892                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     6.398138                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst  1127.388471                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1097.527642                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    85.799311                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    65.912182                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   193.726360                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   334.272350                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.633731                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     8.380736                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     0.000737                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.260014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.005713                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.001562                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.275241                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.267951                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.020947                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.016092                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.047296                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.081609                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000155                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.002046                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978627                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4049                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1006                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2936                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              566242                       # Number of tag accesses
system.l2cache0.tags.data_accesses             566242                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        15587                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        15587                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         7593                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         7593                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              9                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            4                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data          709                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           51                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          473                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1233                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           64                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst         1997                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          751                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         2800                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            8                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         5620                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           18                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         3035                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          815                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         2674                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            8                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6558                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           64                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           18                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst         1997                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         3744                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          751                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          866                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         2800                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         3147                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            8                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            8                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              13411                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           64                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           18                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst         1997                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         3744                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          751                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          866                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         2800                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         3147                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            8                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            8                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            2                       # number of overall hits
system.l2cache0.overall_hits::total             13411                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          139                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          179                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data            7                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           11                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           31                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data           10                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         2145                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          550                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6384                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          9093                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           60                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         2712                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          533                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1710                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5017                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           13                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         4061                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          727                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3267                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         8072                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           60                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           23                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         2712                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         6206                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          533                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1277                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1710                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         9651                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            5                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            22182                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           60                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           23                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         2712                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         6206                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          533                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1277                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1710                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         9651                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            5                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.l2cache0.overall_misses::total           22182                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        15587                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        15587                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         7593                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         7593                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          188                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         2854                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          601                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6857                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        10326                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          124                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst         4709                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1284                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         4510                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst           10                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        10637                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data         7096                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         1542                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         5941                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        14630                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          124                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           41                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst         4709                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data         9950                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1284                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         2143                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         4510                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        12798                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst           10                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data           13                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          35593                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          124                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           41                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst         4709                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data         9950                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1284                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         2143                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         4510                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        12798                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst           10                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data           13                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         35593                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.985816                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.952128                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.885714                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.751577                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.915141                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.931019                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.880593                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.483871                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.575918                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.415109                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.379157                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.200000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.471656                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.419355                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.572294                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.471466                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.549907                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.551743                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.483871                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.560976                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.575918                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.623719                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.415109                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.595894                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.379157                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.754102                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.200000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.384615                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.200000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.623212                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.483871                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.560976                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.575918                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.623719                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.415109                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.595894                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.379157                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.754102                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.200000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.384615                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.200000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.623212                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           7771                       # number of writebacks
system.l2cache0.writebacks::total                7771                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3596.998688                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 15923                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3579                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                4.449008                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   311.418533                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst           24                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   374.859844                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst           15                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   291.817678                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   352.079917                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst           75                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   316.153760                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   373.634508                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst          250                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   478.732600                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   285.867189                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst           68                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   380.434659                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.076030                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.005859                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.091519                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.003662                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.071245                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.085957                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.018311                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.077186                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.091219                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.061035                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.116878                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.069792                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.016602                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.092880                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.878174                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3577                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3529                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.873291                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                2383                       # Number of tag accesses
system.l2cache1.tags.data_accesses               2383                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           11                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total            1                       # number of WritebackClean hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst            3                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total            3                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data            8                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           28                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            4                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          164                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.data            8                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data           24                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           28                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           24                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           24                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst            3                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                167                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.data            8                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data           24                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           28                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           24                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           24                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst            3                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            4                       # number of overall hits
system.l2cache1.overall_hits::total               167                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           31                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           29                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             9                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data           25                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               43                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data           25                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            5                       # number of overall misses
system.l2cache1.overall_misses::total              43                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           31                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data           33                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data           26                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           26                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           26                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           29                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            9                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            210                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data           33                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data           26                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           26                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           26                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           29                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            9                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           210                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.040000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.034483                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.040000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.037037                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.040000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.071429                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.171717                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.757576                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.076923                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.066667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.076923                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.071429                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.076923                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.103448                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.555556                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.204762                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.757576                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.076923                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.066667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.076923                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.071429                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.076923                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.103448                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.555556                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.204762                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             13672                       # Transaction distribution
system.membus0.trans_dist::WriteReq               422                       # Transaction distribution
system.membus0.trans_dist::WriteResp              422                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         7771                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           11213                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             277                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           148                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            264                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             9100                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9087                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        13120                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30247                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        33689                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1916                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        65852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          164                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           32                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          196                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 66048                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       851648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2484                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1919092                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1921204                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           19787                       # Total snoops (count)
system.membus0.snoop_fanout::samples            62755                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.315242                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.464616                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  42972     68.48%     68.48% # Request fanout histogram
system.membus0.snoop_fanout::3                  19783     31.52%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              62755                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              5002                       # Transaction distribution
system.membus1.trans_dist::WriteReq                16                       # Transaction distribution
system.membus1.trans_dist::WriteResp               16                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         5016                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5074                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             226                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            72                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            206                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             6619                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            6607                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         5002                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          256                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        33600                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        33600                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 33856                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1061248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1064128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           20993                       # Total snoops (count)
system.membus1.snoop_fanout::samples            42948                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.486868                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499833                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  22038     51.31%     51.31% # Request fanout histogram
system.membus1.snoop_fanout::2                  20910     48.69%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              42948                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9885                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.756736                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          134                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9901                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.013534                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.324181                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000860                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.353166                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     2.242108                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.034969                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.280778                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.021952                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.313379                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.185344                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.707761                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000054                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.022073                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.140132                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.002186                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.017549                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.001372                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.082086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.011584                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.984796                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       191590                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       191590                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         5058                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         5058                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            6                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            8                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           10                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            8                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           10                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          132                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          144                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         1896                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data           32                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         4670                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6602                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          478                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         2387                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          555                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1518                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4970                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          478                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         4283                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          587                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         6188                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        11572                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          478                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         4283                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          587                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         6188                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        11572                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         5058                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         5058                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          132                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         1897                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data           32                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         4676                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6609                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         2388                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          555                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1520                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4973                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          478                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         4285                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          587                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         6196                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        11582                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          478                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         4285                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          587                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         6196                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        11582                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999473                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.998717                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998941                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999581                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998684                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999397                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999533                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998709                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999137                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999533                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998709                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999137                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         5035                       # number of writebacks
system.numa_caches_downward0.writebacks::total         5035                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            0                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.001750                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.384615                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst            9                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     2.001737                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.562500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.125109                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.812609                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          663                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          663                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           23                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           25                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data           22                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data           22                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           31                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data           22                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           31                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data           22                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           31                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data           22                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           31                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            0                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.001750                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.384615                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst            9                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     2.001737                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.562500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.125109                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.812609                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          663                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          663                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           23                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           25                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data           22                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           31                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data           22                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           31                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data           22                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           31                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           31                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data           22                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           31                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data           22                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           31                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9862                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.623337                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          128                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9878                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.012958                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.112230                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000834                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.395672                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     2.277764                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.030214                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.296958                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.020972                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.342917                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.145776                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.694514                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000052                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.024730                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.142360                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.001888                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.018560                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.001311                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.083932                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.009111                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.976459                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       191281                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       191281                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         5035                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         5035                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            6                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          132                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          144                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         1895                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data           32                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         4667                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         6598                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          478                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         2387                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          555                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1516                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4968                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          478                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         4282                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          587                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         6183                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        11566                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          478                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         4282                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          587                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         6183                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        11566                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         5035                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         5035                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          132                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         1896                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data           32                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         4670                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         6602                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         2387                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          555                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1518                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          478                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         4283                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          587                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         6188                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        11572                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          478                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         4283                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          587                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         6188                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        11572                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999473                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999358                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999394                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.998682                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999598                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999767                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999192                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999767                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999192                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         5016                       # number of writebacks
system.numa_caches_upward1.writebacks::total         5016                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              24991                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             14431                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              39422                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             13753                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         13753                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                2640436                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            126731                       # Number of instructions committed
system.switch_cpus00.committedOps              126731                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       121748                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             11572                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         8553                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             121748                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       154725                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        94237                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               39608                       # number of memory refs
system.switch_cpus00.num_load_insts             25175                       # Number of load instructions
system.switch_cpus00.num_store_insts            14433                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     2435728.211309                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     204707.788691                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.077528                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.922472                       # Percentage of idle cycles
system.switch_cpus00.Branches                   21777                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          571      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           80800     63.76%     64.21% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             99      0.08%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          27240     21.49%     85.78% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         14435     11.39%     97.17% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         3586      2.83%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           126731                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                438                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               247                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                685                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               301                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                2640997                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              1951                       # Number of instructions committed
system.switch_cpus01.committedOps                1951                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         1858                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          156                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               1858                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2482                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1442                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 687                       # number of memory refs
system.switch_cpus01.num_load_insts               438                       # Number of load instructions
system.switch_cpus01.num_store_insts              249                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     2637848.024261                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      3148.975739                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001192                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998808                       # Percentage of idle cycles
system.switch_cpus01.Branches                     276                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           11      0.56%      0.56% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1135     58.18%     58.74% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.26%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            457     23.42%     82.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           249     12.76%     95.18% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           94      4.82%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             1951                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             188598                       # DTB read hits
system.switch_cpus02.dtb.read_misses              221                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          18813                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            104205                       # DTB write hits
system.switch_cpus02.dtb.write_misses              22                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         10574                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             292803                       # DTB hits
system.switch_cpus02.dtb.data_misses              243                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses          29387                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            119283                       # ITB hits
system.switch_cpus02.itb.fetch_misses             229                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        119512                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                1224608                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           1088197                       # Number of instructions committed
system.switch_cpus02.committedOps             1088197                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      1064559                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses          760                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             25734                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       107732                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            1064559                       # number of integer instructions
system.switch_cpus02.num_fp_insts                 760                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1490773                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       845378                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              293318                       # number of memory refs
system.switch_cpus02.num_load_insts            189019                       # Number of load instructions
system.switch_cpus02.num_store_insts           104299                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     408989.806998                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     815618.193002                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.666024                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.333976                       # Percentage of idle cycles
system.switch_cpus02.Branches                  141332                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass         6126      0.56%      0.56% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          763155     70.11%     70.68% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           3481      0.32%     71.00% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     71.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           112      0.01%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             2      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            15      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     71.01% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         195214     17.94%     88.94% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        104586      9.61%     98.55% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        15759      1.45%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          1088452                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              25320                       # DTB read hits
system.switch_cpus03.dtb.read_misses              329                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             14018                       # DTB write hits
system.switch_cpus03.dtb.write_misses              35                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              39338                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             23364                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         23489                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                2641207                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            142416                       # Number of instructions committed
system.switch_cpus03.committedOps              142416                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       136986                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2925                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        17892                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             136986                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       181461                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       103789                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               40449                       # number of memory refs
system.switch_cpus03.num_load_insts             26209                       # Number of load instructions
system.switch_cpus03.num_store_insts            14240                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     2410269.675059                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     230937.324941                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.087436                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.912564                       # Percentage of idle cycles
system.switch_cpus03.Branches                   21927                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2850      2.00%      2.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           91879     64.34%     66.34% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            106      0.07%     66.41% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     66.41% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.02%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          27259     19.09%     85.52% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         14249      9.98%     95.50% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         6431      4.50%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           142801                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              83700                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             88236                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             171936                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            162018                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        162170                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                3051071                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            455639                       # Number of instructions committed
system.switch_cpus04.committedOps              455639                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       438616                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              8697                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        48436                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             438616                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       630074                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       297665                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              173062                       # number of memory refs
system.switch_cpus04.num_load_insts             84539                       # Number of load instructions
system.switch_cpus04.num_store_insts            88523                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     2199413.941840                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     851657.058160                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.279134                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.720866                       # Percentage of idle cycles
system.switch_cpus04.Branches                   60035                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9721      2.13%      2.13% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          260080     57.02%     59.15% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            512      0.11%     59.26% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.26%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          86801     19.03%     78.60% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         88602     19.43%     98.03% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9006      1.97%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           456121                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                464                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               249                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                713                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               301                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                2637111                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              2011                       # Number of instructions committed
system.switch_cpus05.committedOps                2011                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         1916                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          184                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               1916                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2542                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1472                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 715                       # number of memory refs
system.switch_cpus05.num_load_insts               464                       # Number of load instructions
system.switch_cpus05.num_store_insts              251                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     2633869.859074                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      3241.140926                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001229                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998771                       # Percentage of idle cycles
system.switch_cpus05.Branches                     306                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           11      0.55%      0.55% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1167     58.03%     58.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.25%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            483     24.02%     82.84% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           251     12.48%     95.33% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess           94      4.67%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             2011                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                477                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               250                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                727                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                2641337                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              2041                       # Number of instructions committed
system.switch_cpus06.committedOps                2041                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1945                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          198                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1945                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2572                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1487                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 729                       # number of memory refs
system.switch_cpus06.num_load_insts               477                       # Number of load instructions
system.switch_cpus06.num_store_insts              252                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     2638042.188232                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      3294.811768                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001247                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998753                       # Percentage of idle cycles
system.switch_cpus06.Branches                     321                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass           11      0.54%      0.54% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1183     57.96%     58.50% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.24%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            496     24.30%     83.05% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           252     12.35%     95.39% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.61%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             2041                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                490                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               251                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                741                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               301                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                2641422                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              2071                       # Number of instructions committed
system.switch_cpus07.committedOps                2071                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         1974                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          212                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               1974                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2602                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1502                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 743                       # number of memory refs
system.switch_cpus07.num_load_insts               490                       # Number of load instructions
system.switch_cpus07.num_store_insts              253                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     2638078.603766                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      3343.396234                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001266                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998734                       # Percentage of idle cycles
system.switch_cpus07.Branches                     336                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           11      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1199     57.89%     58.43% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.24%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            509     24.58%     83.24% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           253     12.22%     95.46% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           94      4.54%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             2071                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                503                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               252                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                755                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               301                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                2641507                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              2101                       # Number of instructions committed
system.switch_cpus08.committedOps                2101                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         2003                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          226                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               2003                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         2632                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         1517                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 757                       # number of memory refs
system.switch_cpus08.num_load_insts               503                       # Number of load instructions
system.switch_cpus08.num_store_insts              254                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     2638115.016179                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      3391.983821                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001284                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998716                       # Percentage of idle cycles
system.switch_cpus08.Branches                     351                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass           11      0.52%      0.52% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            1215     57.83%     58.35% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              5      0.24%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            522     24.85%     83.44% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           254     12.09%     95.53% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           94      4.47%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             2101                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                516                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               253                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                769                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               301                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                2641592                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              2131                       # Number of instructions committed
system.switch_cpus09.committedOps                2131                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         2032                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          240                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               2032                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         2662                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         1532                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 771                       # number of memory refs
system.switch_cpus09.num_load_insts               516                       # Number of load instructions
system.switch_cpus09.num_store_insts              255                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     2638151.425472                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      3440.574528                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001302                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998698                       # Percentage of idle cycles
system.switch_cpus09.Branches                     366                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           11      0.52%      0.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            1231     57.77%     58.28% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              5      0.23%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            535     25.11%     83.62% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           255     11.97%     95.59% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           94      4.41%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             2131                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                529                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               254                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                783                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               301                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                2641677                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              2161                       # Number of instructions committed
system.switch_cpus10.committedOps                2161                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         2061                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          254                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               2061                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2692                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1547                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 785                       # number of memory refs
system.switch_cpus10.num_load_insts               529                       # Number of load instructions
system.switch_cpus10.num_store_insts              256                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     2638187.831645                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      3489.168355                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001321                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998679                       # Percentage of idle cycles
system.switch_cpus10.Branches                     381                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           11      0.51%      0.51% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1247     57.70%     58.21% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.23%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            548     25.36%     83.80% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           256     11.85%     95.65% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           94      4.35%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             2161                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                542                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               255                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                797                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               301                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                2641762                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              2191                       # Number of instructions committed
system.switch_cpus11.committedOps                2191                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         2090                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          268                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               2090                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2722                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1562                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 799                       # number of memory refs
system.switch_cpus11.num_load_insts               542                       # Number of load instructions
system.switch_cpus11.num_store_insts              257                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     2638224.234698                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      3537.765302                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001339                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998661                       # Percentage of idle cycles
system.switch_cpus11.Branches                     396                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1263     57.64%     58.15% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.23%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            561     25.60%     83.98% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           257     11.73%     95.71% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           94      4.29%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             2191                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                555                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               256                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                811                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               301                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                2641847                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              2221                       # Number of instructions committed
system.switch_cpus12.committedOps                2221                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         2119                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          282                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               2119                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2752                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1577                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 813                       # number of memory refs
system.switch_cpus12.num_load_insts               555                       # Number of load instructions
system.switch_cpus12.num_store_insts              258                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     2638260.634632                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      3586.365368                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001358                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998642                       # Percentage of idle cycles
system.switch_cpus12.Branches                     411                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1279     57.59%     58.08% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.23%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            574     25.84%     84.15% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           258     11.62%     95.77% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           94      4.23%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             2221                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                568                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               257                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                825                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               301                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                2641932                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              2251                       # Number of instructions committed
system.switch_cpus13.committedOps                2251                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         2148                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          296                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               2148                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2782                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1592                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 827                       # number of memory refs
system.switch_cpus13.num_load_insts               568                       # Number of load instructions
system.switch_cpus13.num_store_insts              259                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     2638297.031445                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      3634.968555                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001376                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998624                       # Percentage of idle cycles
system.switch_cpus13.Branches                     426                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           11      0.49%      0.49% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1295     57.53%     58.02% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.22%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            587     26.08%     84.32% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           259     11.51%     95.82% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           94      4.18%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             2251                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                581                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               258                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                839                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               301                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                2642017                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              2281                       # Number of instructions committed
system.switch_cpus14.committedOps                2281                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         2177                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          310                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               2177                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2812                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1607                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 841                       # number of memory refs
system.switch_cpus14.num_load_insts               581                       # Number of load instructions
system.switch_cpus14.num_store_insts              260                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     2638333.425138                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      3683.574862                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001394                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998606                       # Percentage of idle cycles
system.switch_cpus14.Branches                     441                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1311     57.47%     57.96% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.22%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            600     26.30%     84.48% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           260     11.40%     95.88% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           94      4.12%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             2281                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                390                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               235                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                625                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               301                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                2642153                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              1755                       # Number of instructions committed
system.switch_cpus15.committedOps                1755                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         1668                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                72                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          118                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               1668                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         2255                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         1304                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 627                       # number of memory refs
system.switch_cpus15.num_load_insts               390                       # Number of load instructions
system.switch_cpus15.num_store_insts              237                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     2639319.459356                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      2833.540644                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001072                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998928                       # Percentage of idle cycles
system.switch_cpus15.Branches                     227                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            9      0.51%      0.51% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1002     57.09%     57.61% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              5      0.28%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     57.89% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            407     23.19%     81.08% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           238     13.56%     94.64% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           94      5.36%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             1755                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5001                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             16                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            16                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5035                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5082                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          218                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           61                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          194                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          6614                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         6602                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5001                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        33644                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        33644                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          196                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              33840                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1062848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1062848                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         2112                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         2112                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1064960                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        30895                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         52835                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.583098                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.493051                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               22027     41.69%     41.69% # Request fanout histogram
system.system_bus.snoop_fanout::2               30808     58.31%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           52835                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
