[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IMX327LQR-C production of SONY CORP. from the text: \n1 \n Diagonal 6. 46 mm (Type 1/ 2.8) CMOS Solid -state Image Sensor with Square Pixel for  \nColor Cameras  \nTentative  IMX327LQR -C \n \n Description  \nThe IMX327LQR -C is a diagonal 6. 46 mm (Type 1/ 2.8) CMOS active pixel type solid- state image sensor with a  \nsquare pixel array and 2.13 M effective pixels. This chip operates with analog 2.9  V, digital 1.2 V, and interface 1.8 V  \ntriple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved \nthrough the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.  \n(Applications: Surveillance cameras, FA cameras, Industrial cameras ) \n \nFeatures  \n◆ CMOS active pixel type dots  \n◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit  \n◆ Input frequency:  74.25 MHz /  37.125 MHz \n◆ Number of recommended recording pixels:  1920 (H) × 1080 (V) approx. 2.07M pixel  \n◆ Readout mode  \nAll-pixel scan mode  \n720p-HD readout mode  \nWindow cropping mode  \nVertical / Horizontal direction- normal / inverted readout mode  \n◆ Readout rate  \nMaximum frame rate in Full HD 1080p  mode : 60 frame  / s \n◆ Wide dynamic range (WDR) function  \nMultiple exposure WDR  \nDigital overlap WDR  \n◆ Variable-speed shutter function (resolution 1H units)  \n◆ 10-bit / 12- bit A/D converter  \n◆ Conversion gain switching (HCG  Mode / LC G Mode)  \n◆ CDS  / PGA function  \n0 dB to 27 dB: Analog Gain 27 dB (step pitch 0. 3 dB) \n27.3 dB to 69 dB: Analog Gain 27 dB  + Digital Gain 0. 3 to 42 dB (step pitch 0. 3 dB) \n◆ Supports I/O switching  \nLow voltage LVDS (150 m Vp- p) serial ( 2 ch / 4 ch  switching ) DDR output  \nCSI-2 serial data output (  2 Lane / 4 Lane, RAW10 / RAW12 output)  \n◆ Recommended exit pupil distance: –30 mm to –∞ \n  \n \n \n \n   \nSony Semiconductor Solutions Corporation  reserves the right to change products and specifications without prior notice.  \nThis information does not convey any license by any implication or otherwise under any patents or other right.  \nApplication circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions  \nCorporation  cannot assume responsibility  for any problems arising out of the us e of these circuits.  \n\x00R\x00e\x00v\x000\x00.\x002\nIMX327LQR -C \n \n2 \n Device Structure  \n◆ CMOS image sensor  \n◆ Image size  \nType 1/2.8 \n◆ Total number of pixels  \n1945 (H) × 1109  (V) approx. 2.16 M pixels  \n◆ Number of effective pixels  \n1945 (H) × 1097 (V) approx. 2.13 M pixels  \n◆ Number of active pixels  \n1937 (H) × 1097 (V) approx. 2.12 M pixels  \n◆ Number of recommended recording pixels  \n1920 (H) × 1080 (V) approx. 2.07 M pixels  \n◆ Unit cell size  \n2.9 µm (H) × 2.9 µm (V) \n◆ Optical black  \nHorizontal (H) direction: F ront 0 pixels, rear 0 pixels  \nVertical (V) direction : Front 10  pixels, rear 0 pixels  \n◆ Dummy  \nHorizontal (H) direction: Front 0 pixels, rear 3 pixels  \nVertical (V) direction : Front 0 pixels, rear 0 pixels  \n◆ Substrate material  \nSilicon  \n  \nIMX327LQR -C \n \n3 \n Absolute Maximum Ratings  \nItem Symbol  Min. Max.  Unit Remarks  \nSupply voltage (analog 2.9 V) AVDD -0.3 3.3 V  \nSupply voltage (interface 1.8 V) OV DD -0.3 3.3 V  \nSupply voltage (digital 1.2 V) DVDD -0.3 2.0 V  \nInput voltage  VI -0.3 OV DD + 0.3  V Not exceed 3.3  V \nOutput voltage  VO -0.3 OV DD + 0.3  V Not exceed 3.3 V  \n \nApplication Conditions  \nItem Symbol  Min. Typ. Max.  Unit \nSupply voltage (analog 2.9 V) AVDD 2.80 2.90 3.00 V \nSupply voltage (Interface 1.8 V) OV DD 1.70 1.80 1.90 V \nSupply voltage (digital 1.2 V) DVDD 1.10 1.20 1.30 V \nPerformance guarantee temperature  Tspec  -10 ─ 60 ˚C \nOperating guarantee temperature  Topr -30 ─ 85 ˚C \nStorage guarantee temperature Tstg -40 ─ 85 ˚C \n  \nIMX327LQR -C \n \n4 \n USE RESTRICTION NOTICE  \n \n   This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the  \nimage sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions  \nCorporation  ("SSS") may,  at any time, modify this Notice which will be available to you in the latest  \nspecifications book for the  Products. You should abide by the latest version of this Notice. If a SSS  \nsubsidiary or distri butor has its  own use restriction notice on the Products, such a use restriction notice will \nadditionally apply between  you and the subsidiary or distributor. You should consult a sales representative of  \nthe subsidiary or  distributor of SSS on such a use restriction notice when you consider using the Products.  \n \n Use Restrictions  \n\uf06c The Products are intended for incorporation into such general electronic equipment as office products,  \ncommunication products, measurement products, and home electronics products i n accordance with  \nthe terms and conditions set forth in this specifications book and otherwise notified by SSS from time  \nto time.  \n\uf06c You should not use the Products for critical applications which may pose a life - or injury -threatening  \nrisk or are highly likely to cause significant property damage in the event of failure of the Products. You  \nshould consult your sales representative beforehand when you consider using the Products for such  \ncritical applications. In addition, you should not use  the Products in weapon or military equipment.  \n\uf06c SSS disclaims and does not assume any liability and damages arising out of misuse, improper use,  \nmodification, use of the Products for the above -mentioned critical applications, weapon and military  \nequipment, or any deviation from the requirements set forth in this specifications book.  \n \n Design for Safety  \n\uf06c SSS is making continuous efforts to further improve the quality and reliability of the Products; however,  \nfailure  of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care  \nto ensure the safe design of your products such as component redundancy, anti -conflagration features,  \nand features to prevent mis -operation in order to avoid  accidents resulting in injury or death, fire or  \nother social damage as a result of such failure.  \n \n Export Control  \n\uf06c If the Products are controlled items under the export control laws or regulations of various countries,  \napproval may be required for the expo rt of the Products under the said laws or regulations.  \nYou should be responsible for compliance with the said laws or regulations.  \n \n No License Implied  \n\uf06c The technical information shown in this specifications book is for your reference purposes only. The  \navailability of this specifications book shall not be construed as giving any indication that SSS and its  \nlicensors will license any intellectual property rights in such information by any implication or otherwise.  \nSSS will not assume responsibility for an y problems in connection with your use of such information or  \nfor any infringement of third -party rights due to the same. It is therefore your sole legal and financial  \nresponsibility to resolve any such problems and infringement.  \n \n Governing Law  \n\uf06c This Notic e shall be governed by and construed in accordance with the laws of Japan, without reference  \nto principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating  \nto this Notice shall be submitted to the exclusive j urisdiction of the Tokyo District Court in Japan as the  \ncourt of first instance.  \n \n Other Applicable Terms and Conditions  \n\uf06c The terms and conditions in the SSS additional specifications, which will be made available to you when  \nyou order the Products, shall a lso be applicable to your use of the Products as well as to this  \nspecifications book. You should review those terms and conditions when you consider purchasing  \nand/or using the Products.  \n \n \nGeneral -0.0.9 \nIMX327LQR -C \n \n5 \n Contents  \nDescription  ............................................................................................................................................................................. 1 \nFeatures  ................................................................................................................................................................................. 1 \nDevice Structure  ..................................................................................................................................................................... 2 \nAbsolute Maximum Ratings  .................................................................................................................................................... 3 \nApplication Conditions  ............................................................................................................................................................ 3 \nUSE RESTRICTION NOTICE  ................................................................................................................................................ 4 \nOptical Center  ........................................................................................................................................................................ 7 \nPixel Arrangem ent .................................................................................................................................................................. 8 \nBlock Diagram and Pin Configuration  ..................................................................................................................................... 9 \nPin Description  ...................................................................................................................................................................... 11 \nElectrical Characteristics  ...................................................................................................................................................... 14 \nDC Characteristics  ............................................................................................................................................................ 14 \nCurrent Consumption ........................................................................................................................................................ 15 \nAC Characteristics  ............................................................................................................................................................ 16 \nMaster Clock Waveform (INCK)  .................................................................................................................................... 16 \nXVS / XHS Input Characteristics In Slave Mode (XMASTER pin = High)  ..................................................................... 17 \nXVS / XHS Input Characteristics In Master Mode (XMASTER pin = Low)  .................................................................... 17 \nSerial Communication  ................................................................................................................................................... 18 \nDLCKP / DLCKM, DLOP / DLOM  .................................................................................................................................. 20 \nI/O Equivalent Circuit Diagram  ............................................................................................................................................. 21 \nSpectral Sensitivity Characteristics  ...................................................................................................................................... 22 \nImage Sensor Characteristics  .............................................................................................................................................. 23 \nZone Definition  .................................................................................................................................................................. 23 \nImage Sensor Characteristics Measurement Method........................................................................................................... 24 \nMeasurement Conditions  .................................................................................................................................................. 24 \nColor Coding of Physical Pixel Array  ................................................................................................................................ 24 \nDefinition of standard imaging conditions  ......................................................................................................................... 24 \nMeasurement Method ....................................................................................................................................................... 25 \nSetting Registers Using Serial Communication  .................................................................................................................... 26 \nDescription of Setting Registers (4-wire)  .......................................................................................................................... 26 \nRegister Communication Timing (4-wire)  .......................................................................................................................... 26 \nRegister Write and Read (4-wire)  ..................................................................................................................................... 27 \nDescription of Setting Registers (I2C) ............................................................................................................................... 28 \nRegister Communication Timing (I2C) ............................................................................................................................... 28 \nCommunication Protocol  ................................................................................................................................................... 29 \nRegister Write and Read (I2C) .......................................................................................................................................... 30 \nSingle Read from Random Location  ............................................................................................................................. 30 \nSingle Read from Current Location  ............................................................................................................................... 30 \nSequential Read Starting from Random Location  ......................................................................................................... 31 \nSequential Read Starting from Current Location  ........................................................................................................... 31 \nSingle Write to Random Location  .................................................................................................................................. 32 \nSequential Write Starting from Random Location  ......................................................................................................... 32 \nRegister Map ........................................................................................................................................................................ 33 \nReadout Drive mode  ............................................................................................................................................................ 48 \nSync code (Serial LVDS output)  ....................................................................................................................................... 50 \nSync Code Output Timing  ................................................................................................................................................. 50 \nImage Data Output Format (CSI -2 output)  ........................................................................................................................ 51 \nFrame Format  ............................................................................................................................................................... 51 \nFrame Structure  ............................................................................................................................................................ 51 \nEmbedded Data Line  .................................................................................................................................................... 52 \nImage Data Output Format  ............................................................................................................................................... 54 \nAll-pixel scan mode (Full HD 1080p)  ............................................................................................................................. 54 \nWindow Cropping Mode  ................................................................................................................................................ 59 \nHD720p mode  ............................................................................................................................................................... 66 \nDescription of Various Function ............................................................................................................................................ 71 \nStandby Mode................................................................................................................................................................... 71 \nSlave Mode and Master Mode .......................................................................................................................................... 72 \nGain Adjustment Function  ................................................................................................................................................. 74 \nIMX327LQR -C \n \n6 \n Black Level Adjustment Function  ...................................................................................................................................... 75 \nNormal Operation and Inverted Operation  ........................................................................................................................ 76 \nShutter and Integration Time Settings  ............................................................................................................................... 77 \nExample of Integration T ime Setting  ............................................................................................................................. 77 \nNormal Exposure Operation (Controlling the Integration Time in 1H Units)  ...................................................................... 78 \nLong Exposure Operation (Control by Expanding the Number of Lines per Frame)  ......................................................... 79 \nExample of Integration Time Settings  ............................................................................................................................... 80 \nSignal Output  .................................................................................................................................................................... 81 \nOutput Pin Settings  ....................................................................................................................................................... 81 \nCSI-2 output ...................................................................................................................................................................... 84 \nMIPI Transmitter  ............................................................................................................................................................... 86 \nOutput Pin B it Width Selection  ...................................................................................................................................... 87 \nNumber of Internal A/D Conversion Bits Setting  ............................................................................................................ 88 \nOutput Rate Setting  ....................................................................................................................................................... 89 \nOutput Signal Range  ..................................................................................................................................................... 89 \nINCK Setting  ..................................................................................................................................................................... 90 \nRegister Hold Setting  ........................................................................................................................................................ 90 \nSoftware Reset (Low voltage LVDS serial only)  ................................................................................................................ 91 \nMode Transitions  .............................................................................................................................................................. 92 \nPower -on and Power -off Sequence  ...................................................................................................................................... 93 \nPower -on sequence  .......................................................................................................................................................... 93 \nPower -off sequence  .......................................................................................................................................................... 94 \nSensor Setting Flow  .......................................................................................................................................................... 95 \nSetting Flow in Sensor Slave Mode  .............................................................................................................................. 95 \nSetting Flow in Sensor Master Mode  ............................................................................................................................ 96 \nPeripheral Circuit  .................................................................................................................................................................. 97 \nSpot Pixel  Specifications  ...................................................................................................................................................... 98 \nZone Definition  .................................................................................................................................................................. 98 \nNotice on White Pixels Specifications  .................................................................................................................................. 99 \nMeasurement Method for Spot Pixels  ................................................................................................................................ 100 \nSpot Pixel Pattern Specification ......................................................................................................................................... 101 \nMarking .............................................................................................................................................................................. 102 \nNotes On Handling  ............................................................................................................................................................. 103 \nPackage Outline  .................................................................................................................................................................  105 \nList of Trademark Logos and Definition Statements  ........................................................................................................... 106 \nRevision History  .................................................................................................................................................................  107 \n \n  \nIMX327LQR -C \n \n7 \n Optical Center  \n \n \nOptical Center  \n  Sensor\nscanning V\ndirection (normal )\nSensor\nscanning H\ndirection (normal )Package\noutline V\ndirection4.415 ± 0.075 mm6.058 ± 0.075 mmTop View\nPackage center\nOptical center\nA1-Pin P1-Pin\nA11-Pin P11-PinPackage\noutline H\ndirectionPackage reference (H, V)\n12.00 ± 0.10 mm9.30 ± 0.10 mm\nIMX327LQR -C \n \n8 \n Pixel Arrangement  \n \n \n* Reference pin number is consecutive numbering of package pin array.  \nSee the Pin Configuration for the number of each pin.  \n \nPixel Arrangement  (Top View)  \n  P1 pin A1 pin\nP11 pin A11 pinTop ViewReference pin\nOB side ignored area8\n210\nDummy\n3\nHorizontal scan direction (Normal)Vertical scan direction (Normal)\nVertical(V) direction effective OBTotal number of pixels: 1945(H)  × 1109( V) = 2.16 M \u3000\nNumber of effective pixels: 1945(H) × 1097(V) = 2.13 M\nNumber of  active pixels: 1937(H) × 1097(V) = 2.12 M\nNumber of recommended recording pixels:\n1920(H) × 1080(V)  = 2.07 MEffective margin for \ncolor processingEffective pixel side\nignored area\n4 4\nEffective pixel side\nignored areaGG\nBR\nGG\nBR\n8\nEffective margin for \ncolor processing\n9 19209 Effective margin for color processing\nEffective margin for color processingRecording Pixel area\nG\nGB\nRG\nGB\nR1080\nIMX327LQR -C \n \n9 \n Block Diagram and Pin Configuration  \n \n \nBlock Diagram  \n  \nDrive CircuitSensorPLL\nBiasSensor Control Unit12/10 Bit digital Output\nCDS /Column CircuitDigital Serial Output\nIMX327LQR -C \n \n10 \n  \n \n*The N.C. pin can be connected to GND.   \n \nPin Configuration (Bottom View)  \n  NCA B C D E F G H J K L M N\n1\n2\n3\n4\n5\n67\n89\n10\n11NC NC NC NC\nNC NC NC\nNC NC NC NC NC\nNC NC\nNC NC\nNC NC\nNC\nNC NC\nN.C.N.C.\nN.C.N.C.\nNC\nVDDLCN XMASTER XCE XVS XTRIG VSSLSCVDDHPX\nVDDHCPVSSHPX\nVSSHCP\nAnalog Power Supply (2.9V)\nDigital Power Supply (1.8V)\nDigital Power Supply (1.2V)Analog GND\nDigital GND\nDigital GND\nClock Data output (LVDS)\nData output (CSI-2)DLOMB DLCKM DLOMC (GND) DLOMA (GND) (GND)\nDLOPB DLCKP DLOPC (GND) DLOPA (GND) (GND)\n(GND)\nVSSLIF(GND)\nDMO3P(GND)\nDMO3N\nVSSLIF\nVSSLIFDMO2P\nDMO4PDMO2N\nDMO4NDMO1N\nDMCKNVSSMIF VSSMIF\n(GND)\n(GND)\nXHSVSSLSCVSSLSC\nVSSLIF\nVSSLIFVSSLIF\nVSSLIFDMO1P\nDMCKP\nVSSLCN XCLR SDI SDO SCK VSSLSC VSSLCN TAMONVSSMIF VSSMIF VSSMIF\n(GND) VSSLSC\nVRLFRVDDHAN\nVDDHPX\nVDDHANVSSHAN\nVRLST\nVSSHPX\nVSSHAN(GND )\n(GND)\n(GND)\n(GND)\n(GND)(GND)\n(GND)\n(GND)\nVSSLSC\n(GND)\nVBGR(GND)\n(GND)(GND)VDDMIF\nVSSMIF\nVSSLSC INCK\nVDDLCN(GND)\n(GND) (GND)NC\nNC\nNC\nNCVDDLSC\n(GND)\n(GND)\n(GND)\nVDDLSC\n(GND)NC\nNC(GND)\nVDDLSC\nVDDLIFVDDLIF\nVDDLSC\n(GND)\nTOUTDLOMD\nDLOPD\nOMODEP\nVLOADLM VSSHPX\nTENABLEVSSMIF\nIMX327LQR -C \n \n11 \n Pin Description  \n \nNo. Pin \nNo I/O Analog  \n/Digital  Symbol  Description  Remarks  \n1 A1 ― ― N.C. ― GND connectable  \n2 A3 O A VLOADLM  Reference pin   \n3 A4 Power  A VDDHAN  2.9 V power supply   \n4 A5 O A VRLFR Reference pin   \n5 A6 Power  A VDDHPX  2.9 V power supply   \n6 A7 Power  A VDDHCP  2.9 V power supply   \n7 A8 Power  A VDDHPX  2.9 V power supply   \n8 A9 Power  A VDDHAN  2.9 V power supply   \n9 A11 ― ― N.C. ― GND connectable  \n10 B3 GND  A VSSHPX 2.9 V GND   \n11 B4 GND  A VSSHAN  2.9 V GND   \n12 B5 O A VRLST  Reference pin   \n13 B6 GND  A VSSHPX 2.9 V GND   \n14 B7 GND  A VSSHCP 2.9 V GND   \n15 B8 GND  A VSSHPX 2.9 V GND   \n16 B9 GND  A VSSHAN  2.9 V GND   \n17 C1 ― ― N.C. ― GND connectable  \n18 C2 ― ― N.C. ― GND connectable  \n19 C3 GND  D VSSMIF  1.8 V GND   \n20 C4 ― ― N.C. ― GND connectable  \n21 C5 ― ― N.C. ― GND connectable  \n22 C6 ― ― N.C. ― GND connectable  \n23 C7 ― ― N.C. ― GND connectable  \n24 C8 ― ― N.C. ― GND connectable  \n25 C9 ― ― N.C. ― GND connectable  \n26 C10 O A TAMON  TEST output pin  OPEN  \n27 C11 O A VBGR  Reference pin   \n28 D1 ― ― N.C. ― GND connectable  \n29 D2 ― ― N.C. ― GND connectable  \n30 D3 GND  D VSSMIF  1.8 V GND   \n31 D4 GND  D VSSLSC  1.2 V GND   \n32 D5 ― ― N.C. ― GND connectable  \n33 D6 ― ― N.C. ― GND connectable  \n34 D7 ― ― N.C. ― GND connectable  \n35 D8 GND  D VSSLSC  1.2 V GND   \n36 D9 ― ― N.C. ― GND connectable  \n37 D10 GND  D VSSLCN  1.2 V GND   \n38 D11 Power  D VDDLCN 1.2 V power supply   \nIMX327LQR -C \n \n12 \n No. Pin \nNo I/O Analog  \n/Digital  Symbol  Description  Remarks  \n39 E1 O D DLOM A LVDS output  data \n40 E2 O D DLOP A LVDS output  data \n41 E3 GND  D VSSMIF  1.8 V GND   \n42 E4 Power  D VDDLSC 1.2 V power supply   \n43 E5 ― ― N.C. ― GND connectable  \n44 E6 ― ― N.C. ― GND connectable  \n45 E7 ― ― N.C. ― GND connectable  \n46 E8 Power  D VDDLSC 1.2 V power supply   \n47 E9 ― ― N.C. ― GND connectable  \n48 E10 GND  D VSSLSC  1.2 V GND   \n49 E11 I D TENABLE  TEST Enable  OPEN  \n50 F1 O D DLOM B LVDS output  data \n51 F2 O D DLOP B LVDS output  data \n52 F10 O D SDO  Communication output  4-wire: SDO pin  \nI2C: Open  \n53 F11 I D XMASTER  Master / Slave selection  High: Slave mode /  \nLow: Master mode  \n54 G1 O D DLCKM  LVDS output  clock  \n55 G2 O D DLCKP LVDS output  clock  \n56 G10 I D SCK Communication clock  4-wire: SCK pin  \nI2C: SCL pin  \n57 G11 I D XCE Communication enable 4-wire: XCE pin  \nI2C: Fixed to High  \n58 H1 O D DLOM C LVDS output  data \n59 H2 O D DLOP C LVDS output  data \n60 H10 I/O D SDI Communication input  4-wire: SDI pin  \nI2C: SDA pin  \n61 H11 I/O D XVS Vertical sync signal   \n62 J1 O D DLOM D LVDS output  data \n63 J2 O D DLOP D LVDS output  data \n64 J10 I D OMODE  Serial output interface \nselection  High: LVDS / Low: CSI -2 \n65 J11 O D TOUT  TEST output pin  OPEN  \n66 K1 ― ― N.C. ― GND connectable  \n67 K2 ― ― N.C. ― GND connectable  \n68 K3 GND  D VSSMIF  1.8 V GND   \n69 K4 ― ― N.C. ― GND connectable  \n70 K5 Power  D VDDLSC 1.2 V power supply   \n71 K6 Power  D VDDLIF  1.2 V power supply   \n72 K7 Power  D VDDLIF  1.2 V power supply   \n73 K8 Power  D VDDLSC 1.2 V power supply   \n74 K9 ― ― N.C. ― GND connectable  \n75 K10 I D XCLR  System clear  High: Normal  / Low: Clear  \n76 K11 I D XTRIG  Trigger mode input  OPEN  \n77 L1 ― ― N.C. ― GND connectable  \n78 L2 ― ― N.C. ― GND connectable  \nIMX327LQR -C \n \n13 \n No. Pin \nNo I/O Analog  \n/Digital  Symbol  Description  Remarks  \n79 L3 GND  D VSSMIF  1.8 V GND   \n80 L4 ― ― N.C. ― GND connectable  \n81 L5 GND  D VSSLSC  1.2 V GND   \n82 L6 GND  D VSSLIF  1.2 V GND   \n83 L7 GND  D VSSLIF  1.2 V GND   \n84 L8 GND  D VSSLSC  1.2 V GND   \n85 L9 ― ― N.C. ― GND connectable  \n86 L10 I/O D XHS Horizontal sync signal   \n87 L11 GND  D VSSLSC  1.2 V GND   \n88 M1 Power  D VDDMIF  1.8 V power supply   \n89 M2 GND  D VSSMIF  1.8 V GND   \n90 M3 GND  D VSSMIF  1.8 V GND   \n91 M4 ― ― N.C. ― GND connectable  \n92 M5 GND  D VSSLIF  1.2 V GND   \n93 M6 GND  D VSSLIF  1.2 V GND   \n94 M7 GND  D VSSLIF  1.2 V GND   \n95 M8 GND  D VSSLIF  1.2 V GND   \n96 M9 GND  D VSSLIF  1.2 V GND   \n97 M10 GND  D VSSLCN  1.2 V GND   \n98 M11 Power  D VDDLCN 1.2 V power supply   \n99 N3 GND  D VSSLSC  1.2 V GND   \n100 N4 ― ― N.C. ― GND connectable  \n101 N5 O D DMO 3P CSI-2 output  data \n102 N6 O D DMO 1P CSI-2 output  data \n103 N7 O D DMCKP  CSI-2 output  clock  \n104 N8 O D DMO 2P CSI-2 output  data \n105 N9 O D DMO 4P CSI-2 output  data \n106 P1 ― ― N.C. ― GND connectable  \n107 P3 I D INCK  Master clock input   \n108 P4 ― ― N.C. ― GND connectable  \n109 P5 O D DMO 3N CSI-2 output  data \n110 P6 O D DMO 1N CSI-2 output  data \n111 P7 O D DMCK N CSI-2 output  clock  \n112 P8 O D DMO 2N CSI-2 output  data \n113 P9 O D DMO 4N CSI-2 output  data \n114 P11 ― ― N.C. ― GND connectable  \n \n  \nIMX327LQR -C \n \n14 \n Electrical Characteristics \nDC Characteristics  \nItem Pins Symbol  Condition  Min. Typ. Max.  Unit \nSupply \nvoltage  analog  VDDHx  AVDD  2.80 2.90 3.00 V \nInterface  VDDMx  OV DD  1.70 1.80 1.90 V \ndigital  VDDLx  DVDD  1.10 1.20 1.30 V \nDigital input voltage  XHS \nXVS \nXCLR  \nINCK  \nXMASTER  \nOMODE  \nSCK \nSDI \nXCE \nXTRIG  VIH \nXVS / XHS \nSlave Mode 0.8O VDD ― ― V \nVIL — ― 0.2O VDD V \nDigital output voltage  DLOP [A:D] \nDLOM \n[A:D] \nDLCKP \nDLCKM  VCM  Low voltage LVDS  ― OV DD/2 ― V \nVOD  Low voltage LVDS  \n(Termination \nresistance : 100 Ω) 100 150 220 mV \nXHS \nXVS \nSDO  \nTOUT  VOH  XVS / XHS \nMaster Mode \n OV DD-0.4 ― ― V \nVOL ― ― 0.4 V \n \n \n  VODDLOM *\nDLCKMDLOP *\nDLCKP\nVCMLVDS\noutput\nIMX327LQR -C \n \n15 \n Current Consumption  \nItem pin Symbol  Typ. Max.  \nUnit Standard  \nluminous  \nintensity  Saturated  \nluminous  \nintensity  Standard  \nluminous  \nintensity  Saturated  \nluminous  \nintensity  \nOperating current  \nMIPI CSI-2 / 4 Lane  \n12 bit, 60 frame/s  \nFull HD 1080p mode  VDDH  IAV DD TBD  TBD  TBD  TBD  mA \nVDDM  IOV DD TBD  TBD  TBD  TBD  mA \nVDDL  IDV DD TBD  TBD  TBD  TBD  mA \nStandby current  VDDH  IAV DD_STB  TBD TBD  mA \nVDDM  IOV DD_STB  TBD TBD  mA \nVDDL  IDV DD_STB  TBD TBD  mA \n \nOperating current :  (Typ. ) Supply voltage  2.90 V / 1.8 V / 1.2 V , Tj = 25 ˚C  \n(Max. ) Supply voltage 3.00 V / 1.9 V / 1.3 V , Tj = 60 ˚C , worst state of internal circuit \noperating current  consumption,  \nStandby :  (Max. ) Supply voltage 3.00 V / 1.9 V / 1.3 V , Tj = 60 ˚C , INCK : 0 V, light -obstructed state.   \n \nStandard luminous intensity: luminous intensity at  1/3 of the sensor saturated  \nSaturated luminous intensity: luminous intensity when the sensor is saturated.  \n  \nIMX327LQR -C \n \n16 \n AC Charact eristics  \nMaster Clock Waveform  (INCK)  \n \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nINCK clock frequency  fINCK fINCK × 0.96  fINCK fINCK × 1.02  MHz fINCK = 37.125 MHz , 74.25 MHz  \nINCK Low  level pulse width tWLINCK  4 ― ― ns fINCK = 37.125 MHz , 74.25 MHz  \nINCK High  level pulse width tWHINCK  4 ― ― ns fINCK = 37.125 MHz , 74.25 MHz  \nINCK  clock duty  ― 45.0 50.0 55.0 % Define with 0.5 × OV DD \nINCK Rise time  Tr_inck  ― ― 5 ns 20 % to 80 % \nINCK Fall time  Tf_inck  ― ― 5 ns 80 % to 20 % \n \n*The INCK fluctuation affects the frame rate.  \n  INCK0.8 × OVDD\n0.2 × OVDD0.5 × OVDD1/fINCK\ntP\nDuty Ratio = t WP / tP × 100tWPtWHINCK\ntWLINCKTr_inck Tf_inck\nIMX327LQR -C \n \n17 \n XVS / XHS Input Characteristics In Slave Mode ( XMASTER  pin = High ) \n \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nXHS Low  level pulse width  tWLXHS  4 / f INCK ― ― ns   \nXHS High level pulse width tWHXHS  4 / f INCK ― ― ns   \nXVS - XHS fall width  tHFDLY  1 / f INCK ― ― ns   \nXHS - XVS rise width tVRDLY  1 / f INCK ― ― ns   \nXVS Rise time  Tr_xvs  ― ― 5 ns 20 % to 80 % \nXVS Fall time  Tf_xvs  ― ― 5 ns 80 % to 20 % \nXHS Rise time  Tr_xhs  ― ― 5 ns 20 % to 80 % \nXHS Fall time  Tf_xhs  ― ― 5 ns 80 % to 20 % \n \nXVS / XHS Input Characteristics In  Master Mode ( XMASTER  pin = Low)  \n* XVS and XHS cannot be used for the sync signal to pixels.  \nBe sure to detect sync code to detect the start of effective pixels in 1 line.  \nFor the output waveforms in master mode, see the item of “Slave Mode and Master Mode”  \n \n  0.8 × OVDD\n0.2 × OVDDXVS\nXHStWLXHS\ntHFDLY tVRDLYtWHXHS\n0.8 × OVDD\n0.2 × OVDDTf_xvs Tr_xvs\nTf_xhs Tr_xhs\nIMX327LQR -C \n \n18 \n Serial Communication  \n4-wire \n \n \n \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nSCK clock frequency  fSCK ― ― 13.5 MHz   \nXCLR Low  level pulse width  tWLXCLR  4 / f INCK ― ― ns   \nXCE effective margin  tENXCE  20 ― ― µs   \nXCE input set -up time  tSUXCE  20 ― ― ns   \nXCE input hold time  tHDXCE  20 ― ― ns   \nXCE High  level pulse width tWHXCE  20 ― ― ns   \nSDI input set -up time  tSUSDI 10 ― ― ns   \nSDI input hold time  tHDSDI 10 ― ― ns   \nSDO  output delay time  tDLSDO  0 ― 25 ns Output load capacitance: 20 pF  \nXCLR Rise time Tr_xclr  ― ― 5 ns 20 % to 80  % \nXCLR Fall time  Tf_xclr  ― ― 5 ns 80 % to 20  % \nXCE Rise time  Tr_xce  ― ― 5 ns 20 % to 80  % \nXCE Fall time  Tf_xce  ― ― 5 ns 80 % to 20  % \nSCK Rise time  Tr_sck  ― ― 5 ns 20 % to 80  % \nSCK Fall time  Tf_sck  ― ― 5 ns 80 % to 20  % \nSDI Rise time  Tr_sdi  ― ― 5 ns 20 % to 80  % \nSDI Fall time  Tf_sdi  ― ― 5 ns 80 % to 20  % \n XCLR0.8 × OVDD\n0.2 × OVDDtWLXCLR\nXCE0.8 × OVDD\n0.2 × OVDD\nSCK0.8 × OVDD0.2 × OVDD\nSDI0.8 × OVDD0.2 × OVDD\nSDO0.8 × OVDD0.2 × OVDDDATA DATAtSUXCE\n1/fSCK\ntSUSDItHDSDI\ntDLSDOtHDXCEtWHXCE\nDATA DATAtENXCE\nTf_xclr Tr_xclrTf_xce Tr_xce\nTr_sck\nTr_sdi\nTf_sdiTf_sck\nIMX327LQR -C \n \n19 \n I2C \n \n \n \nI2C Specification  \nItem Symbol  Min. Typ. Max.  Unit 条件 \nLow level input voltage  VIL -0.3 — 0.3 × OV DD V   \nHigh level input voltage  VIH 0.7 × OV DD — 1.9 V   \nLow level input voltage  VOL 0 — 0.2 × OV DD V OVDD  < 2 V, Sink 3  mA \nHigh level input voltage  VOH  0.8 × OV DD — — V  \nOutput fall time  tof — — 250 ns Load 10  pF – 400 pF,  \n0.7 × OV DD – 0.3 × OV DD \nInput current  Ii -10 — 10 µA 0.1 × OV DD – 0.9 × OV DD  \nCapacitance for  \nSCK (SCL)  /SDI (SDA)   Ci — — 10 pF   \n \nI2C AC Characteristics  \nItem Symbol  Min. Typ. Max.  Unit \nSCL clock frequency  fSCL 0 — 400 kHz \nHold time (Start Condition)  tHD;STA  0.6 — ― µs \nLow period of the SCL  clock  tLOW 1.3 — ― µs \nHigh period of  the SCL clock  tHIGH 0.6 — ― µs \nSet-up time  (Repeated Start Condition)  tSU;STA  0.6 — ― µs \nData hold time  tHD;DAT  0 — 0.9 µs \nData set -up time  tSU;DAT  100 — ― ns \nRise time of both SDA  and SCL signals  tr ― — 300 ns \nFall time of both SDA  and SCL signals  tf ― — 300 ns \nSet-up time  (Stop Condition ) tSU;STO  0.6 — ― µs \nBus free time between a STOP and START Condition  tBUF 1.3 — ― µs \n \n  Repeated\nStart \ncondition\nSDA\nSCLVIH/VOH\nVIL/VOL\nVILVIHtBUF\ntr tLOWtHD;DAT\ntSU;DAT\ntHD;STAtf\ntrtHIGHtHD;STAtSU;STA\ntSU;STOStart \nconditionStop \ncondition\nIMX327LQR -C \n \n20 \n DLCKP  / DLCKM, DL OP / DLOM  \n \nLow Voltage LVDS DDR  Output  \n \n \n \n(Output load capacitance: 8 pF) \nItem Symbol  Min. Typ. Max.  Unit Remarks  \nDLCKP/DLCKM  clock duty  ― 40 50 60 % DLCK = 297 MHz (Max. ) \nDLO set-up time tSUDO 400 ― ― ps Data Rate 297 MHz DDR  \nDLO hold time  tHDDO 400 ― ― ps Data Rate 297 MHz DDR  \n  DLCKM\nDLCKP\nDLCKP - \nDLCKM\nDLOP *\nDLOM *\nDLOP * - \nDLOM *tSUDO tHDDO\nValid Data\nIMX327LQR -C \n \n21 \n I/O Equivalent Circuit Diagram  \n \n  OMODE\nTENABLE\nXMASTER\nXCEDigital\ninputXVS\nXHS\nSDO\nTOUT\nXCLR\nINCKDigital\nI/OSymbol Equivalent circuit Symbol: External pin\nEquivalent circuit\nVDDM\nDLOPx\nDLONx\nDLCKP\nDLCKMVLOADLM\nVBGR\nTAMONSDI\nSCKVRLFR\nVRLST\nDMOPx\nDMOMx\nDMCKP\nDMCKMVDDM\nDigital\ninput\nDigital\ninput\nAnalog\ninputVDDH\nVDDLVDDM\nDigital\nInputVDDMDigital\nI/O\nXTRIG\nVDDMDigital\ninput\nVDDL\nVDDLVDDM\nDMOPx\nDMCKP\nDMOMx\nDMCKMDLOPx\nDLCKP\nDLOMx\nDLCKMVDDM\nVDDMAnalog\nI/O\nIMX327LQR -C \n \n22 \n Spectral Sensitivity Characteristics  \n(Excludes lens characteristics and light source characteristics.)  \nTBD \n \n  \nIMX327LQR -C \n \n23 \n Image Sensor Characteristics \n(AV DD = 2.9 V, OV DD = 1.8 V, DVDD = 1.2 V, Tj = 60 ˚C, All-pixel scan mode, 12 bit 30 frame/s , Gain : 0 dB) \nItem Symbol  Min. Typ. Max.  Unit Measurement  \nmethod  Remarks  \nG sensitivity  S TBD TBD ― Digit \n(mV)  \n1 1/30 s storage  \n12 bit c onverted value  \nHCG mode  \nTBD TBD ― Digit \n(mV)  1/30 s storage  \n12 bit converted value  \nLCG mode  \nSensitivity \nratio R / G RG TBD ― TBD ― \n2 ― \nB / G BG TBD ― TBD ― ― \nSaturation signal  Vsat TBD ― ― Digit \n(mV)  3 12 bit c onverted value  \nLCG mode  \nVideo signal shading  SH ― ― TBD % 4 ― \nVertical line  VL   TBD µV 5 12 bit converted value  \nLCG mode  \nDark signal  Vdt ― ― TBD Digit \n(mV)  6 1/30 s storage  \n12 bit converted value  \nLCG mode  \nDark signal shading  ΔVdt  ― ― TBD Digit \n(mV)  7 1/30 s storage  \n12 bit converted value  \nLCG mode  \nConversion efficiency  \nratio Rcg TBD   TBD TBD ― 8 HCG mode /  \nLCG mode  \n \nNote)   \n1. Converted value into mV using 1Digit =  TBD mV for 12 -bit output and 1Digit = TBD  mV for 10 -bit  \noutput.  \n2. The video signal shading is the measured value in the wafer status (including color filter) and does not   \ninclude characteristics of the seal glass.  \n3. The characteristics above apply to effective pixel area that is shown below.  \n \nZone  Definition  \n \n  Ignored area Effective pixel area\n10974 41945\n8\n98 9\n10801920\nIMX327LQR -C \n \n24 \n Image Sensor Characteristics Measurement Method  \nMeasurement Conditions  \n1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and \nclock voltage conditions.  \n2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black  (OB) \nlevel is used as the reference for the signal output, which is taken as the value of the Gr / Gb channel signal  \noutput or the R / B channel signal output of the measurement sy stem.  \n \nColor Coding of Physical Pixel Array  \nThe primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines  and \nthe R signal and Gr signal lines are output successively.   \n \nGb B Gb B \nR Gr R Gr \nGb B Gb B \nR Gr R Gr \n \nColor Coding Diagram  \n \nDefinition of standard imaging conditions  \n◆ Standard imaging condition I: \nUse a pattern box (luminance: 706 cd/m2, color temperature of 3200 K halogen source) as a subject. (Pattern for \nevaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter  and image at \nF5.6. The luminous intensity to the sensor receiving surface at this  point is defined as the standard sensitivity \ntesting luminous intensity.  \n \n◆ Standard imaging condition II: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles.  Use a \ntesting standard lens with CM500S ( t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value \nindicated in each testing item by the lens diaphragm.  \n \n◆ Standard imaging condition III: \nImage a light source (color temperature of 3200 K) with a uniformity of brightness withi n 2 % at all angles.  Use a \ntesting standard lens (exit pupil distance - 30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous \nintensity is adjusted to the value indicated in each testing item by the lens diaphragm.  \n \n  \nIMX327LQR -C \n \n25 \n Measurement Method  \n1. Sensiti vity \nSet the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with \na shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into t he following formula.  \n \nSg = (VGr + VGb) / 2 × 100/30 [mV]  \n \n2. Sensitivity ratio  \nSet the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 650 mV, measure the R signal output (VR [ mV]), the Gr and Gb signal outputs (VGr, \nVGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute \nthe values into the following formulas.  \n \nVG = (VGr + VGb) / 2  \nRG = VR / VG  \nBG = VB / VG  \n \n3. Saturation signa l \nSet the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 \ntimes the intensity with the average value of the Gr and Gb signal outputs, 650 mV, measure the average values \nof the Gr, Gb, R and B signal outputs.  \n \n4. Video signal shading  \nSet the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the \nluminous intensity so that the average value of the Gr and Gb signal outputs is 650 mV. Then measure the \nmaximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.  \n SH = (Gmax –  Gmin) / 650 × 100 [%]  \n \n5. Vertical Line  \nWith the device junction temperature of 60 ˚C and the device in the light -obstructed state, calculates eachaverage \noutput of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same col or (VL [µV]).  \n \n6. Dark signal  \nWith the device junction temperature of 60 ˚C and the device in the light -obstructed state, divide the output \ndifference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).  \n \n7. Dark signal shading  \nAfter the measurement item 5, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.  \n ΔVdt = Vdmax –  Vdmin [mV]  \n \n8. Conversion efficiency ratio  \nSet the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 420 mV at the LCG mode, measure the average values of Gr and Gb signal output and calculate the ratio between HCG mode and LCG mode  \n  \nIMX327LQR -C \n \n26 \n   \nSetting Registers Using Serial Communication  \nThis sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial  \ncommunication and I2C communication. See the Register Map for the addresses and setting values to be set.  \nBecause the two communication systems are judged at the first communication, once they are judged, the \ncommunication cannot be switched until sensor r eset. The pin for 4-wire serial communication and I2C \ncommunication is shared, so the external pin XCE must be fixed to power supply side when using I2C \ncommunication.   \n \nDescription of Setting Registers (4 -wire)  \nThe serial data input order is LSB -first tra nsfer. The table below shows the various data types and descriptions.  \n \nSerial Data Transfer Order  \nChip ID Start address  Data  Data  Data  … \n(8 bit) (8 bit) (8 bit) (8 bit) (8 bit) (8 bit) \n \nType and Description  \nType  Description  \nChip ID 02h: Write to the  Chip ID = 02h  register  \n03h: Write to the  Chip ID = 03h  register  \n04h: Write to the  Chip ID = 04h  register  \n05h: Write to the  Chip ID = 0 5h register  \n06h: Write to the  Chip ID = 0 6h register  \n82h: Read from the C hip ID = 02h register  \n83h: Read from the C hip ID = 03h register  \n84h: Read from the C hip ID = 04h register  \n85h: Read from the C hip ID = 0 5h register  \n86h: Read from the C hip ID = 0 6h register  \nAddress  Designate the address according to the Register Map. When using a communication method \nthat designates continuous addresses, the address is automatically incremented from the \npreviously  transmitted address.  \nData  Input the setting values according to the Register Map.  \n \nRegister Communication Timing (4 -wire)  \nPerform serial communication in sensor standby mode or within in the 6XHS period after the falling edge of XVS from  \nthe blanking line output start time after valid line of one frame is finished. For the registers marked "V" in the item of  \nReflection timing, when the communication is performed in the communication period shown in the figure below they  \nare reflected by frame reflection timing. For the registers noted “Immediately” in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers other than STANDBY, REGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor \nstandby  state.)  \n \n  XVS\nXHS\nData line\nData line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nData line\nData line\nData lineFrame reflection register \nreflection timing\nRecommended serial communication period\n6XHS period\nData line\nData line\nData line\nData line\nData lineCommunication prohibited period\nBlank line1XHS periodBlank line\nIMX327LQR -C \n \n27 \n Register Write and Read  (4-wire) \nFollow the communication procedure below when writing registers.  \n1. Set XCE Low to enable the chip\'s communication function. Serial data input is executed using SCK and SDI.  \n2. Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge \nof SCK. (The data is loaded at the rising edge of SCK.)  \n3. Input Chip ID (CID = 02h or 03h or 04h or 05h or 06h) to the first byte. If the Chip ID differs, subsequent data is \nignored.  \n4. Input the start address to the second byte. The address is automatically incremented.  \n5. Input the data to the third and subsequent bytes. The data in the third byte is written to the register address \ndesignated by  the second byte, and the register address is automatically incremented thereafter when writing \nthe data for the fourth and subsequent bytes. Normal register data is loaded to th e inside of the sensor and \nestablished in 8-bit units.  \n6. The register values starting from the register address designated by the second byte are output  from the SDO \npin. The register values before the write operation are output. The actual register  values are the input data.  \n7. Set XCE High to end communication.  \n Follow the communication procedure below when reading registers.  \n1. Set XCE Low to enable the chip\'s communication function. Serial data input is executed using SCK and SDI.  \n2. Transmit data in sync with SCK  1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge \nof SCK.  (The data is loaded at the rising edge of SCK.)  \n3. Input Chip ID (CID = 82h or 83h or 84h or 85h or 86h) to the first byte. If the Chip ID differs, subsequent data is \nignored.  \n4. Input the start address to the second byte. The address is automatically incremented.  \n5. Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data \nis not written  to the registers. To read continuous  data, input the necessary number of bytes of dummy data.  \n6. The register values starting from the register address designated by the second byte are output  from the SDO \npin. The input data is not written, so the actual register values are output.  \n7. Set XCE Hig h to end communication.  \n \nNote)  When writing data to multiple registers with discontinuous addresses, access to undesired registers  \ncan be avoided by repeating the above procedure multiple times.  \n \n \n \nSerial Communication (Continuous Address)  \n \n \n \nSerial Communication (Discontinuous Address ) \n  012345670123456701234567\n01234567XCE\nSCK\nSDI\nSDO\nData established timing\nChip ID Start address N bytes of data\n012345670123456701234567\n01234567XCE\nSCK\nSDI\nSDO\nData established timing\nChip ID Start address N bytes of data012345670123456701234567\n01234567\nChip ID Start address N bytes of data\nIMX327LQR -C \n \n28 \n Description of Setting Registers  (I2C) \nThe serial data input order is MSB -first transfer. The table below shows the various data types and descriptions.   \n \n \n \nPin connection of serial communication  \n \nSLAVE Address  \nMSB   LSB \n0 0 1 1 0 1 0 R / W  \n \n* R/W is data direction bit  \n \nR / W  \nR / W bit  Data direction  \n0 Write (Master → Sensor)  \n1 Read (S ensor → Master)  \n \nI2C pin description  \nSymbol  Pin No.  Remarks  \nSCL (Common to SCK)  G2 Serial clock input  \nSDA (Common to SDI)  E2 Serial data communication  \n \nRegister Communication Timing  (I2C) \nIn I2C communication system, communication can be performed excluding during the period when communication is  \nprohibited from the falling edge of XVS to 6H after (1H period). For the registers  marked "V" in the item of Reflection \ntiming, when the communication is performed in the communication period shown in the figure below they are \nreflected by frame reflection timing. For the registers noted “Immediately” in the item of Reflection timing, t he settings  \nare reflected when the communication is performed. (For the immediate reflection registers other than STANDBY,  \nREGHOLD, XMSTA, SW_RESET, XVSOUTSEL [1:0] and XHSOUTSEL [1:0], set them in sensor standby state.)  \nUsing REG_HOLD function is recommended for register setting using I2C communication. For REG_HOLD function,  \nsee “Register Transmission Setting” in “Description of Functions”.  \n \n  MasterSDA (shared with SDI)\nIMX327\nOV DDSCL (shared with SCK)\nXCE\nXVS\nXHS\nData line\nData line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nData line\nData lineFrame reflection register \nreflection timing\nSerial communication period\n6XHS period\nData line\nData line\nData line\nData line\nData lineCommunication prohibited periodBlank line1XHS period\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line\nBlank line6XHS period\nData line\nData line\nData lineBlank line1XHS periodSerial communication period\nIMX327LQR -C \n \n29 \n Communication Protocol  \nI2C serial communication supports a 16-bit register address and 8 -bit data message type.   \n \n \nCommunication Protocol  \n \nData is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A―\n (Negative \nAcknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only  while SCL is \nLow, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing  from High to \nLow while SCL is High. When the Stop condition is not generated in the previous communication phase and Start \ncondition for the next communication is generated, that Start condition is recognized as a Repeated Start  condition.  \n \n \nStart Conditi on \n \n \nStop Condition  \n \n \nRepeated Start Condition  \n \nAfter transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and \nrelease (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.   \n \n \nAcknowledge and Negative A cknowledge  \n  From Master to Slave\nFrom Slave to MasterS : Start Condition\nSr : Repeated Start Condition\nP : Stop Condition\nA : Acknowledge\nA : Negative Acknowledge Direction depend on operationR/W=\n0: Write (Master → Sensor )\n1: Read (Sensor → Master )SSlave \nAddress\n[7:1]R\n/\nWRegister \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAP\nS\nThe data changes while the clock is lowA7 A6 A5 A4 A3 A2 A1 R/W ACKMSB LSB\nSDA\nSCLStart condition\nD5 D4 D3 D2 D1 D0 R/WACK/\nNACKP\nStop conditionBus free state\nSDA\nSCL\nSDA\nSCLA7 A6 A5 A4 A3ACK/\nNACKMSB\nSr\nThe stop condition is not generated .Start condition\nSDA\nSCL\nSDA\nSCLA2 A1 R/W ACK\nA2 A1 R/W NACK\nIMX327LQR -C \n \n30 \n Register Write and Read (I2C) \nThis sensor corresponds to four reed modes and the two write modes.  \n \nSingle Read from Random Location  \nThe sensor has an index function that indicates which address it is focusing on. In reading the data at an optional  \nsingle address, the Master must set the index value to the address to be read. For this purpose it performs dummy  \nwrite operation up to the register address. The upper level of the figure below shows the sensor internal index  \nvalue,  and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M \nby designating the sensor slave address with a write request, then designating the address (M). Then, the Master  \ngenerates the start condition. The Start Condition is generated without generating the Stop Condition, so it \nbecomes  the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the \nsensor  outputs an Acknowledge immediately followed by the index address data on SDA. Aft er the Master \nreceives the data, it  generates a Negative Acknowledge and the Stop Condition to end the communication  \n \n \n \nSingle Read from Random Location  \n \nSingle Read from Current Location  \nAfter the slave address is transmitted by a write request, that address is designated by the next communication \nand the index holds that value. In addition, when data read/write is performed, the index is incremented by the \nsubsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate th e address \nto be read, sending the slave address with a read request allows the data to be read immediately after \nAcknowledge.  After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to \nend the communication, but the ind ex value is incremented, so the data at the next address can be read by \nsending the slave address with a read request.  \n \n \n \nSingle Read from Current Location  \n  Previous index value\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex MIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative AcknowledgeSr : Repeated Start Condition\nPrevious index value , K\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+2\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]APIndex\nK+1\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\nIMX327LQR -C \n \n31 \n Sequential Read Starting from Random Location  \nIn reading data sequentially, which is starting from an optional address, the Master must set the index value to the  \nstart of the addresses to be read. For this purpose, dummy write operation includes the register address setting. \nThe Master sets the sensor index value to M by designating the sensor slave address with a read request, then \ndesignating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master  \nsends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index  address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value \ninside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read \ndata sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop  \nCondition to end the communication.   \n \n \n \nSequential Read Starting from Random Location  \n \nSequential Read Starting from Current Location  \nWhen the index value is known to indicate the address to be read, sending the slave address with a read request  \nallows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it  \nreceives the data, the index value inside the sensor is incremented and the data  at the next address is output on \nSDA.  This allows the Master to read data sequentially. After reading the necessary data, the Master generates a \nNegative Acknowledge and the Stop Condition to end the communication.   \n \n \n \nSequential Read Starting from Current Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ASrSlave \nAddress\n[7:1]1ADATA\n[7:0]DATA\n[7:0]A ADATA\n[7:0]A APIndex MIndex\nM+1Index\n(M+L)Index\n(M+L-1)\nL bytes of dataPrevious index value , K\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative AcknowledgeSr : Repeated Start Condition\nSSlave \nAddress\n[7:1]1ADATA\n[7:0]ADATA\n[7:0]A ADATA\n[7:0]AP\nL bytes of dataIndex\n(M+L)Index KIndex\nK+1Index\n(K+L-1)\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\nIMX327LQR -C \n \n32 \n Single Write to Random Location  \nThe Master sets the sensor index value to M by designating the sensor slave address with a write request, and \ndesignating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the \ncommunication.  \n \n \n \nSingle Write to Random Location  \n \nSequential Write Starting from Random Location  \nThe Master can write a value to register address M by designating the sensor slave address with a write request,  \ndesignating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time i ncrements the register address, so the Master can write to the \nnext address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it \ngenerates  the Stop Condition to end the communication.  \n \n \n \nSequential Write Starting from Random Location  \n  SSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A ADATA\n[7:0]A\n/\nAPIndex M Previous index valueIndex\nM+1\nIndex, value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\nSSlave \nAddress\n[7:1]0Register \nAddress\n[15:8]ARegister \nAddress\n[7:0]A AIndex M\nDATA\n[7:0]APrevious index value\nDATA\n[7:0]Index\nM+1Index\n(M+L)Index\n(M+L-1)\nA ADATA\n[7:0]A\n/\nAP\nL bytes of data Index , value M\nFrom Master to Slave\nFrom Slave to MasterS : Start Condition\nP : Stop ConditionA : Acknowledge\nA : Negative Acknowledge\nIMX327LQR -C \n \n33 \n Register Map  \nThis sensor has a total of 1280  bytes  (256 × 5) of registers, composed of registers with addresses 00h to F Fh that \ncorrespond to Chip ID = 02h (write mode) / 82h (read mode), Chip ID  = 03h (write mode) /  83h (read mode), Chip ID  \n= 04h (write mode) /  84h (read mode), Chip ID = 0 5h (write mode) /  85h (read mode) , and Chip ID = 06 h (write mode) \n/ 86h (read mode) . Use the initial values for empty address. Some registers must be change from the initial values, \nso the sensor control side should be capable of setting 1280 bytes.  \n \nThe values must be changed from the default value, so initial setting after reset is required after power -on. There are \ntwo different register reflection timing. Values are reflected imme diately after writing to register  noted as \n“Immediately”, or at the frame reflection register reflection timing described in the item of  “Register Communication \nTiming” in the section of “Setting Registers with Serial Communication” for registers  noted as “V” in the Reflection \ntiming column of the Register Map. For the immediate reflection registers other  than belows, set them in  sensor \nstandby state.  \n STANDBY \nREGHOLD  \nXMSTA  \nSW_RESET  \nXVSOUTSEL [1:0]  \nXHSOUTSEL [1:0]  \n \nDo not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors. \nHowever, other registers that requires communication to address not listed above may be added, so addresses up to \nFFh should be supported for CID = 02h, 03h, 04h , 05h and 06h.  (In I\n2C commu nication, address; 3000h to 30FFh, \n3100h to 31FFh, 3200h to 32FFh, 3300h to 33FF h, 3400h to 34FFh)  \n For the register that is writing "  * " to the setting value in description (Indicated by red letter) , change the value from \nthe default value after th e reset.  \n  \nIMX327LQR -C \n \n34 \n (1) Registers corresponding to Chip ID = 02h in Write mode. (Read: Chip ID = 82h ) \n  \nAddress  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n00h 3000h 0 STANDBY  Standby  \n0: Operating  1: Standby  1h \n01h Immediately  \n1  Fixed to “0h”  0h ― \n2  Fixed to “0h”  0h ― \n3  Fixed to “0h”  0h ― \n4  Fixed to “0h”  0h ― \n5  Fixed to “0h”  0h ― \n6  Fixed to “0h”  0h ― \n7  Fixed to “0h”  0h ― \n01h 3001h 0 REGHOLD Register hold  \n(Function  not to update V reflection register)  \n0: Invalid  \n1: Valid  0h \n00h Immediately  \n1  Fixed to “0h”  0h ― \n2  Fixed to “0h”  0h ― \n3  Fixed to “0h”  0h ― \n4  Fixed to “0h”  0h ― \n5  Fixed to “0h”  0h ― \n6  Fixed to “0h”  0h ― \n7  Fixed to “0h”  0h ― \n02h 3002h 0 XMSTA  Setting of master mode operation  \n0: Master mode operation start  \n1: Master mode operation stop  1h \n01h Immediately  \n1  Fixed to “0h”  0h ― \n2  Fixed to “0h”  0h ― \n3  Fixed to “0h”  0h ― \n4  Fixed to “0h”  0h ― \n5  Fixed to “0h” 0h ― \n6  Fixed to “0h”  0h ― \n7  Fixed to “0h”  0h ― \n03h 3003h 0 SW_RESET  Software reset  \n0: Operating  \n1: Reset  0h \n00h Immediately  \n1  Fixed to “0h”  0h ― \n2  Fixed to “0h”  0h ― \n3  Fixed to “0h”  0h ― \n4  Fixed to “0h”  0h ― \n5  Fixed  to “0h”  0h ― \n6  Fixed to “0h”  0h ― \n7  Fixed to “0h”  0h ― \n04h 3004h  [7:0]  Fixed to “10h”  10h 10h ― \nIMX327LQR -C \n \n35 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n05h 3005h 0 ADBIT  AD conversion bits setting  \n0: 10 bit, 1: 12 bit  1h \n01h V \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h” 0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n06h 3006h  [7:0] ― Fixed to “00h”  00h 00h V \n07h 3007h 0 VREVERSE  Vertical (V) direction  \nreadout inversion control  \n0: Normal, 1: Inverted  0h \n00h V \n1 HREVERSE  Horizontal (H) direction  \nreadout inversion control  \n0: Normal, 1: Inverted  0h V \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nWINMODE [2:0]  Window mode setting  \n0: Full HD1080p \n1: HD720p \n4: Window cropping from Full HD 1080p \nOthers: Setting prohibited  0h V 5 \n6 \n7 ― Fixed to “0h”  0h ― \n08h 3008h  [7:0] ― Fixed to “A0h”  A0h A0h ― \n09h 3009h 0 \nFRSEL [1:0]  Frame rate (Data rate) setting  \nFor details, see the register setting  \nlist in each operation mode.  1h \n01h V \n1 \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 FDG_SEL  Conversion gain switching 0: LCG Mode  \n1: HCG Mode  0h V \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \nIMX327LQR -C \n \n36 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n0Ah 300Ah 0 \nBLKLEVEL [8:0] LSB \n0F0h  F0h \nV 1 \nBlack level offset value setting  2 \n3 \n4 \n5 \n6 \n7 \n0Bh 300Bh 0 MSB  \n00h 1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n0Ch \n～ \n10h 300Ch \n～ \n3010h  [7:0] ― Reserved ― ― ― \n11h 3011h  [7:0] ― Set to " 0Ah"  00h 00h Immediately  \n12h \n～ \n13h 3012h  \n～ \n3013h  [7:0] ― Reserved ― ― ― \n14h 3014h 0 \nGAIN [7:0]  LSB \n00h 00h V 1 \nGain setting  \n(0.0 dB to 69 .0 dB / 0.3 d B step)  2 \n3 \n4 \n5 \n6 \n7 MSB  \n15h \n～ \n17h 3015h  \n～ \n3017h  [7:0] ― Reserved ― ― ― \nIMX327LQR -C \n \n37 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n18h 3018h 0 \nVMAX [17:0]  LSB \n0465h  65h \nV 1 \nWhen sensor master mode vertical  \nspan setting.  \n(Number of operation lines count from 1)  \nFor details, see the item of  \n"Slave Mode and Master Mode"  \nin the section of  \n"Description of Various Functions"  2 \n3 \n4 \n5 \n6 \n7 \n19h 3019h 0 \n04h 1 \n2 \n3 \n4 \n5 \n6 \n7 \n1Ah 301Ah 0 \n00h 1 MSB  \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n1Bh 301Bh  [7:0] ― Fixed to “00h”  00h 00h ― \n1Ch 301Ch 0 \nHMAX [15:0]  LSB \n \n0898h  98h \nV 1 \nWhen sensor master mode  \nhorizontal span setting.  \n(Number of operation clocks count from 1)  \nFor details, see the item of  \n"Slave Mode and Master Mode \n" in the section of "Description of  \nVarious Functions"  2 \n3 \n4 \n5 \n6 \n7 \n1Dh 301Dh 0 \n08h 1 \n2 \n3 \n4 \n5 \n6 \n7 MSB  \n1Eh 301Eh  [7:0] ― Fixed to “B2h”  B2h B2h ― \n1Fh 301Fh  [7:0] ― Fixed to “01h”  01h 01h ― \nIMX327LQR -C \n \n38 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n20h 3020h 0 \nSHS1 [17:0]  LSB \n00000h  00h \nV 1 \nStorage time adjustment  \nDesignated in line units.  2 \n3 \n4 \n5 \n6 \n7 \n21h 3021h 0 \n00h 1 \n2 \n3 \n4 \n5 \n6 \n7 \n22h 3022h 0 \n00h 1 MSB  \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to  “0h” 0h ― \n7 ― Fixed to “0h”  0h ― \n23h \nto \n39h 3023h \nto \n3039h  [7:0] \nto \n[7:0]  Reserved ― ― ― \n3Ah 303Ah 0 \nWINWV_OB [3:0]  LSB \nCh \n0Ch V 1 In window cropping mode  \nCropping size designation  \n(Vertical direction effective OB)  2 \n3 MSB  \n4 ― Fixed to “0h”  0h \n5 ― Fixed to “0h”  0h \n6 ― Fixed to “0h”  0h \n7 ― Fixed to “0h”  0h \n3Bh 303Bh  [7:0] ― Fixed to “00h”  00h 00h ― \n3Ch 303Ch 0 \nWINPV [10:0]  LSB \n000h  00h \nV 1 \nIn window cropping mode  \nDesignation of upper left coordinate for \ncropping position (Vertical position)  2 \n3 \n4 \n5 \n6 \n7 \n3Dh 303Dh 0 \n00h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \nIMX327LQR -C \n \n39 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n3Eh 303Eh 0 \nWINWV [10:0]  LSB \n449h  49h \nV 1 \nIn window cropping mode  \nCropping size designation  \n(Vertical direction  2 \n3 \n4 \n5 \n6 \n7 \n3Fh 303Fh 0 \n04h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n40h 3040h 0 \nWINPH [10:0]  LSB \n000h  00h \nV 1 \nIn window cropping mode  \nDesignation of upper left coordinate for  \ncropping position (horizontal position)  \nSet to become the multiple of four  2 \n3 \n4 \n5 \n6 \n7 \n41h 3041h 0 \n00h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n42h 3042h 0 \nWINWH [10:0]  LSB \n79Ch  9Ch \nV 1 \nIn window cropping mode  \nCropping size designation  \n(horizontal direction)  \nSet to become the multiple of four  2 \n3 \n4 \n5 \n6 \n7 \n43h 3043h 0 \n07h 1 \n2 MSB  \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n44h \nto \n45h 3044h \nto \n3045h  [7:0] \nto \n[7:0] ― Reserved ― ― ― \nIMX327LQR -C \n \n40 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n46h 3046h 0 ODBIT  Number of output bit setting  \n0: 10 bit, 1: 12 bit  \n* In CSI -2 mode (OMODE = Low),  \nFixed to “1h”.  1h \nE1h Immediately  \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nOPORTSEL [3:0]  Output interface selection  \n(In CSI -2, don\'t care. CSI -2 Interface  \nwill be selected by Chip  ID: 0 6h register.)  \n \nDh: LVDS 2 ch  \nEh: LVDS 4 ch  \n Others: Setting prohibited  Eh Immediately  5 \n6 \n7 \n47h 3047h  [7:0] ― Fixed to "01h"  01h 01h ― \n48h 3048h 0 ― Fixed to “0h”  0h \n00h ― \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nXVSLNG [1:0]  XVS pulse width setting in master mode.  \n(In slave mode, setting is invalid.)  \n0: 1H, 1: 2H, 2: 4H, 3: 8H  0h Immediately  \n5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n49h 3049h 0 ― Fixed to “0h”  0h \n08h ― \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “1h”  1h ― \n4 \nXHSLNG [1:0]  XHS pulse width setting in master mode.  \n(In slave mode, setting is invalid.)  \n0: Min. to 3: Max.  0h Immediately  \n5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n4Ah 304Ah  [7:0] ― Fixed to "00h"  00h 00h ― \n4Bh 304Bh 0 \nXVSOUTSEL [1:0]  XVS pin setting in master mode  \n0: Fixed to High  \n2: VSYNC output  \nOthers: Setting prohibited  0h \n00h Immediately  \n1 \n2 \nXHSOUTSEL [1:0]  XHS pin setting in master mode \n0: Fixed to High  \n2: HSYNC output  \nOthers: Setting prohibited  0h Immediately  \n3 \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h” 0h ― \n7 ― Fixed to “0h”  0h ― \nIMX327LQR -C \n \n41 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n4Ch \nto \n5Bh 304Ch \nto \n305Bh  [7:0] \nto \n[7:0] ― Reserved ― ― ― \n5Ch 305Ch  [7:0] INCKSEL1  The value is set according to INCK.  0Ch 0Ch Immediately  \n5Dh 305Dh  [7:0] INCKSEL2  The value is set according to INCK.  00h 00h Immediately  \n5Eh 305Eh  [7:0] INCKSEL3  The value is set according to INCK.  10h 10h Immediately  \n5Fh 305Fh  [7:0] INCKSEL4  The value is set according to INCK.  01h 01h Immediately  \n60h \nto \n9Dh 3060h \nto \n309Dh [7:0] \nto \n[7:0] ― Reserved ― ― ― \n9Eh 309Eh [7:0] ― Set to "4A h"  5Ah 5Ah Immediately  \n9Fh 309Fh [7:0] ― Set to " 4Ah"  5Ah 5Ah Immediately  \nA0h \nto \nFFh 30A0h \nto \n30FFh [7:0] \nto \n[7:0] ― Reserved ― ― ― \n  \nIMX327LQR -C \n \n42 \n (2) Registers corresponding to Chip ID = 0 3h in Write mode. (Read: Chip ID = 8 3h) \n  \nAddress  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n00h \nto \n27h 3100h  \nto \n3127h [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n28h 3128h  [7:0] ― Set to "0 4h"  05h 05h ― \n29h 3129h  [7:0] ADBIT1  The value is set according to AD \nconversion bits   \n10 bit: 1Dh \n12 bit: 00h 1Dh 1Dh ― \n2Ah \nto \n3Ah 312Ah \nto \n313Ah [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n3Bh 313Bh [7:0] ― Set to " 41h"  51h 51h ― \n3Ch \nto \n5Dh 313C h \nto \n315Dh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n5Eh 315Eh  [7:0] INCKSEL5  The value is set according to INCK.   \n INCK  = 74.25 MHz : 1Bh \n INCK  = 37.125 MHz : 1Ah 1Bh 1Bh Immediately  \n5Fh \nto \n63h 315Fh  \nto \n3163h  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n64h 3164h  [7:0] INCKSEL6  The value is set according to INCK.   \n INCK  = 74.25 MHz : 1Bh \n INCK  = 37.125 MHz : 1Ah 1Bh 1Bh Immediately  \n65h \nto \n7Bh 3165h  \nto \n317Bh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n7Ch 317Ch  [7:0] ADBIT2  The value is set according to AD \nconversion bits   \n10 bit: 12h \n12 bit: 00h 12h 12h ― \n7Dh \nto \nEBh 317D h \nto \n31EBh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \nECh 31ECh  [7:0] ADBIT3  The value is set according to AD \nconversion bits   \n10 bit: 37h \n12 bit: 0Eh 37h 37h ― \nEDh \nto \nFFh 31ED h \nto \n31FFh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n  \nIMX327LQR -C \n \n43 \n (3) Registers corresponding to Chip ID = 0 4h in Write mode. (Read: Chip ID = 8 4h) \n  \nAddress  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire I2C By \nregister  By \naddress  \n00h \nto \nFFh 3200h \nto \n32FFh [7:0] \nto \n[7:0] ― Reserved ― ― ― \nIMX327LQR -C \n \n44 \n (4) Registers corresponding to Chip ID = 0 5h in Write mode. (Read: Chip ID = 8 5h) \n  \nAddress  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n00h \nto \nFFh 3300h \nto \n33FFh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n  \nIMX327LQR -C \n \n45 \n (5) Registers corresponding to Chip ID = 0 6h in Write mode. (Read: Chip ID = 8 6h) \n* These registers are set in CSI -2 interface only.  \n  \nAddress  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n00h \nto \n04h 3400h  \nto \n3404h  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n05h 3405h  0 ― Fixed to “0h”  0h \n20h ― \n1 ― Fixed to “0h”  0h ― \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 \nREPETI TION  \n[1:0] * Refer to “Output signal  \nInterface Control”  \nsection.  2h Immediately  5 \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n06h 3406h  [7:0] ― Fixed to “00h”  00h 00h ― \n07h 3407h  0 PHYSICAL_  \nLANE_NUM [1:0]  Physically connect the Lane number  3h \n03h Immediately  1 \n2 ― Fixed to “0h”  0h ― \n3 ― Fixed to “0h”  0h ― \n4 ― Fixed to “0h”  0h ― \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n08h \nto \n13h 3408h  \nto \n3413h  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n14h 3414h  0 \nOPB_SIZE_V  \n[5:0] LSB \n0Ah \n0Ah Immediately  1 \nVertical (V) direction OB width setting.  \n* Refer to each operating setting.  2 \n3 \n4 \n5 MSB  \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n15h \nto \n17h 3415h  \nto \n3417h  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n18h 3418h  0 \nY_OUT_SIZE  \n[12:0]  LSB \n0449h  49h \nImmediately  1 \nVertical (V) direction effective  \npixel width setting.  \n* Refer to each operating setting.  2 \n3 \n4 \n5 \n6 \n7 \n19h 3419h  0 \n04h 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \nIMX327LQR -C \n \n46 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n1Ah \nto \n40h 341Ah  \nto \n3440h [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n41h 3441h  [7:0] CSI_DT_FMT  \n[15:0]  LSB \n0C0Ch  0Ch \nImmediately  RAW10: 0A0Ah / RAW12: 0C0Ch \n42h 3442h  [7:0] 0Ch MSB  \n43h 3443h  [1:0] CSI_LANE_  \nMODE  \n[1:0] Lane number setting  \n0: Setting prohibited,  \n1: 2Lane, 3: 4Lane  \n2: Setting prohibited  3h 03h Immediately  \n[7:2] ― Fixed to “00h”  00h \n44h 3444h  [7:0] \nEXTCK_FREQ  \n[15:0]  LSB \n4A40h  40h \nImmediately  Master clock frequency  \n2520h: INCK = 37.125 MHz \n4A40h: INCK = 74.25 MHz \n 45h 3445h  [7:0] 4Ah \nMSB  \n46h 3446h  [7:0] TCLKPOST[8:0]  Global timing setting  047h  47h \nImmediately  47h 3447h  0 00h [7:1] ― Fixed to “00h”  00h \n48h 3448h  [7:0] THSZERO[8:0]  Global timing setting  01Fh  1Fh \nImmediately  49h 3449h  0 00h [7:1] ― Fixed to “00h”  00h \n4Ah 344Ah  [7:0] THSPREPARE  \n[8:0] Global timing setting  017h  17h \nImmediately  4Bh 344Bh  0 00h [7:1] ― Fixed to “00h”  00h \n4Ch 344Ch  [7:0] TCLKTRAIL[8:0]  Global timing setting  00Fh  0Fh \nImmediately  4Dh 344Dh  0 00h [7:1] ― Fixed to “00h”  00h \n4Eh 344Eh  [7:0] THSTRAIL[8:0] Global timing setting  017h  17h \nImmediately  4Fh 344Fh  0 00h [7:1] ― Fixed to “00h”  00h \n50h 3450h  [7:0] TCLKZERO[8:0]  Global timing setting  047h  47h \nImmediately  51h 3451h  0 00h [7:1] ― Fixed to “00h”  00h \n52h 3452h  [7:0] TCLKPREPARE \n[8:0] Global timing setting  00Fh  0Fh \nImmediately  53h 3453h  0 00h [7:1] ― Fixed to “00h”  00h \nIMX327LQR -C \n \n47 \n Address  \nbit Register  \nname  Description  Default value  \nafter reset  Reflection  \ntiming  4-wire  I2C By \nregister  By \naddress  \n54h 3454h  [7:0] TLPX[8:0]  Global timing setting  00Fh  0Fh \nImmediately  55h 3455h  0 00h [7:1] ― Fixed to “00h”  00h \n56h \nto \n71h 3456h  \nto \n3471h  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n72h 3472h  0 \nX_OUT_SIZE  \n[12:0]  LSB \n079Ch  9Ch \nImmediately  1 \nHorizontal (H) direction effective  \npixel width setting.  \n* Refer to each operating setting.  2 \n3 \n4 \n5 \n6 \n7 \n73h 3473h  0 \n07h 1 \n2 \n3 \n4 MSB  \n5 ― Fixed to “0h”  0h ― \n6 ― Fixed to “0h”  0h ― \n7 ― Fixed to “0h”  0h ― \n74h \nto \n7Fh 3474h  \nto \n347Fh [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n80h 3480h  [7:0] INCKSEL7  The value is set according to INCK.   \n INCK  = 74.25 MHz : 92h \n INCK  = 37.125 MHz : 49h 92h 92h Immediately  \n81h \nto \nFFh 3481h \nto \n34FFh  [7:0] \nto \n[7:0] ― Reserved  ― ― ― \n  \nIMX327LQR -C \n \n48 \n       \nReadout Drive mode  \nThe table below lists the operating modes available with this sensor.  (N/A: Not supported mode)  \nWindow  Mode  INCK  \n[MHz]  AD \nconversion  \n[bit] Output  \nbit width  \n[bit] Frame  \nrate \n[frame/s]  Data rate  \nSerial LVDS  \n[Mbps/ch]  CSI-2 \n[Mbps/Lane]  \n2 ch 4 ch 2 Lane  4 Lane  \n          \nFull HD  \n1080p  All pixel 37.125 \n74.25 10/12 10/12 30 / 25  445.5 222.75 445.5 222.75 \n10/12 10/12 60 / 50  N/A 445.5 891 445.5 \n         \nWindow  \ncropping 37.125 \n74.25 10/12 10/12 *1 445.5 222.75 445.5 222.75 \n10/12 10/12 *2 N/A 445.5 891 445.5 \n          \nHD720p  All-pixel 37.125 \n74.25 10/12 10/12 30 297 148.5 297 148.5 \n10/12 10/12 60 594 297 594 297 \n \n*1: FRSEL = 2h  \n*2: FRSEL = 1h  \n  \nIMX327LQR -C \n \n49 \n Window  Mode  INCK  \n[MHz]  Frame  \nrate \n[frame/s]  Recording  \npixels  Total number of pixels  \n1H period  \n[µs] H \n[pixels]  V \n[lines]  H [pixels]  \nV \n[lines]  LVDS  \nCSI-2 \n(10 bit) LVDS  \nCSI-2 \n(12 bit) \n          \nFull HD  \n1080p  All-pixel  37.125  \n74.25  25 \n1920  1080  3168  2640  \n1125  35.6 \n30 2640  2200  29.6 \n50 3168  2640  17.8 \n60 2640  2200  14.8 \n         \nWindow  \ncropping  37.125  \n74.25  *1 \n*3 *3 2640  2200  *4 29.6 \n*2 14.8 \n          \nHD720p  All-pixel  37.125  \n74.25  25 \n1280  720 3168  2640  \n750 53.3 \n30 2640  2200  44.4 \n50 3168  2640  26.7 \n60 2640  2200  22.2 \n \n*1: FRSEL = 2h \n*2: FRSEL = 1h  \n*3: Arbitrary value that was designated to cropping area  \n*4: Please refer to description of window cropping mode  \n  \nIMX327LQR -C \n \n50 \n Sync code  (Serial LVDS output)  \nThe sync code is added immediately before and after “dummy signal + OB signal + effective pixel data” and  then \noutput. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd.   \n(BLK: Blanking period)  \n \n \n \nSync Code Output Timing  \n \nList of Sync Code  \nSync c ode 1st code  2nd code  3rd code  4th code  \n10 bit 12 bit 10 bit 12 bit 10 bit 12 bit 10 bit 12 bit \nSAV (Valid line ) 3FFh  FFFh  000h  000h  000h  000h  200h  800h  \nEAV (Valid line ) 3FFh  FFFh  000h  000h  000h  000h  274h  9D0h  \nSAV (Invalid line ) 3FFh  FFFh  000h  000h  000h  000h  2ACh  AB0h  \nEAV (Invalid line ) 3FFh  FFFh  000h  000h  000h  000h  2D8h  B60h  \n     \n (Note 1) They are output to each channel seriously in MSB first when low -voltage LVDS serial.  \nFor details, see the item of "Signal output" and "Output pin setting".  \n \nSync Code Output Timing  \nThe sensor output signal passes through the internal circuits and is output with a latency time (system delay)  \nrelative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync  \ncodes ou tput from the sensor and perform synchronization.   \n \n \n  System delay\n1st\n2nd\n3rd\n4thSAV\nDATA…EAVXHS\nSystem delay\nSystem delay\nDATA\nDATA\nDATA\n1st\n2nd\n3rd\n4th\nH.BLK\nH.BLK…\nSystem delayXVS\nSAV\n(Invalid line )EAV\n(Invalid line )・・・・・・・\nSystem delay\nSystem delayH.BLK\nH.BLK\nH.BLK\nSAV\n(Valid line )Frame information line System delay\nSystem delay H.OB/V.OB\nH.OB/V.OB\nH.OB / effective pixel…\n…\nSystem delay\nSystem delay EAV\n(Valid line )H.BLK\nH.BLK\nH.BLK\nH.BLK …\nSystem delay H.BLK\n…\n……\nSystem delay H.BLK\nSystem delay H.BLK\n…\n……\nSystem delay\nSystem delay\nSystem delayH.BLK\nH.BLK\nH.BLK\nFrame information line System delay\nSystem delay H.OB/V.OBH.BLK\nH.BLKSystem delay H.BLK\nSAV\n(Invalid line )EAV\n(Invalid line )\nSAV\n(Valid line )EAV\n(Valid line )H.OB / effective pixel\nSystem delay H.BLKV.BLK\nV.BLK\nV.BLK\nV.BLKV.BLKH.OB / effective pixel\nV.BLK\nV.BLK\nV.BLK … …\nXHS\nSAVSystem Delay\nDO\nEAVDATA\nSAVEAVDATA\nIMX327LQR -C \n \n51 \n Image Data Output Format (CSI -2 output)  \nFrame Format  \nEach line of each image frame is output like the General Frame Format of CSI -2. The settings for each packet  \nheader are shown below.   \n \nDATA Type  \nHeader [5:0]  Name  Setting register  \n(I2C) Description  \n00h Frame Start Code  N/A FS \n01h Frame End Code  N/A FE \n10h NULL  N/A Invalid data  \n12h Embedded Data  N/A Embedded data  \n2Bh RAW10  Address: 41h, 42h \n(3441h, 3442h)  \nCSI_DT_FMT [15:0]  0A0Ah  \n2Ch RAW12  0C0Ch  \n37h OB Data  N/A Vertical OB line data  \n \nFrame Structure  \n \n \nFrame Structure of CSI -2 output  \n  Embedded Data Line (EBD)\nFrame Blanking\nLine BlankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGFS\nPacket Header\nFE\nPacket Footer Recording pixel area\n(OB, effective pixels , color processing margin )\nFS Next Frame\nEmbedded Data Line (EBD)\nIMX327LQR -C \n \n52 \n Embedded Data Line  \nThe Embedded data line is output in a line following the sync code FS.  \n \nThe end of the address and the register value is determined according to the tags embedded in the data.  \n \nEmbedded Data Line Tag \nTag Data Byte Description  \n00h Illegal Tag. If found treat as end of Data.  \n07h End of Data.  \nAAh CCI Register Index MSB [15:8]  \nA5h CCI Register Index LSB [7:0]  \n5Ah Auto increment the CCI index after the data byte – valid data  \nData byte contains valid CCI register data.  \n55h Auto increment the CCI index after the data byte – null data  \nA CCI register does not exist for the current CCI index.  \nThe data byte value is the 07h.  \nFFh Illegal Tag. If found treat as end of Data.  \n  Tag Data Packet HeaderEmbedded Data Format\n0Ah Tag Data Tag Data Tag Data Tag Data 07h07h Packet Footer\nRAW 10 (CSI_DT_FMT = 0A0Ah)\nPacket Header 0Ah\nRAW 12 (CSI_DT_FMT = 0C0Ch)Tag Data Tag 55hData Tag Data Tag 55hData Tag Data 07h55h Packet Footer\nPacket Header 0Ah Tag 55hData Tag 55hData Tag 55hData Tag 55hData 07h55h Packet Footer\nIMX327LQR -C \n \n53 \n Specific output examples are shown below. (4-wire: Chip ID = 05h)  \nTBD \n  \nIMX327LQR -C \n \n54 \n Image Data Output Format \nAll-pixel scan  mode  (Full HD 1080p ) \nList of Setting Register for LVDS serial output  \nAddress  bit Register Name  Initial  \nValue  LVDS serial  備考 4-wire I2C 2 ch 4 ch \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h [0] VREVERSE  0h 0h / 1h  0: Normal, 1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal, 1: Inverted  \n[6:4] WINMODE  0h 0h Full HD 1080p  \n09h 3009h [1:0] FRSEL  1h 2h 30 / 25 [frame/s]  \nN/A 1h 60 / 50 [frame/s]  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode, 1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h 465h 25 /30 / 50 / 60 [frame/s]  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Ch [7:0] \nHMAX  0898h  1130h / 14A0h  1130h: 30[frame/s] /  \n14A0h: 25[frame/s]  \n1Dh 301Dh [7:0] N/A 0898h / \n0A50h  0898h: 60[frame/s] /  \n0A50h: 50[frame/s]  \n46h 3046h [1:0] ODBIT  1h 0h / 1h 0: 10 bit, 1: 12 bit  \n[7:4] OPORTSEL  Eh Dh Eh I/F selection  \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 0Ch /18h  \nSet according to INCK  \n74.25 / 37.125 MHz  5Dh 305Dh  [7:0] INCKSEL2  00h 00h / 00h  \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20h  \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01h \nChip ID = 03h  \n29h 3129h [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh  \n12 bit: 00h  \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  INCK: 74.25 / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  INCK: 74.25 / 37.125 MHz  \n7Ch 317Ch [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h  \n12 bit: 00h  \nECh 31ECh [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h  \n12 bit: 0Eh  \nChip ID = 04h  \n00h \n~ \nFFh 3200h  \n~ \n32FFh  [7:0] \n~ \n[7:0] Set register value that described on item “Register map”.  \nChip ID = 05h  \n00h \n~ \nFFh 3300h \n~ \n33FFh  [7:0] \n~ \n[7:0] Set register value that described on item “Register map”.  \nChip ID = 06h  \n00h \n~ \n7Fh 3400h \n~ \n347Fh [7:0] \n~ \n[7:0] Changing the value is not necessary.  \n80h 3480h [7:0] INCKSEL 7 92h 92h / 49h  INCK : 74.25  / 37.125 MHz  \n81h \n~ \nFFh 3481h \n~ \n34FFh  [7:0] \n~ \n[7:0] Changing the value is not necessary. 。 \n  \nIMX327LQR -C \n \n55 \n List of Setting Register for CSI -2 serial output  \nAddress  \nbit Register  \nName  Initial  \nValue CSI-2 serial  \nRemarks  2 lane  4 lane  \n4-wire I2C 30 / 25 \n[frame /s]  60 / 50 \n[frame /s]  30 / 25 \n[frame /s]  60 / 50 \n[frame /s]  \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h  [0] VREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[6:4] WINMODE  0h 0h Full HD 1080p  \n09h 3009h  [1:0] FRSEL  1h 2h 1h 2h 1h  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode,  \n1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h 465h 25 /30 / 50 / 60  \n[frame/s]  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Ch  [7:0] HMAX  0898h 1130h / \n14A0h  0898h / \n0A50h  1130h / \n14A0h  0898h / \n0A50h  30 / 60[frame / s] /  \n25 / 50[frame / s]  1Dh 301Dh  [7:0] \n46h 3046h  [1:0] ODBIT  1h 1h In CSI-2, fixed to “1h”.  \n[7:4] OPORTSEL  Eh 0h In CSI-2, fixed to “0h”. \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 0Ch / 18 h \nSet according to INCK   \n74.25  / 37.125 M Hz 5Dh 305Dh  [7:0] INCKSEL2  00h 03h / 03 h \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20 h \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01 h \nChip ID: 03h  \n29h 3129h  [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh \n12 bit: 00h \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  Set according to INCK   \n74.25  / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  Set according to INCK   \n74.25  / 37.125 MHz  \n7Ch 317Ch  [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h \n12 bit: 00h \nECh 31ECh  [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h \n12 bit: 0Eh \nChip ID: 04h  \n00h \n~ \nFFh 3200h  \n~ \n32FFh  [7:0] \n~ \n[7:0] Set register value that described on item “ Register map” . \nChip ID: 05h  \n00h \n~ \nFFh 3300h  \n~ \n33FFh  [7:0] \n~ \n[7:0] Set register value that described on item “ Register map” . \nIMX327LQR -C \n \n56 \n Address  \nbit Register  \nName  Initial  \nValue CSI-2 serial  \nRemarks  2 lane  4 lane  \n4-wire I2C 30 / 25 \n[frame /s]  60 / 50 \n[frame /s]  30 / 25 \n[frame /s]  60 / 50 \n[frame /s]  \nChip ID = 06h  \nData rate  445.5  891 222.75  445.5   [Mbps / Lane]  \n05h 3405h  [5:4] REPETITION  2h 1h 0h 2h 1h  \n07h 3407h  [1:0] PHYSICAL_  \nLANE_NUM  3h 1h 3h  \n14h 3414h  [5:0] OPB_SIZE_V  Ah Ah  \n18h 3418h  [7:0] Y_OUT_SIZE  0449h 0449h  19h 3419h  [4:0] \n41h 3441h  [7:0] CSI_DT_FMT  0C0Ch  0A0Ah / 0C0Ch  0A0Ah: RAW10 /  \n0C0Ch: RAW12  42h 3442h  [7:0] \n43h 3443h  [1:0] CSI_LANE_  \nMODE  3h 1h 3h  \n44h 3444h  [7:0] \nEXTCK_FREQ  4A40h  37.125 MHz :2520h \n74.25 MHz :4A40h  Set according to INCK  \n45h 3445h  [7:0] \n46h 3446h  [7:0] TCLKPOST  047h 057h 077h 047h 057h Global timing  47h 3447h  [0] \n48h 3448h  [7:0] THSZERO  01Fh 037h 067h 01Fh 037h Global timing  49h 3449h  [0] \n4Ah 344Ah  [7:0] THSPREPARE  017h 01Fh 047h 017h 01Fh Global timing  4Bh 344Bh  [0] \n4Ch 344Ch  [7:0] TCLKTRAIL  00Fh 01Fh 037h 00Fh 01Fh Global timing  4Dh 344Dh  [0] \n4Eh 344Eh  [7:0] THSTRAIL  017h 01Fh 03Fh 017h 01Fh Global timing  4Fh 344Fh  [0] \n50h 3450h  [7:0] TCLKZERO  047h 077h 0FFh  047h 077h Global timing  51h 3451h  [0] \n52h 3452h  [7:0] TCLKPREPARE  00Fh 01Fh 03Fh 00Fh 01Fh Global timing  53h 3453h  [0] \n54h 3454h  [7:0] TLPX  00Fh 017h 037h 00Fh 017h Global timing  55h 3455h  [0] \n72h 3472h  [7:0] \nX_OUT_SIZE  079Ch  079Ch  \n73h 3473h  [4:0] \n80h 3480h  [7:0] INCKSEL7  92h 37.125 MHz :49h  \n74.25  MHz :92h  Set according to INCK  \n \nIMX327LQR -C \n \n57 \n  \nPixel Array Image Drawing in  Full HD 1080p  mode (Serial LVDS output ) \n \n1941\n1934 19401935XVS\nXHS\n8Line No. during \nnormal operation1 3 12 13 1100 21 2\nLine No. during \ninverted operation\n120\n1 3 12 2\n101109 1102\n81101 22\n10801101 1109\n21 13\n9 VB 2\n30, 60, frame/s:    7  [lines]\n25, 50, frame/s: 232 [lines]\n: Frame information line\n: Ineffective OB / Blanking\n: Effective OB: Effective pixel side ignored area\n: Margin for color processing\n: Recording pixel area : Dummy area: Sync code\nHB : Horizontal blankingNormal\nInverted2ch outputCH1 / DLOP/ M B\nCH2 / DLOP/ M C\nCH1 / DLOP/M B\nCH2 / DLOP/ M C1 5\n12 193213 1933 1941\n19421943\n4 2 4 960 4 2 2 4HB HB3\n2 4 611\n141931\n1934 19441945\n1945 1943\n1944 1942 141933\n193215 13 5\n43\n12 211939\n1940\n7\n6\n982 DATA\nNormal\nInverted4ch outputCH1 / DLOP/M B\nCH2 / DLOP/M C\nCH3 / DLOP/ M A\nCH4 / DLOP/M D\nCH1 / DLOP/ M B\nCH2 / DLOP/M C\nCH3 / DLOP/M A\nCH4 / DLOP/M D1\n32\n4\n1945\n19431944\n19425\n6\n7\n89\n10\n11\n12\n1941\n1940\n1939\n19381937\n1936\n1935\n193413\n14\n15\n16\n1933\n1932\n1931\n19301929\n1930\n1931\n1932\n17\n16\n15\n141933\n1934\n1935\n19361937\n1938\n1939\n1940\n13\n12\n11\n109\n8\n7\n61941\n1942\n1943\n19441945\n5\n4\n3\n21\nHB4 1 1 1 2 2 480 4HB\n495 DATASAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2]\nSAV\n1st [1]\nSAV\n1st [0]DLCK (DDR)\nCHx\n(x = 1-4)\nSAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2 ]\nSAV\n1st [1 ]\nSAV\n1st [0 ]DLCK (DDR)\nSAV\n1st [10]SAV\n1st [11]10 bit\nOutput\nCHx\n(x = 1-4)12 bit\nOutput\n \nDrive Timing Chart for  Full HD 1080p mode (Serial LVDS output ) \n  4\nSync codeEffective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing1080\n910Vertical scan direction (Normal)Recording pixel area1 Frame information line8\n8 1920XVS 2Vertical blanking period\n8\n9 4Vertical effective OBIgnored OB\nEffective margin\nfor color processingSync code\nVB Vertical blanking\nHorizontal blankingHorizontal blanking\nXHSHorizontal scan direction (Normal)R\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nG\nNumber of recommended\nrecording pixels: 1920 (H) × 1080 (V) = 2.07 M pixel\nNumber of active pixels: 1937 (H) × 1097 (V) = 2.12 M pixel\nNumber of effective pixels: 1945 ( H) × 1097 (V) = 2 .13 M pixel\nTotal number of pixels: 1945 (H ) × 1109 (V) = 2 .16 M pixel\n3Horizontal dummy\nRB\nGGR\nBG\nG\nRBG\nGSD HB 4Ignored area of effective \npixel sideR\nBG\nG\nRB\nGGR\nBG\nG\nRBG\nG4Ignored area of effective \npixel side\nIMX327LQR -C \n \n58 \n  \n \nPixel Array Image Drawing in  Full HD 1080p mode (CSI-2 serial output ) \n \n \n \nDrive Timing Chart for  Full HD 1080p mode (CSI-2 serial output ) \n  Effective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing1080\n910\nRecording pixel area1 EBD(Embedded data )\n8 19201\n8\n9Vertical effective OBNULL 0\nEffective margin\nfor color processing\nVB Vertical blanking\nHorizontal blankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nG\n3Horizontal dummy\nRB\nGGR\nBG\nG\nRBG\nGHB 4Ignored area of effective \npixel sideR\nBG\nG\nRB\nGGR\nBG\nG\nRBG\nG4Ignored area of effective \npixel sideFS\nPH\nPHPF\nPF\nPH PF1\nFE\n* It outputs in the format of RAW 10 or RAW 12.XVS\nXHS\n8Line No . during \nnormal operation3 12 13 1100 21\nLine No . during \ninverted operation\n120\n3 12\n101109 1102\n81101 22\n10801101 1109\n21 13\n9 VB 1\n30, 60 frame /s:     6 [lines]\n25, 50 frame /s: 231 [lines]\n: Embedded data\n: Ineffective OB  / Blanking\n: Effective OB: Effective pixel side ignored area\n: Margin for color processing\n: Recording pixel area\n: Dummy area: Packet header / Packet footer\nHB : Horizontal blanking1 1\nHorizontal pixel output image \nnormal operation1 4 5 12 1932 13 1933 1941 1942 1945\n1 4 5 13 1933 14 1934 1941 1942 1945\n4 8 1920 9 4 3HB\n: NULL: FS / FEHorizontal pixel output image \ninverted operation\nIMX327LQR -C \n \n59 \n Window Cropping Mode  \nSensor signals are cut out and read out in arbitrary positions.  \nCropping position is set, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is  \navailable from all -pixel scan mode and vertical, horizontal period and frame rate are fixed to the value for this  \nmode. Pixels cropped by horizontal cropping setting are output with left justified and that extends the horizontal  \nblanking period.  \nWindow cropping image is shown in the figure below.  \nCropping position is set, regarding effective pixel start position as ori gin (0, 0) in all pixel scan mode.  \nOnly vertical width can be set for OB (horizontal width is the same as the Window cropping width).  \n \n \n \nImage Drawing of Window Cropping Mode  \n \nRestrictions on Window cropping mode  \nThe register settings should satisfy following conditions:  \n WINPH + WINWH ≤ 1 944 \n368 ≤ WINWH  \nSet WINPH and WINWH to a multiple of 4.  \n V\nTTL (Number of lines per frame or VMAX ) ≥ WINWV_OB + WINWV + 13 \n However,  \n6 ≤ WINWV_OB ≤ 1 2 \nWINPV + WINWV ≤ 1096  \n304 ≤ WINWV   \nOB_SIZE_V = WINWV_OB - 2 (In CSI -2 output)  \nY_OUT_SIZE  = WINWV (In CSI -2 output)  \n \nFrame rate on Window cropping mode  \nFrame rate [frame/s] = 1 / ( V\nTTL × (1H period))  \n \n1H period (unit: [ µs]) : Fix 1H time in a mode before cropping and calculate it by the value of "Number of INCK in \n1H" in the table of "Operating Mode" and "List of Operation Modes and Output Rates".  \n  Vertical scan direction (Normal )2\nVertical effective OBIgnored OB\nVB Vertical blanking\nHorizontal scan direction (Normal )R\nBG\nG\n3Horizontal dummy\nR\nBG\nGR\nBG\nG\nR\nBG\nGR\nBG\nG(WINPH , WINPV ) = (0, 0)\n(WINPH , WINPV )\nWINWHWINWVWINWV _OB\nWINWV _OB - 2\nIMX327LQR -C \n \n60 \n List of Setting Register for LVDS serial output  \nAddress  bit Register Name  Initial  \nValue LVDS serial  備考 4-wire I2C 2 ch 4 ch \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h [0] VREVERSE  0h 0h / 1h  0: Normal, 1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal, 1: Inverted  \n[6:4] WINMODE  0h 4h Window cropping  \n09h 3009h [1:0] FRSEL  1h 2h  \nN/A 1h  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode, 1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h VTTL See previous page.  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Ch [7:0] \nHMAX  0898h 1130h / 14A0h  1130h: 30[frame/s] /  \n14A0h: 25[frame/s]  \n1Dh 301Dh [7:0] N/A 0898h / \n0A50h  0898h: 60[frame/s] /  \n0A50h: 50[frame/s]  \n46h 3046h [1:0] ODBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n[7:4] OPORTSEL  Eh Dh Eh I/F selection  \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 0Ch / 18h  \nSet according to INCK   \n74.25/ 37.125 M Hz 5Dh 305Dh  [7:0] INCKSEL2  00h 00h / 00h  \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20h  \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01h  \nChip ID = 03h  \n29h 3129h [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh \n12 bit: 00h \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  INCK  : 74.25  / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  INCK  : 74.25  / 37.125 MHz  \n7Ch 317Ch [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h \n12 bit: 00h \nECh 31ECh [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h \n12 bit: 0Eh \nChip ID = 04h  \n00h \n~ \nFFh 3200h \n~ \n32FFh  [7:0] \n~ \n[7:0]  Set register value that described on item “Register map”.  \nChip ID = 05h  \n00h \n~ \nFFh 3300h \n~ \n33FFh  [7:0] \n~ \n[7:0] Set register value that described on item “Register map”. 。 \nChip ID = 06h  \n00h \n~ \n7Fh 3400h \n~ \n347Fh [7:0] \n~ \n[7:0] Changing the value is not necessary.  \n80h 3480h [7:0] INCKSEL 7 92h 92h / 49h INCK : 74.25  / 37.125 MHz  \n81h \n~ \nFFh 3481h  \n~ \n34FFh  [7:0] \n~ \n[7:0] Changing the value is not necessary.  \nIMX327LQR -C \n \n61 \n List of Setting Register for CSI -2 serial output  \nAddress  \nbit Register  \nName  Initial  \nValue CSI-2 serial  Remarks  2 lane  4 lane  \n4-wire I2C *1 \n[frame /s]  *2 \n[frame /s]  *1 \n[frame /s]  *2 \n[frame /s]   \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h  [0] VREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[6:4] WINMODE  0h 4h Window cropping  \n09h 3009h  [1:0] FRSEL  1h 2h 1h 2h 1h  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode,  \n1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h VTTL See previous page.  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Bh  [7:0] HMAX  0898h 1130h / \n14A0h  0898h / \n0A50h  1130h / \n14A0h  0898h / \n0A50h  465h: 30 / 60[frame / s] /  \n546h: 25 / 50[frame / s]  1Dh 301Ch  [7:0] \n46h 3046h  [1:0] ODBIT  1h 1h In CSI-2, fixed to “1h”.  \n[7:4] OPORTSEL  Eh 0h In CSI-2, fixed to “0h”. \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 0Ch / 18h  \nSet according to INCK   \n74.25/ 37.125 M Hz 5Dh 305Dh  [7:0] INCKSEL2  00h 03h / 03h  \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20h \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01h  \nChip ID = 03h  \n29h 3129h  [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh \n12 bit: 00h \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  Set according to INCK  \n74.25  / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  Set according to INCK  \n74.25  / 37.125 MHz  \n7Ch 317Ch  [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h \n12 bit: 00h \nECh 31ECh  [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h \n12 bit: 0Eh \nChip ID = 04h  \n00h \n~ \nFFh 3200h  \n~ \n32FFh  [7:0] \n~ \n[7:0] Set register value that described on item “ Register map” . \nChip ID = 05h  \n00h \n~ \nFFh 3300h  \n~ \n33FFh  [7:0] \n~ \n[7:0] Set register value that described on item “ Register map” . \nIMX327LQR -C \n \n62 \n Address  \nbit Register  \nName  Initial  \nValue CSI-2 serial  Remarks  2 lane  4 lane  \n4-wire I2C *1 \n[frame /s]  *2 \n[frame /s]  *1 \n[frame /s]  *2 \n[frame /s]   \nChip ID = 06h  \nData rate  445.5  891 222.75  445.5   [Mbps / Lane]  \n05h 3405h  [5:4] REPETITION  2h 1h 0h 2h 1h  \n07h 3407h  [1:0] PHYSICAL_  \nLANE_NUM  3h 1h 3h  \n14h 3414h  [5:0] OPB_SIZE_V  Ah Ah  \n18h 3418h  [7:0] Y_OUT_SIZE  0449h 0449h  19h 3419h  [4:0] \n41h 3441h  [7:0] CSI_DT_FMT  0C0Ch  0A0Ah / 0C0Ch  0A0Ah: RAW10 /  \n0C0Ch: RAW12  42h 3442h  [7:0] \n43h 3443h  [1:0] CSI_LANE_  \nMODE  3h 1h 3h  \n44h 3444h  [7:0] \nEXTCK_FREQ  4A40h 37.125 MHz : 2520h  \n74.25 MHz: 4A40h  Set according to INCK   \n45h 3445h  [7:0] \n46h 3446h  [7:0] TCLKPOST  047h 057h 077h 047h 057h Global timing  47h 3447h  [0] \n48h 3448h  [7:0] THSZERO  01Fh 037h 067h 01Fh 037h Global timing  49h 3449h  [0] \n4Ah 344Ah  [7:0] THSPREPARE  017h 01Fh 047h 017h 01Fh Global timing  4Bh 344Bh  [0] \n4Ch 344Ch  [7:0] TCLKTRAIL  00Fh 01Fh 037h 00Fh 01Fh Global timing  4Dh 344Dh  [0] \n4Eh 344Eh  [7:0] THSTRAIL  017h 01Fh 03Fh 017h 01Fh Global timing  4Fh 344Fh  [0] \n50h 3450h  [7:0] TCLKZERO  047h 077h 0FFh  047h 077h Global timing  51h 3451h  [0] \n52h 3452h  [7:0] TCLKPREPARE  00Fh 01Fh 03Fh 00Fh 01Fh Global timing  53h 3453h  [0] \n54h 3454h  [7:0] TLPX  00Fh 017h 037h 00Fh 017h Global timing  55h 3455h  [0] \n72h 3472h  [7:0] \nX_OUT_SIZE  079Ch  079Ch  \n73h 3473h  [4:0] \n80h 3480h  [7:0] INCKSEL7  92h 37.125 MHz : 49h  \n74.25  MHz : 92h  Set according to INCK   \n  \nIMX327LQR -C \n \n63 \n The example of window cropping setting is shown below.  \nThe frame rate is maximum setting as each image format. For adjust the frame rate, please extend the VMAX or \nthe number of lines per frame.  \n \nExample of Window cropping Mode Setting  \nImage  \nsize INCK  \n[MHz]  Output  \nResolution  \n[bit] Frame  \nrate \n[frame/s]  Number of  \nrecording \npixels  Register setting  \n [DEC]  \n(HEX)  \nHorizontal  Vertical  FRSEL  HMAX  VMAX  WINPH  WINPV  WINWH  WINWV  \nVGA  37.125  \n74.25 10/12 64.9 \n640 480 2 4400d  \n(0898h)  520d  \n(208h)  640d  \n(280h)  300d  \n(12C h) 656d \n(290h)  496d \n(1F0h)  10/12 129.8 1 2200d \n(898h)  \nCIF 37.125  \n74.25 10/12 102.9 \n352 288 2 4400d \n(0898h)  328d  \n(148h)  784d  \n(310h)  396d  \n(18C h) 368d \n(170h)  304d \n(130h)  10/12 205.8 1 2200d \n(898h)  \n \n* These settings are when the ignored OB line is 2 l ines and effective OB line is 10 lines.  \n* When the CSI -2 output, set the value that is set to register WINWV_OB to register Y_OUT_SIZE . \n  \nIMX327LQR -C \n \n64 \n  \n \nPixel Array Image Drawing in Window Cropping mode (Serial LVDS output)  \n \nXVS\nXHS\n8Line No. during \nnormal operation1 3 12 2\nLine No. during \ninverted operation\n11 3 12 2\nWINWV_OB - 2 WINWVVx\n(Arbitrary value)2\n: Frame information line\n: Ineffective OB / Blanking\n: Effective OB: Effective pixel side ignored area\n: Margin for color processing: Recording pixel area\n: Dummy area / Dummy data: Sync code\nHB : Horizontal blankingNormal\nInverted2ch outputCH1 / DLOP/M B\nCH2 / DLOP/M C\nCH1 / DLOP/M B\nCH2 / DLOP/M C\n4 2 (WINWH /  2) - 4 2 4HB HB\nWINWH / 2 + 8 DATA\nNormal\nInverted4ch outputCH1 / DLOP/M B\nCH2 / DLOP/M C\nCH3 / DLOP/M A\nCH4 / DLOP/M D\nCH1 / DLOP/M B\nCH2 / DLOP/M C\nCH3 / DLOP/M A\nCH4 / DLOP/M D\nHB4 1 1 (WINWH /  4) - 2 4HB\nWINWH / 4 + 8 DATASAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2]\nSAV\n1st [1]\nSAV\n1st [0]DCK (DDR)\nCHx\n(x = 1-4)\nSAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2]\nSAV\n1st [1]\nSAV\n1st [0]DCK (DDR)\nSAV\n1st [10]SAV\n1st [11]10 bit\nOutput\nCHx\n(x = 1-4)12 bit\nOutputWINWH /  2\nWINWH /  4WINWV_OBWINPV\nWINPV\nWINPH\nWINPHWINPH\nWINPH(1 Frame) 9 + WINWV_OB + WINWV + Vx [lines]\n(Number of Data in 1 Line) : 10bit 2640 [DATA] / 12bit : 2200 [DATA]\n*Number of data when 1ch output, 1/2 when 2ch output and 1/4 when 4ch output (average)\n \nDrive Timing Chart for Window Cropping mode (Serial LVDS output)   4\nSync codeVertical scan direction (Normal)Recording pixel area\n+\nEffective margin  for color processing1 Frame information line8XVS 2Vertical blanking period\n4Vertical effective OBIgnored OBSync code\nVB Vertical blanking\nHorizontal blankingHorizontal blanking\nXHSHorizontal scan direction (Normal)3Horizontal dummy\nSD HB 4Ignored area of effective \npixel side\n4Ignored area of effective \npixel side\nR\nBG\nGR\nBG\nG(WINPH, WINPV)\nWINWHWINWV\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGWINWV_OB - 2\nIMX327LQR -C \n \n65 \n  \n \nPixel Array Image Drawing in Window Cropping mode (CSI -2 serial output)  \n \n \n \n \nDrive Timing Chart for Window Cropping mode (CSI -2 serial output)  \n  Recording pixel area\n+\nEffective margin for color processing1 EBD(Embedded data)\n1\nVertical effective OBNULL 0\nVB Vertical blanking\nHorizontal blanking\n3Horizontal dummy\nHB 4Ignored area of effective \npixel side\n4Ignored area of effective \npixel sideFS\nPH\nPHPF\nPF\nPH PF1\nFE(WINPH, WINPV)\nWINWHWINWV\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nGWINWV_OB - 2\n* It outputs in the format of RAW10 or RAW12.(1 Frame) 9 + WINWV_OB + WINWV + Vx [ lines] XVS\nXHS\n8Line No. during \nnormal operation3 12\nLine No. during \ninverted operation\n13 12\nVx\n(Arbitrary value)1\n: Embedded data\n: Ineffective OB / Blanking\n: Effective OB: Effective pixel side ignored area\n: Margin for color processing\n: Recording pixel area\n: Dummy area: Packet header / Packet footer\nHB : Horizontal blanking1 1\nHorizontal pixel output image \nnormal operation\n4 4HB\n: NULL: FS / FEHorizontal pixel output image \ninverted operationWINWVWINPV\nWINPV\nWINWH - 8WINPH\nWINPH\nWINWHWINWV_OB - 2\n(Number of Data in 1 Line) : 10bit: 2640 [DATA] / 12bit: 2200 [DATA]\n* Number of data when 1Lane, 1/2 when 2Lane and 1/4 when 4La ne (average)\nIMX327LQR -C \n \n66 \n HD720p  mode  \nList of Setting Register for LVDS serial output  \nAddress  bit Register Name  Initial  \nValue  LVDS serial  Remarks  4-wire I2C 2 ch 4 ch \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h  [0] VREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal , 1: Inverted  \n[6:4] WINMODE  0h 1h HD 720p  \n09h 3009h  [1:0] FRSEL  1h 2h 30 [frame/s]  \n1h 60 [frame/s]  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode, 1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h 2EEh  25 /30 / 50 / 60 [frame/s]  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Ch  [7:0] \nHMAX  0898h  19C8h / 1EF0h  19C8h: 30[frame/s] /  \n1EF0h: 25[frame/s]  \n1Dh 301Dh  [7:0] 0CE4h / 0F78h  0CE4h: 60[frame/s] /  \n0F78h: 50[frame/s]  \n46h 3046h  [1:0] ODBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n[7:4] OPORTSEL  Eh Dh Eh I/F selection  \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 10h / 20h  \nSet according to INCK   \n74.25/37.125 MHz  5Dh 305Dh  [7:0] INCKSEL2  00h 00h / 00h  \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20h  \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01h  \nChip ID = 03h  \n29h 3129h  [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh \n12 bit: 00h \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  INCK : 74.25  / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  INCK : 74.25  / 37.125 MHz  \n7Ch 317Ch  [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h \n12 bit: 00h \nECh 31ECh  [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h \n12 bit: 0Eh \nChip ID = 04h  \n00h \n~ \nFFh 3200h  \n~ \n32FFh  [7:0] \n~ \n[7:0]  Set register value that described on item “ Register map” . \nChip ID = 05h  \n00h \n~ \nFFh 3300h  \n~ \n33FFh  [7:0] \n~ \n[7:0] Set register value that described on item “ Register map” . \nChip ID = 06h  \n00h \n~ \n7Fh 3400h  \n~ \n347Fh  [7:0] \n~ \n[7:0] Changing the value is not necessary.  \n80h 3480 h [7:0] INCKSEL7  92h 92h / 49 h INCK : 74.25  / 37.125 MHz  \n81h \n~ \nFFh 3481h  \n~ \n34FFh  [7:0] \n~ \n[7:0] Changing the value is not necessary.  \n  \nIMX327LQR -C \n \n67 \n List of Setting Register for CSI -2 serial output  \nAddress  \nbit Register  \nName  Initial  \nValue CSI-2 serial  \nRemarks  2 lane  4 lane  \n4-wire I2C 30 \n[frame /s]  60 \n[frame /s]  30 \n[frame /s]  60 \n[frame /s]  \nChip ID: 02h  \n05h 3005h  [0] ADBIT  1h 0h / 1h  0: 10 bit, 1: 12 bit  \n07h 3007h  [0] VREVERSE  0h 0h / 1h  0: Normal ,  \n1: Inverted  \n[1] HREVERSE  0h 0h / 1h  0: Normal ,  \n1: Inverted  \n[6:4] WINMODE  0h 1h HD 720p  \n09h 3009h  [1:0] FRSEL  1h 2h 1h 2h 1h  \n[4] FDG_SEL  0h 0h / 1h  0: LCG mode,  \n1: HCG mode  \n12h 3012h  [7:0] ― F0h 64h Initial setting  \n13h 3013h  [7:0] ― 00h 00h Initial setting  \n18h 3018h  [7:0] \nVMAX  465h 2EEh  25 /30 / 50 / 60  \n[frame/s]  19h 3019h  [7:0] \n1Ah 301Ah  [1:0] \n1Ch 301Ch  [7:0] HMAX  0898h 19C8h / \n1EF0h  0CE4h /  \n0F78h  19C8h / \n1EF0h  0CE4h /  \n0F78h  30 / 60[frame / s] /  \n25 / 50 [frame / s]  1Dh 301Dh  [7:0] \n44h 3044h  [1:0] ODBIT  1h 1h In CSI-2, fixed to “1h”.  \n[7:4] OPORTSEL  Eh 0h In CSI-2, fixed to “0h”. \n5Ch 305Ch  [7:0] INCKSEL1  0Ch 10h / 20h  \nSet according to INCK  \n74.25/37.125 MHz  5Dh 305Dh  [7:0] INCKSEL2  00h 00h / 00h  \n5Eh 305Eh  [7:0] INCKSEL3  10h 10h / 20h  \n5Fh 305Fh  [7:0] INCKSEL4  01h 01h / 01h  \nChip ID = 03h  \n29h 3129h  [7:0] ADBIT1  1Dh 1Dh / 00h  10 bit: 1Dh  \n12 bit: 00h  \n5Eh 315Eh  [7:0] INCKSEL5  1Bh 1Bh / 1Ah  Set according to INCK  \n74.25  / 37.125 MHz  \n64h 3164h  [7:0] INCKSEL6  1Bh 1Bh / 1Ah  Set according to INCK  \n74.25  / 37.125 MHz  \n7Ch 317Ch  [7:0] ADBIT2  12h 12h / 00h  10 bit: 12h  \n12 bit: 00h  \nECh 31ECh  [7:0] ADBIT3  37h 37h / 0Eh  10 bit: 37h  \n12 bit: 0Eh  \nChip ID = 04h  \n00h \n~ \nFFh 3200h  \n~ \n32FFh  [7:0] \n~ \n[7:0]  Set register value that described on item “ Register map” . \nChip ID = 05h  \n00h \n~ \nFFh 3300h  \n~ \n33FFh  [7:0] \n~ \n[7:0]  Set register value that described on item “ Register map” . \nIMX327LQR -C \n \n68 \n Address  \nbit Register  \nName  Initial  \nValue CSI-2 serial  \nRemarks  2 lane  4 lane  \n4-wire I2C 30 \n[frame /s]  60 \n[frame /s]  30 \n[frame /s]  60 \n[frame /s]  \nChip ID = 06h  \nData rate  297 594 148.5  297  [Mbps / Lane]  \n05h 3405h  [5:4] REPETITION  2h 1h 0h 2h 1h  \n07h 3407h  [1:0] PHYSICAL_  \nLANE_NUM  3h 1h 3h  \n14h 3414h  [5:0] OPB_SIZE_V  Ah 4h  \n18h 3418h  [7:0] Y_OUT_SIZE  0449h 2D9h  19h 3419h  [4:0] \n41h 3441h  [7:0] CSI_DT_FMT  0C0Ch  0A0Ah / 0C0Ch  0A0Ah: RAW10  \n0C0Ch: RAW12  42h 3442h  [7:0] \n43h 3443h  [1:0] CSI_LANE_  \nMODE  3h 1h 3h  \n44h 3444h  [7:0] \nEXTCK_FREQ  4A40h 37.125 MHz : 2520h  \n74.25 MHz : 4A40h  Set according  \nto INCK  45h 3445h  [7:0] \n46h 3446h  [7:0] TCLKPOST  047h 04Fh 067h 047h 04Fh Global timing  47h 3447h  [0] \n48h 3448h  [7:0] THSZERO  01Fh 02Fh 057h 017h 02Fh Global timing  49h 3449h  [0] \n4Ah 344Ah  [7:0] THSPREPARE  017h 017h 02Fh 00Fh 017h Global timing  4Bh 344Bh  [0] \n4Ch 344Ch  [7:0] TCLKTRAIL  00Fh 017h 027h 00Fh 017h Global timing  4Dh 344Dh  [0] \n4Eh 344Eh  [7:0] THSTRAIL  017h 017h 02Fh 00Fh 017h Global timing  4Fh 344Fh  [0] \n50h 3450h  [7:0] TCLKZERO  047h 057h 0BFh  02Bh 057h Global timing  51h 3451h  [0] \n52h 3452h  [7:0] TCLKPREPARE  00Fh 017h 02Fh 00Bh 017h Global timing  53h 3453h  [0] \n54h 3454h  [7:0] TLPX  00Fh 017h 027h 00Fh 017h Global timing  55h 3455h  [0] \n72h 3472h  [7:0] \nX_OUT_SIZE  079Ch 51Ch  \n73h 3473h  [4:0] \n80h 3480h  [7:0] INCKSEL7  92h 37.125 MHz : 49h  \n74.25  MHz : 92h  Set according  \nto INCK  \n  \nIMX327LQR -C \n \n69 \n  \n \nPixel Array Image Drawing in  HD720p mode (Serial LVDS output ) \n \n \n \nDrive Timing Chart for  HD720p mode (Serial LVDS output )  4\nSync codeEffective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing720\n54Vertical scan direction (Normal )\nRecording pixel area1 Frame information line8\n8 1280XVS 2Vertical blanking period\n4\n9 4Vertical effective OBIgnored OB\nEffective margin\nfor color processingSync code\n6 Vertical blanking\nHorizontal blankingHorizontal blanking\nXHSHorizontal scan direction (Normal )R\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nG\nNumber of recommended\nrecording pixels : 1280 (H) × 720 (V) = 0.92 M pixel\nNumber of active pixels :1297 (H) × 725 (V) = 0.94 M pixel\nNumber of effective pixels :1305 (H) × 725 (V) = 0.95 M pixel\nTotal number of pixels : 1312 (H) × 731 (V) = 0.96 M pixel\n3Horizontal dummy\nRB\nGGR\nBG\nG\nRBG\nGSD HB 4Ignored area of effective \npixel sideR\nBG\nG\nRB\nGGR\nBG\nG\nRBG\nG4Ignored area of effective \npixel side\n1621\n1614 16201615XVS\nXHS\n8Line No . during \nnormal operation1 3 6197 920 201 2\nLine No . during \ninverted operation\n1198\n1 3 6 2\n4925 924\n4921 202\n720921 922 923\n201 200 199\n5 6 2\n: Frame information line\n: Ineffective OB  / Blanking\n: Effective OB: Effective pixel side ignored area\n: Margin for color processing\n: Recording pixel area : Dummy area: Sync code\nHB : Horizontal blanking321 325\n332 1612333 1613 1621\n16221623\n4 2 4 640 4 2 2 4HB HB323\n322 324 326331\n3341611\n1614 16241625\n1625 1623\n1624 1622 3341613\n1612335 333 325\n324323\n332 3223211619\n1620\n327\n326\n662 DATA\n321\n323322\n324\n1625\n16231624\n1622325\n326\n327\n328329\n330\n331\n332\n1621\n1620\n1619\n16181617\n1616\n1615\n1614333\n334\n335\n336\n1613\n1612\n1611\n16101609\n1610\n1611\n1612\n337\n336\n335\n3341613\n1614\n1615\n16161617\n1618\n1619\n1620\n333\n332\n331\n330329\n328\n327\n3261621\n1622\n1623\n16241625\n325\n324\n323\n322321\nHB4 1 1 1 2 2 320 4HB\n336 DATASAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2]\nSAV\n1st [1]\nSAV\n1st [0]DLCK (DDR )\nCHx\n(x = 1-4)\nSAV\n1st [9]\nSAV\n1st [8]\nSAV\n1st [7]\nSAV\n1st [6]\nSAV\n1st [5]\nSAV\n1st [4]\nSAV\n1st [3]\nSAV\n1st [2]\nSAV\n1st [1]\nSAV\n1st [0]DLCK (DDR )\nSAV\n1st [10]SAV\n1st [11]10 bit\nOutput\nCHx\n(x = 1-4)12 bit\nOutput199 200\n923 922924 925\n198 197\nNormal\nInverted2ch outputCH1 / DLOP /M B\nCH2 / DLOP /M C\nCH1 / DLOP /M B\nCH2 / DLOP /M C\nNormal\nInverted4ch outputCH1 / DLOP /M B\nCH2 / DLOP /M C\nCH3 / DLOP /M A\nCH4 / DLOP /M D\nCH1 / DLOP /M B\nCH2 / DLOP /M C\nCH3 / DLOP /M A\nCH4 / DLOP /M D\nIMX327LQR -C \n \n70 \n  \n \nPixel Array Image Drawing in  HD720p mode (CSI-2 serial output ) \n \n \n \n \nDrive Timing Chart for  HD720p mode (CSI-2 serial output ) \n  Effective margin for color processing\nEffective margin for color processingEffective margin\nfor color processing720\n54\nRecording pixel area1 EBD(Embedded data )\n8 12801\n4\n9Vertical effective OBNULL 0\nEffective margin\nfor color processing\n5 Vertical blanking\nHorizontal blankingR\nBG\nG\nR\nBG\nGR\nBG\nGR\nBG\nGR\nBG\nG\n3Horizontal dummy\nRB\nGGR\nBG\nG\nRBG\nGHB 4Ignored area of effective \npixel sideR\nBG\nG\nRB\nGGR\nBG\nG\nRBG\nG4Ignored area of effective \npixel sideFS\nPH\nPHPF\nPF\nPH PF1\nFE\n(Number of Data in 1 Line) : 10bit: 2640 [DATA] / 12bit: 2200 [DATA ]\n* Number of data when 1Lane , 1/2 when 2Lane and 1/ 4 when 4 Lane (average )\n* It outputs in the format of RAW10 or RAW12.(1 Frame ) 30, 60 frame/ s: 750 [lines] XVS\nXHS\n8Line No. during \nnormal operation3 6197 200 920 201\nLine No. during \ninverted operation\n13 6\n4925 922\n4921 202\n720921 925\n201 197\n5 5 1\n: Embedded data\n: Ineffective OB / Blanking\n: Effective OB: Effective pixel side ignored area: Margin for color processing\n: Recording pixel area\n: Dummy area: Packet header / Packet footer\nHB : Horizontal blanking1 1\nHorizontal pixel output image \nnormal operation321 324 325 332 1612 333 1613 1621 1622 1625\n321 324 325 333 1613 334 1614 1621 1622 1625\n4 8 1280 9 4 3HB\n: NULL: FS / FEHorizontal pixel output image \ninverted operation\nIMX327LQR -C \n \n71 \n Description of Various Function  \nStandby Mode  \nThis sensor stops its operation and goes into standby mode which reduces the power consumption by writing “1” to \nthe standby control register STANDBY.  Standby mode is also established after power -on or other system reset \noperation.  \n \nList of Standby Mode Setting \nRegister name  Register details  \nInitial  \nvalue  Setting  \nvalue  Status  Remarks  \nRegister  Chip ID Address  \n( ) : I2C bit \nSTANDBY  ― 02h  00h \n(3000h)  [0] 1 1 Standby  Register communication   \nis executed in standby   \nmode.  0 Operating  \n \nThe serial communication registers hold the previous values. However, the address registers transmitted in standby  \nmode are overwritten. The serial communication block operates even in standby mode, so standby mode can be \ncanceled by setting the STANDBY register to “0”. Some time is required for sensor internal circuit stabilization aft er \nstandby mode is canceled. After standby mode is canceled, a normal image is output from the 9  frames  after internal  \nregulator stabilization ( 20 ms or more).   \n \n \n \nSequence from Standby Cancel to Stable Image Output  \n  Register\ninitial settingsInitial regulator \nstabilization period\n(20 ms)\nXCE\nInitialization period (8 frames) Normal image outputStandby \ncancel\nXVS\nIMX327LQR -C \n \n72 \n Slave Mode and Master Mode \nThe sensor can be switched between slave mode and master mode. The switching is made by the XMASTER  pin. \nEstablish the XMASTER  pin status before canceling the system reset. (Do not switch this pin status during \noperation.)  \n \nInput a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode.  \nFor sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating \nmode for horizontal sync signal.  See the section of "Oper ating mode" for the number of output data line and 1H \nperiod.  \nSet the XMSTA register  to “0” in order to start the operation after setting to master  mode. In addition, set the count \nnumber of sync signal in vertical direction by the VMAX [17 :0] register and the clock number in horizontal direction by \nthe HMAX [1 3:0] register.  See the description of Operation Mode for details of the section of “Operating Modes”.  \n \nList of Slave and Master Mode Setting  \nPin name  Pin processing  Operating mode  Remarks  \nXMASTER  pin Fixed to Low Master mode  High: OV DD \nLow: GND  Fixed to High Slave mode  \n \nList of Register in Master Mode  \nRegister name  Register details  (Chip ID = 02h)  Initial \nvalue  Setting value  Remarks  Register  Address  \n( ) : I2C bit \nXMSTA  ― 02h \n(3002h)  [0] 1 1: Master operation ready  \n0: Master operation start  The master operation  \nstarts by setting 0.  \nVMAX [1 7:0] VMAX [7:0]  18h \n(3018h)  [7:0] \n00465h  See the item of each drive mode.  Line number per \nframe  designated  VMAX [ 15:8]  19h \n(3019h)  [7:0] \nVMAX [ 17:16]  1Ah \n(301Ah) [1:0] \nHMAX  [13:0] HMAX  [7:0] 1Ch \n(301Ch) [7:0] \n0898h  See the item of each drive mode.  Clock number per line  \ndesignated  HMAX  [15:8]  1Dh \n(301Dh) [7:0] \nXVSLNG  [1:0] ― 48h \n(3048h) [5:4] 0h 0: 1H, 1: 2H, 2: 4H, 3: 8H XVS low level pulse \nwidth designated  \nXHSLNG  [1:0] ― 49h \n(3049h) [5:4] 0h 0: Min. to  3: Max.  \nSee the next  XHS low level pulse  \nwidth designated  \nXVSOUTSEL  [1:0] ― \n4Bh \n(304B h) [1:0] 0h 0: Fixed to High  \n2: VSYNC  output  \nOthers : Setting prohibited   \nXHSOUTSEL  [1:0] ― [3:2] 0h 0: Fixed to High  \n2: HSYNC output  \nOthers : Setting prohibited   \n \n  \nIMX327LQR -C \n \n73 \n  \n \nXVS/XHS output waveform in sensor master mode  \n \nList of XHSLNG  Register  \n LVDS serial output  \nDCK  594 \n[Mbps / ch ] 297 \n[Mbps / ch ] 148.5 \n[Mbps / ch ] 445.5 \n[Mbps / ch ] 222.75 \n[Mbps / ch ] 111.375 \n[Mbps / ch ] \nXHSLNG  = 0 64 bit  32 bit  16 bit  48 bit  24 bit  12 bit  \nXHSLNG  = 1 128 bit  64 bit  32 bit  96 bit  48 bit  24 bit  \nXHSLNG  = 2 256 bit  128 bit  64 bit  192 bit  96 bit  48 bit  \nXHSLNG  = 3 512 bit 256 bit  128 bit  384 bit  192 bit  96 bit  \n \nThe XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS \nand XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or \noutput signals. In addition, the  output signals are output with a undefined latency time (system delay) relative to the \nXHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.  \n \n  XVS\nXHS\nXHS\nXHSLNG = 0\nXHSLNG = 1\nXHSLNG = 2\nXHSLNG = 3\nSAV DataOutSystem delayXVSLNG = 1d: 2 H widthXVSLNG = 0d: 1H width\nXVSLNG = 2d: 4H width\nXVSLNG = 3d: 8H widthXVS\nXHS\nIMX327LQR -C \n \n74 \n Gain Adjustment Function  \nThe Programmable Gain Control (PGC) of this devi ce consists of the analog block and digital block.  The total of \nanalog gain and digital gain can be set up t o 69 dB by t he GAIN [ 7:0] register  setting. The same setting is applied in \nall colors.   \n \nThe value which is 10/3  times the gain is set to register.  (0.3 dB step)  \n \nExample)  \nWhen set to 6 dB: 6 × 10/3  = 20d; GAIN  [7:0] = 14h \nWhen set to 12.6 dB: 12.6 × 10/3 = 42d; GAIN  [7:0] = 2Ah \n \n \nList of PGC  Register  \nRegister \nname  Register details  (Chip ID  = 02h) \nInitial \nvalue  Setting \nvalue  \nRemarks  \nRegister  Address  \n( ) : I2C bit Setting  \nrange  \nGAIN  [7:0] GAIN [7:0]  14h \n(3014h)  [7:0] 00h 00h-E6 h \n(0d-230d) Setting value: Gain [ dB] × 10 /3 \n(0.3 dB step) \n \n  0.03.06.09.012.015.018.021.024.027.030.033.036.039.042.045.048.051.054.057.060.063.066.069.0\n0h\nAh\n14h\n1Eh\n28h\n32h\n3Ch\n46h\n50h\n5Ah\n64h\n6Eh\n78h\n82h\n8Ch\n96h\nA0h\nAAh\nB4h\nBEh\nC8h\nD2h\nDCh\nE6hGain [dB]\nRegister setting Value [Hex]Analog Gain\nAnalog + Digital Gain\nIMX327LQR -C \n \n75 \n The gain setting is reflected at the next frame that the communication is performed as shown below.  \n \n \nGain Reflection Timing \n \nBlack Level Adjustment Function  \nThe black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital  gain \nmodulation was performed by the BLKLEVEL [8:0] register. When the BLKLEVEL setting is increased by 1 LSB, the \nblack level is increased by 1 LSB.  \n \nUse with values shown below is recommended.  \n10-bit output: 03Ch (60d)  \n12-bit output: 0F0h (240d)  \n \nList of Black Level Adjustment Register  \nRegister name  Register details  (Chip ID  = 02h) \nInitial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nBLKLEVEL  [8:0] BLKLEVEL  [7:0] 0Ah \n(300Ah)  [7:0] \n0F0h 000h to 1FFh  \nBLKLEVEL  [8] 0Bh \n(300Bh)  [0] \n \n  Frame Frame Frame Frame Frame FrameTime baseCommunication period\nRegister Communication\nXVS\nFrameGAIN = 14h GAIN = 00h\nGain \nsettingOutput Signal\n0dB6dBGAIN = 00h\nFrame\nIMX327LQR -C \n \n76 \n Normal Operation and Inverted Operation  \nThe sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE  register \nsetting  and in horizontal  direction can be switched by the H REVERSE register setting. See the section of “Operating \nModes” for the order of readout lines in normal and inverted modes. One inval id frame is generated when reading \nimmediately after the readout direction change in order to switch the normal operation and inversion between frames.  \n \nList of Drive Direction Setting Register  \nRegister name  Register details  (Chip ID  = 02h) \nInitial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nVREVERSE  ― 07h \n(3007h)  [0] 0h 0: Normal  (Initial value )  \n1: Vertical Inverted  \nHREVERSE  ― [1] 0h 0: Normal  (Initial value )  \n1: Horizontal Inverted  \n \n \n \nNormal and Inverted Drive Outline in Vertical Direction ( TOP VIEW ) \n \n \n \nNormal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)  \n  In normal mode In inverted mode\n(Chip outline) (Chip outline)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)\nIn normal mode In inverted mode\n(Chip outline ) (Chip outline )A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)A1-Pin P1-Pin\nA11-Pin P11-PinV (+)\nH (+)\nIMX327LQR -C \n \n77 \n Shutter and Integration Time Settings  \nThis sensor has a variable electronic shutter function that can control the integration time in line units. In addition,  this \nsensor performs rolling shutter operation in which electronic shutter and readout operation are performed \nsequentially for each line.  \n \nNote)  For integration time control, an image which reflects the setting is output from the frame after the setting   \nchanges.   \n \nExample of Integration Time Setting  \nThe sensor\'s integration time is obtained by the following formula.  \n \nIntegration time  = 1 frame period  - (SHS1  + 1) × (1H period ) \n \n*1 The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register  \n VMAX value in master mode. The frame period is designated in 1H units, so the time is  determined by  \n(Number of lines × 1H period).  \n*2 See “Operating Modes” for the 1H period.   \n \nIn this section , the shutter operation and storage time are shown as in the figure below with the time sequence on the \nhorizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout  operation are \nnoted in line units.   \n \n \n \nImage Drawing of Shutter Operation  \n  Time base\nXVS\nSensorXHS\nLast line\nLast-1 line\nLast-2 line\n4 line\n1 line2 line3 line\nOutput\nblanking effective signal blanking effective signalChip bottom sideShutter timing\nReadout timing\nblankingIntegration time\nN frame N+1 frame\nChip top sideCSI-2\nPacketFS (Frame Start )\nFE (Frame End )\nBlanking\nEmbedded Data\nN frame N+1 frame\nIMX327LQR -C \n \n78 \n Normal Exposure Operation (Controlling the Integration Time in 1H Units) \nThe integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the \nintegration time is controlled by the SHS1 [17 :0] register. Set SHS1 [1 7:0] to a value between 1  and (Number of lines \nper frame - 1). When the sensor is  operating in slave mode, the number of lines per frame is determined by the XVS \ninterval (number of lines), using the input XHS interval as the line unit.   \nWhen the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register.  \nThe number of lines per frame differs according to the operating mode.  \n \nRegisters Used to Set the Integration Time in 1H Units  \nRegister name  Register details  (Chip ID  = 02h) \nInitial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nSHS1 [1 7:0] SHS1 [7:0]  20h \n(3020h)  [7:0] \n00000h Sets the shutter sweep time.  \n1 to (Number of lines per frame - 2) \n* 0 and number of lines per frame -1  \nsetting is prohibited  SHS1 [1 5:8] 21h \n(3021h)  [7:0] \nSHS1 [1 7:16] 22h \n(3022h)  [1:0] \nVMAX [1 7:0] VMAX [7:0]  18h \n(3018h)  [7:0] \n00465h Sets the number of lines per frame  \n(only in master mode).  See “Operating  \nModes” for the setting value in  each mode.  VMAX [1 5:8] 19h \n(3019h)  [7:0] \nVMAX [1 7:16] 1Ah \n(301Ah)  [1:0] \n \n \n \nImage Drawing of Integration Time Control within a Frame  \n        Frame 5\nintegration time      Frame 4\nintegration timeXVS\nXHSTime base\nFrame 1 Output timimg…\nV-BLK Frame 2      Frame 2\nintegration timeReadout timing \nShutter timingIntegration time\nCommunication period\nSHS1=β SHS1=α\nCSI-2 Packet\nV-BLK Frame 3 V-BLK Frame 4 V-BLK Frame 5 V-BLKβ+1      Frame 3\nintegration timeFS (Frame Start )\nFE (Frame End )Embedded Data\nBlanking\nα+1 β+1 β+1\nIMX327LQR -C \n \n79 \n Long Exposure Operation (Control by Expanding the Number of Lines per Frame)  \nLong exposure operation can be performed by lengthening the frame period.  \nWhen the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse \ninterval.  \nWhen the sensor is operating in master mode, it is done by designating a larger register VMAX [1 7:0] value \ncompared to normal operation.  When the integration time is extended by increasing the number of lines, the rear V \nblanking increases by an equivalent amount.  \n \nAlthough the maximum value of long exposure operation changes in each modes, the maximum of long time \nexposure is approximately 1 s.  \nWhen set to a number of V lines or more than that noted for each operating mode, the imaging char acteristics are not \nguaranteed during long exposure operation.  \n \n \n \nImage Drawing of Long Integration Time Control by Adjusting the Frame Period  \n \n  XVS\nXHSTime base\nFrame 1V-BLK Frame 2 Frame 3V-BLK Frame 4      Frame 2\nintegration timeVMAX = 1600 d\nSHS1 = αVMAX = 1125 d\nSHS1 = α\nV-BLK V-BLK      Frame 3\nintegration time      Frame 4\nintegration time\nOutput timimgReadout timing \nShutter timing\nIntegration timeCommunication\nperiod\nBlanking\nEmbedded DataFS (Frame Start )\nFE (Frame End )\nα+1CSI-2 \nmodePacket\n...\nV-BLKα+1 α+1 α+1\nIMX327LQR -C \n \n80 \n Example of Integration Time Settings  \nThe example of register setting for controlling the storage time is shown below.  \n \nExample of Integration Time Settings  (In Full HD 1080p)  \nOperation  Sensor setting (register ) \nIntegration time  \nVMAX* SHS1** \nNormal frame rate  1125 1123 1H \n \n… … \nN (1125 - (N + 1)) H  \n \n… … \n1 1123H \n  \n* In sensor master mode. In slave mode, the interval is the same as XVS input.  \n** The SHS1 set ting value (N) is set between “ 1” and “the VMAX value (M) –  2”. \n  \nIMX327LQR -C \n \n81 \n Signal Output \nOutput Pin Settings  \nThe output formats of this sensor support the following modes.  \n \nLow voltage LVDS  serial  (2 ch / 4 ch  switching) DDR output  \nCSI-2 serial  (2 Lane / 4 Lane, RAW10 / RAW12)  output  \n The switching  for serial interface is made by the O MODE pin.  Establish the O MODE pin status before canceling \nthe system reset. (Do not switch  this pin status during operation.)  Each mode is set using the register OPORTSEL. \nThe table below shows the output format settings.  \n \nList of Interface Switching  \nPin name  Pin Interface  Remarks  \nOMODE  pin Fixed to Low CSI-2 serial  High: OVDD  \nLow: GND  Fixed to High Low voltage LVDS serial  \n \nList of Output Interface Setting Register  \nRegister name  Register details  \n(Chip ID = 02h)  Initial \nvalue  Setting \nvalue  Description  Address  \n( ) : I2C bit \nOPORTSEL \n[3:0] 46h \n(3046h)  [7:4] Eh Dh Low voltage LVDS  serial 2  ch DDR  \nEh Low voltage LVDS  serial 4  ch DDR  \nN/A CSI-2 serial 2Lane  \nN/A CSI-2 serial 4Lane  \n * In CSI-2 output, set registers that  described in section “CSI -2 output setting”.  \n  \nIMX327LQR -C \n \n82 \n Each output pin is shown in the table below when setting low -voltage LVDS serial  2 ch / 4 ch output.  \n \nOutput Pins for Low LVDS  Serial  \nDOP/DOM  Low voltage LVDS  serial DDR output  \n2 ch 4 ch \nDLOM D Hi-Z Ch4 / M  \nDLOP D Hi-Z Ch4 / P  \nDLOM C Ch2 / M  Ch2 / M  \nDLOP C Ch2 / P  Ch2 / P  \nDLOM B Ch1 / M  Ch1 / M  \nDLOP B Ch1 / P  Ch1 / P  \nDLOM A Hi-Z Ch3 / M  \nDLOP A Hi-Z Ch3 / P  \n \n  \nIMX327LQR -C \n \n83 \n Low-voltage LVDS serial 2 ch / 4 ch output format is shown in the figure below . \nWhen setting 2 ch, after four data of SAV is output in the order of CH 1 and CH 2 pixel data is repeatedly output in \nthe same order and then four data of EAV is output in the same order to CH 1 and CH 2 respectively.  \nWhen setting 4 ch, after four data of SAV is  output in the order of CH 1, CH2 , CH3 and CH 4 pixel data is \nrepeatedly output  in the same order and then four  data of EAV is output in the same order to CH 1, CH2 , CH3 and \nCH4 respectively.   \nData is sent MSB first.  \n \nFor details, see drive timing in each mode in the section of "Operation Mode".   \n \n  \n \nOutput Format of Low voltage LVDS  Serial 2 ch / 4 ch  \n(Full HD 1080p)  \n SAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thSAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thSAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thSAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thDLCK\nCH1\nCH2\nCH3CH4\nP 0 P 1 P 2 P 3\nP 4n P 4n+1 P 4n+2 P 4n+3・・・ ・・・ ・・・ ・・・SAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thSAV\n1st\nSAV\n2nd\nSAV\n3rd\nSAV\n4th\nEAV\n1st\nEAV\n2nd\nEAV\n3rd\nEAV\n4thDLCK\nCH1\nCH2\nP 0 P 1\nP 2n P 2n+1・・・ ・・・2 ch\n4 ch\nDummy Dummy Dummy P 4n+4 P 2n+2 Dummy\nDummy Dummy\nIMX327LQR -C \n \n84 \n CSI-2 output \nThe output formats of this sensor support the following modes.  \n \nCSI-2 serial  2 Lane / 4 Lane,  RAW10 / RAW12  \n \nThe 2 Lane / 4 Lane serial si gnal output method using t his sensor  is described below.  \nComplied with the CSI -2, data is output using 2 Lane / 4 Lane.  The image data is output fro m the CSI -2 output pin. \nThe DMO 1P/DMO 1N are called the Lane1 data signal, the DMO 2P/DMO 2N are called the Lane2 data signal, the \nDMO 3P/DM O3N are called the Lane3 data signal, the DMO 4P/DMO 4N are called the Lane4 data signal. In addition, \nthe clock sig nals are output from DMCKP/DMCK N of the CSI -2 pins.  \nIn 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane2, Lane3 and \nLane4.  The bit rate maximum value is 891  Mbps  / Lane.  \nThe select of RAW10 / RAW12 is set by the register: CSI_DT_FMT [15:0] The number of output lanes is set by the \nregister: CSI_LANE_MODE [1:0] and the number of lanes physically connected is set by PHYSICAL_LAN E_NUM \n[1:0]. Unused lanes (when setting 2 lanes; DMO 3P / DMO 3N, DMO 4P / DMO 4N) are set to Hi -Z output by the setting. \nWhen the number of lanes more than CSI_LANE_MODE is set by  PHYSICAL_LANE_NUM, unused lanes output \nsignals conformed to MIPI standard.  \n \nRegister name  Register details  \n(Chip ID = 0 6h) Initial \nvalue  Setting \nvalue  Description  \nAddress  \n( ) : I2C bit \nCSI_DT_FMT  [15:0] 41h \n(3441 h) [7:0] \n0C0Ch  0A0A h RAW10  \n42h \n(3442 h) [7:0] 0C0Ch  RAW12  \nPHYSICAL_LANE_NUM \n[1:0] 07h \n(3407h)  [1:0] 3h 0h Setting prohibited  \n1h 2Lane  \n2h Setting prohibited  \n3h 4Lane  \nCSI_LANE_MODE [1:0]  43h \n(3443h)  [1:0] 3h 0h Setting prohibited  \n1h 2Lane  \n2h Setting prohibited  \n3h 4Lane  \n \nThe formats of RAW12 and RAW10 are shown below.  \n \n \n \nThe Example of Format of RAW12 / RAW10 \n  → RAW 12 FormatP0P1P2P3\nP0\n[4]P0\n[5]P0\n[6]P0\n[7]P0\n[8]P0\n[9]P0\n[10]P0\n[11]P1\n[4]P1\n[5]P1\n[6]P1\n[7]P1\n[8]P1\n[9]P1\n[10]P1\n[11]P0\n[0]P0\n[1]P0\n[2]P0\n[3]P1\n[0]P1\n[1]P1\n[2]P1\n[3]P2\n[4]P2\n[5]P2\n[6]P2\n[7]P2\n[8]P2\n[9]P2\n[10]P2\n[11]P3\n[4]P3\n[5]P3\n[6]P3\n[7]P3\n[8]P3\n[9]P3\n[10]P3\n[11]\n→ RAW 10 Format\nP0\n[4]P0\n[5]P0\n[6]P0\n[7]P0\n[8]P0\n[9]P1\n[4]P1\n[5]P1\n[6]P1\n[7]P1\n[8]P1\n[9]P0\n[0]P0\n[1]P0\n[2]P0\n[3]P1\n[0]P1\n[1]P1\n[2]P1\n[3]P2\n[4]P2\n[5]P2\n[6]P2\n[7]P2\n[8]P2\n[9]P3\n[4]P3\n[5]P3\n[6]P3\n[7]P3\n[8]P3\n[9]P2\n[2]P2\n[3]P3\n[2]P3\n[3]P2\n[0]P2\n[1]P3\n[0]P3\n[1]…\n…\nIMX327LQR -C \n \n85 \n The each formal of  2 Lane and 4 Lane are shown below.  \n \n \n2 Lane / 4 Lane Output Format  \n  Sensor\nP0P1a) 2 Lane-RAW 12\nP2 P3 PH …P0\n[11:4 ]P0\n[3:0]\nP1\n[11:4]P1\n[3:0]\nP2\n[11:4]P2\n[3:0]P3\n[11:4]\nP3\n[3:0]…\nPHP4\n[11:4]P4\n[3:0]\nP5\n[11:4 ]P5\n[3:0]\nP6\n[11:4 ]P6\n[3:0]P7\n[11:4 ]\nP7\n[3:0]…\nSensor\nP0 P1b) 2 Lane-RAW 10\nP2 P3 PH …P0\n[9:2]\nP0[1:0]\nP1\n[9:2]P1[1:0]P2\n[9:2]P2[1:0]\nP3\n[9:2]P3[1:0]\n…\nP4\n[9:2]PHP8\n[9:2]\nP4[1:0]P5\n[9:2]\nP5[1:0]P6\n[9:2]P6[1:0]P7\n[9:2]\nP7[1:0]\n…P9\n[9:2]\nSensor\nP0 P1c) 4 Lane-RAW 12\nP2 P3 PH …P0\n[11:4 ]\nP0\n[3:0]P1\n[11:4 ]\nP1\n[3:0]\nP2\n[11:4]P2\n[3:0]P3\n[11:4 ]\nP3\n[3:0]…\nPH\nP4\n[11:4]P4\n[3:0]\nP5\n[11:4]P5\n[3:0]\nP6\n[11:4 ]\nP6\n[3:0]P7\n[11:4 ]\nP7\n[3:0]…\nPH\nPHP8\n[11:4 ]\nP8\n[3:0]P9\n[11:4 ]\nP9\n[3:0]\nP10\n[11:4 ]P10\n[3:0]P11\n[11:4 ]\nP11\n[3:0]\nP12\n[11:4 ]P12\n[3:0]\nP13\n[11:4 ]P13\n[3:0]\nP14\n[11:4]\nP14\n[3:0]P15\n[11:4 ]\nP15\n[3:0]…\n…\nSensor\nP0 P1d) 4 Lane-RAW10\nP2 P3 PH …P0\n[9:2]\nP0[1:0]\nP1\n[9:2]P1[1:0]\nP2\n[9:2]P2[1:0]\nP3\n[9:2]P3[1:0]\n…\nP4\n[9:2]PH\nP8\n[9:2]P4[1:0]\nP5\n[9:2]P5[1:0]\nP6\n[9:2]P6[1:0]P7\n[9:2]\nP7[1:0]\n…\nP9\n[9:2]PH\nPHP10\n[9:2]\nP11\n[9:2]\nP8[1:0]P9[1:0]P10[1 :0]P11[1: 0]\nP12\n[9:2]P13\n[9:2]\nP14\n[9:2]\nP15\n[9:2]\nP12[1:0 ]P13[1:0 ]P14[1:0 ]P15[1:0 ]P16\n[9:2]\nP17\n[9:2]\nP18\n[9:2]\nP19\n[9:2]…\n…DMOPA/DMOMA\nDMOPB/DMOMBDMO1P/DMO 1N\nDMO2P/DMO 2N\nDMOPA/DMOMA\nDMOPB/DMOMB\nDMOPC/DMOMC\nDMOPD/DMOMD\nDMOPA/DMOMA\nDMOPB/DMOMB\nDMOPC/DMOMC\nDMOPD/DMOMD\nIMX327LQR -C \n \n86 \n MIPI Transmitter  \nOutput pins  (DMO1P, DMO1N, DMO2P, DMO2N, DMO3P, DMO3N, DMO4P, DMO4N, DMCKP, DMCKN )  are \ndescribed in this section.  \n \n \n \nRelationship between Pin Name and MIPI Output Lane \n \nThe pixel signals are output by the CSI -2 High- speed serial interface.   \nSee the MIPI Standard  \n・MIPI Alliance Standard for Camera Serial Interface 2 (CSI -2) Version 1.01.00  \n・MIPI Alliance Specification for D -PHY Version 1 .00.00 \n \nThe CSI -2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after  \nconverting pixel signals to it. Insert external resistance in differential pai r in a series or use cells with a built -in \nresistance on the Receiver side. When inserting an external resistor, as close as possible to the Receiver.  The \ndifferential signals maintain a constant interval and reach the receiver with the shortest wiring length possible to \navoid malfunction. The maximum bit rate of each Lane are 891  Mbps  / Lane.  \n \n \n \nUniversal Lane Module Functions  \n \n  Sensor \nDMO 1N\nDMO 2N\nDMO 3N\nDMO 4NDMO 1P\nDMO 2P\nDMO 3P\nDMO 4P\nDMCKNDMCKPN6\nP6\nN8\nP8\nN5\nP5\nN9\nP9\nN7\nP7+\n-\n+\n-\n+\n-\n+\n-\n+\n-Data Lane 1\nData Lane 2\nData Lane 3\nData Lane 4\nClock Lane\nLane Control\nand\nInterface Logic\nHS\n-TxLP\n-TxDp\nDnTx\nProtocol Side Line SideClock\nData\nControl\nIMX327LQR -C \n \n87 \n Output Pin Bit Width Sele ction  \nThe output pin width can be selected from 10-bit or 12 -bit output using the register ODBIT.  \nWhen low -voltage LVDS serial output, continuous data is output MSB first by 10- bit and 12- bit output setting \nrespectively. 10-bits  sync code are output when ODBIT = 0 (10-bit output), and 12-bit sync codes are output when \nODBIT = 1 (12 -bit output).   \n \nOutput Pin Bit Width Selection Setting Register  \nRegister \nname  Register details  (Chip ID  = 02h) Initial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nODBIT  ― 46h \n(3046 h) [0] 1h 0: 10 bit \n1: 12 bit \n \n  \n \n \n  \nIMX327LQR -C \n \n88 \n ODBIT  = 0 (Low voltage LVDS serial 10  bit output ) \n \n \n \nExample of Data format in low -voltage LVDS serial 10- bit output  \n \nODBIT  = 1 (Low voltage LVDS  serial 12 bit output )  \n \n  \n \nExample of Data format in low -voltage LVDS serial 12- bit output  \n \nNumber of Internal A/D Conversion Bits Setting  \nThe number  of internal A/D conversion bits can be selected from 10 bits or 12 bits by the register ADBIT. See the \nsection of “Operating Modes” for the correspondence with each mode.  \n \nList of Bit Width Selection  \nRegister \nname  Register details  \n*1: Chip ID = 02h \n*2: Chip ID = 03h  Initial value  Setting value  \nRegister  Address  \n( ) : I2C bit \nADBIT  ― 05h *1 \n(3005h)  [0] 1h 0: 10 bit \n1: 12 bit \nADBIT1[7:0] ― 29h *2  \n(3129h)  [7:0] 1Dh 10 bit: 1Dh \n12 bit: 00h \nADBIT2[7:0] ― 7Ch *2  \n(317Ch)  [7:0] 12h 10 bit: 12h \n12 bit: 00h \nADBIT3[7:0] ― ECh *2 \n(31ECh)  [7:0] 37h 10 bit: 37h \n12 bit: 0Eh \n \n  P0[9]\nP0[8]\nP0[7]\nP0[6]\nP0[5]\nP0[4]\nP0[3]\nP0[2]\nP0[1]\nP0[0]DCK\nCHx\n(x = 1 - 4)\nP 0\nP 1DCK\n・・・・・・\nP1[9]\nP1[8]\nP1[7]\nP1[6]\nP1[5]\nP1[4]\nP1[3]\nP1[2]\nP1[1]\nP1[0]\n・・・CHx\n(x = 1 - 4)\nMSB FirstP0[9]\nP0[8]\nP0[7]\nP0[6]\nP0[5]\nP0[4]\nP0[3]\nP0[2]\nP0[1]\nP0[0]DCK\nCHx\n(x = 1 - 4)\nP0[10]P0 [11]\nP 0\nP 1DCK\n・・・・・・\nP1[9]\nP1[8]\nP1[7]\nP1[6]\nP1[5]\nP1[4]\nP1[3]\nP1[2]\nP1[1]\nP1[0]P1[10]P1 [11]\n・・・CHx\n(x = 1 - 4 )\nMSB First\nIMX327LQR -C \n \n89 \n Output Rate Setting  \nThe sensor output rate is determined uniformly by the sensor operating mode and the output format. See the  \nsection of “Operating Modes” for the relationship between each setting and the frame rate, data rate and data bit  \nrate. The registers related to mode setting are shown in the table below.   \n \nRelated Registers for Setting Operation Mode  \nRegister name  Register details  (Chip ID  = 02h) Initial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nWINMODE  [2:0] ― 07h \n(3007h)  [6:4] 0h 0: Full HD 1080p  \n1: 720 p \n4: Window cropping from Full HD 1080p  \nFRSEL  [1:0] ― 09h \n(3009h)  [1:0] 1h 1: 60 frame / s  \n2: 30 frame / s  \n0,3: Setting prohibited  \n \nOutput Signal Range  \nIn sub LVDS output mode,  the sensor output has 10  bit or 1 2 bit gray scale according to the setting. The output is not \nperformed at full range and the range is the values shown in the table below   \nSee the item of “Sync Codes” in the section of “Operating Modes” f or the sync codes.  \n \nOutput Gradation and Output Range (Low voltage LVDS Output)  \nOutput gradation  Output value  \nMin. Max.  \n10 bit 001h  3FEh \n12 bit 001h  FFEh  \n \nIn CSI -2 output mode, the sensor output has either a 10  bit or 1 2 bit gradation, but output is not performed over the \nfull range, and the maximum output value is the 3 FFh value (10  bit output) and the FF Fh one (12 bit output).  \nThe output range for each output gradation is shown in the table below.  \n \nOutput Gradation and Output Range (CSI-2 Output)  \nOutput gradation  Output value  \nMin. Max.  \n10 bit 000h 3FFh \n12 bit 000h FFFh \n \n \n  \nIMX327LQR -C \n \n90 \n INCK Setting  \nThe available operation mode varies according to INCK frequency. Input either 37.125 MHz or  74.25 MHz for INCK \nfrequency.  The INCK setting register and the list of  INCK setting are shown in the table below.  \n \nINCK  Setting Register  \nRegister \nname  Register details   \n*1: Chip ID = 02h \n*2: Chip ID = 03h \n*3: Chip ID = 0 6h Initial \nvalue  INCK  = 37.125 MHz INCK  = 74.25 MHz \nRegister  Address  \n( ) : I2C bit 1080p  \nLVDS  1080p  \nCSI-2 720p 1080p  \nLVDS  1080p  \nCSI-2 720p \nINCKSEL1  ― 5Ch  *1 \n(305Ch)  [7:0] 0Ch 18h 18h 20h 0Ch 0Ch 10h \nINCKSEL2  ― 5Dh  *1 \n(305Dh)  [7:0] 00h 00h 03h 00h 00h 03h 00h \nINCKSEL3  ― 5Eh  *1 \n(305Eh)  [7:0] 10h 20h 20h 20h 10h 10h 10h \nINCKSEL4  ― 5Fh  *1 \n(305Fh)  [7:0] 01h 01h 01h 01h 01h 01h 01h \nINCKSEL5  ― 5Eh  *2  \n(315Eh)  [7:0] 1Bh 1Ah 1Ah 1Ah 1Bh 1Bh 1Bh \nINCKSEL6  ― 64h  *2  \n(3164h)  [7:0] 1Bh 1Ah 1Ah 1Ah 1Bh 1Bh 1Bh \nINCKSEL 7 ― 80h  *3 \n(3480h) [7:0] 92h 49h 49h 49h 92h 92h 92h \n \nRegister Hold Setting  \nRegister setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame \nby the register REGHOLD. Setting REGHOLD = 1 at the start of register  communication period prevents the \nregisters t hat are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting \nREGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of  communication period of the desired \nframe to reflect the register.   \n \nRegister Hold Setting Register  \nRegister \nname  Register details  (Chip ID  = 02h) \nInitial \nvalue  Setting value  \nRegister  Address  \n( ) : I2C bit \nREGHOLD  ― 01h \n(3001h)  [0] 0h 0: Invalid  \n1: Valid  (Register hold)  \n \n \nRegister Hold Setting  \n  XVS\nREGHOLD=1\nRegister setting A\nRegister A\nis not reflected. Register setting B\nRegister A\nRegister BRegister CRegister Dare reflected. Packet\n(CSI-2)\nlinesFS (frame start)\nFE (frame end)\nEmbedded dataCommunication period\nCommunication prohibited periodBlanking\n6H 6H 6H 6H\nREGHOLD=0\nRegister setting C Register setting D\nRegister B\nis not reflected. Register C\nis not reflected. Register reflection timing\nIMX327LQR -C \n \n91 \n Software Reset (Low voltage LVDS serial only)  \nThis function is prohibited in CSI -2 output mode.  \nSoftware reset can be performed by register setting using the register SW_RESET.Sensor reset is performed by \nsetting SW_RESET = 1. However, the communication to continuous address  cannot use.  The registers become \ninitial state and standby 500 ns after setting SW_RESET = 1.  The SW_RESET signal returns to "0" automatically.   \nThe D LOPA-D/DLOMA-H/DCKP/DCKM terminal will be Hi -Z. \nThe XVS and XHS output High in master mode.  Input High to the XVS and XHS before setting SW_RESET = 1 in \nslave mode.  Follow the sequence in the item of "Standby Mode" to perform register initial setting and standby cancel \nfrom standby  state.  \n \nSoftware Reset Register Setting  \nRegister \nname  Register details  (Chip ID  = 02h) \nInitial value  Setting value  \nRegister  Address  \n( ) : I2C bit \nSW_RESET  ― 03h \n(3003h)  [0] 0h 0: Normal Operation  \n1: Reset  \n \n \n \nSoftware Reset  \n  DATASoftware Reset\nSW_RESET = 1\u3000Write\nDOP / DOM500[ns]\nStandby\nXVS / XHS\n(Slave mode）InvalidSW_RESET*The register value \nautomatically returns to 0.\nInvalidXVS / XHS\n(Master mode）High\nHigh High4-wire\nI2CXCE\nSCK\nSDI DATA [7:0]High\nSCL\nSDA DATA [7:0] ACKInvalid\nHigh\nHigh ACK Invalid\nIMX327LQR -C \n \n92 \n Mode Transitions  \nWhen changing the operating mode during sensor drive operation,  set via sensor standby.  However, t hese \ntransitions that described below can be transitions without standby.  \n \n◆ Change the number of vertical lines (In sensor master mode, change the VMAX. In sensor slave mode, change \nthe period of XVS input.)  \n◆ Horizontal and vertical scan direction. (When the vertical scan direction  is changed, an invalid frame generates \nduring transition.)  \n◆ Change the HCG mode and LCG mode.  \n◆ Change the mode between All -pixel scan and Window cropping. (However, I t is case that transition s by not \nchanging register HMAX and FRSEL.  In addition, an invalid frame generates during transition. ) \n When changing input INCK frequency (register INCKSEL1, INCKSEL2, INCKSEL3,  INCKSEL 4, INCKSEL 5, \nINCKSEL6, and INCKSEL 7 change) or when operating m ode transition that changes output bit width (register \nODBIT) or output format (register  OPORTSEL [3:0]), always start the operation via sensor standby after changing \nmode during standby following the standby cancel sequence.  \n \nWhen changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the  \nHigh / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at  \nthe frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform  \nsystem clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off  \nsequence". Execute initial setting again because the register settings become def ault state after system clear.  \n  \nIMX327LQR -C \n \n93 \n Power -on and Power -off Sequence  \nPower -on sequence  \n1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DV DD) →1.8 V  power \nsupply (OV DD) → 2.9 V power supply (AV DD). In addition, all pow er supplies should finish rising  within 200 ms.  \n2. Start master clock (INCK) input after turning On the power supplies.  \n3. The register values are undefined immediately after power -on, so the system must be cleared. Hold XCLR at  Low \nlevel for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear \nare the default values.)  In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply \n(OV DD). \n4. The system clear is applied by setting XCLR to High level. However, the maser clock needs to stabilize before \nsetting the XCLR pin to High level.  \n5. Make the sensor setting by register communication after the system clear. A period of 20 µ s or more should  be \nprovided after setting XCLR High before inpu tting the communication enable signal XCE.  In I2C communication, \nXCE is fixed to High.  \n \n \n \nPower -on Sequence  \n \nItem Symbol  Min. Max.  Unit \n1.2 V power supply rising → 1.8 V power supply rising  T0 0 ― ns \n1.8 V power supply rising →  2.9 V power supply rising  T1 0 ― ns \nRising time of all power supply  T2 ― 200 ms \nINCK active → Clear OFF  TLOW 500 ― ns \nClear OFF → Communication start  TXCE 20 ― µs \nStandby OFF (communication)   \n→ External input XHS,XVS (slave mode only)  TSYNC 20 ― ms 2.9 V power supply (AV DD)\n1.8 V power supply (OV DD)\n1.2 V power supply (DV DD)\n In slave mode, hold the high impedance state until the power supplies have finished rising.Wait for the clock to stabilize\nbefore setting XCLR High. XCLRINCK\nSDA\nSCL\nXVS\nXHSHi-ZTLOW\nTXCET1 T0T2\nClock Lane\nData Lane\n2/4 LANEInitial settingStandby mode cancel\nTSYNCDepend on the rising of \n1.8V power supply\nLP00 LP10 LP11\nLP00 LP01 SoTStreaming\nULPSULPS\nexitLP10 LP11LP01 LP00\nLP00\nINIT\nMasterSoTSDI\nSCKInitial settingStandby mode cancel\nXCERise up after\n1.8V power is supplied\nRise up after\n1.8V power is suppliedI2C\n4-wire\nCSI-2\nOutputInput before power-On\nis available.\nIMX327LQR -C \n \n94 \n Power- off sequence  \nTurn Off  the power supplies so that the pow er supplies fall in order of 2.9  V power supply (AV DD) → 1.8 V power  \nsupply (OV DD) → 1.2 V power supply (DV DD). In addition, all power supplies should falling within 200 ms.  Set each \ndigital input pin (INCK, XCE, SCK, SDI , XCLR, XMASTER, OMODE, XVS, XHS) to 0 V before the 1.8 V power \nsupply (OV DD) falls.   \n \n \n \nPower -off Sequence  \n \nItem Symbol  Min. Max.  Unit \nStandby ON (communication) → LP11 mode start  TSTB Until FE  ― \nLP00 → XCLR falling  TCLR 128 ― cycle  \n2.9 V power shut down → 1.8 V power shut down  T4 0 ― ns \n1.8 V power shut down → 1.2 V power shut down  T5 0 ― ns \nShut down time of all power supply  T6 ― 200 ms \n  XCLRINCK\nSDA\nSCL\nXVS\nXHSTCLR\nStandby -On\nTSTBT4 T5T6\n2.9 V power supply (AVDD)\n1.8 V power supply (OV DD)\n1.2 V power supply (DV DD)\nClock Lane LP11Streaming\nLP11ULPS\nULPSLP00\nLP00 Data Lane\n2/4 LANESDI\nSCKStandby -On\nXCE\nFixed  to 0 before\nthe power supplies have finished fowling .4-wireI2CDepend on the falling of\n1.8V power supplyFixed  to the high impedance state  or 0 before\nthe power supplies have finished fowling .\nIMX327LQR -C \n \n95 \n Sensor Setting Flow  \nSetting Flow in Sensor Slave Mode  \nThe figure below shows operating flow in sensor slave mode.  \nFor details of "Power -on" to "Reset cancel", see the item of "Power -on sequence" in this section.  \nFor details of “Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \n“Standby setting (power save mode) can be made by setting the STANDBY register to “1” during “Operation”.   \n \n \n \nSensor Setting Flow (Sensor Slave Mode)  \n  Power-on\nSystem clear\nXCLR pin : Low      High\nRegister settings\nWait for internal regulator stabilization\nWait for image stabilization\nOperation INCK input\nXVS and XHS input start Standby cancel\nSTANDBY=0 Standby setting\n(power save mode)\nSTANDBY=1\nRegister changes\nShutter\nGain\nOtherPin settingsStart\nXVS and XHS input \nstopChange to settings \nafter standby releaseINCK input before\npower -on is available .\nIMX327LQR -C \n \n96 \n Setting Flow in Sensor Master Mode  \nThe figure below shows operating flow in sensor master  mode.  \nFor details of "Power -on" to "Reset cancel ", see the item of "Power on sequence" in this section.  \nFor details of “Standby cancel" until "Wait for image stabilization", see the item of "Standby mode".  \nIn master mode, “Master mode start” by setting register XMSTA to “0” after “Waiting for  internal r egulator \nstabilization”  \n“Standby setting (power save mode) can be made by setting the STANDBY register to “1” during “Operation”. This  \ntime, set "master mode stop" by setting XMSTA to "1".  \n \n \n \nSensor Setting Flow (Sensor Master  Mode)  \n  Power-on\nRegister settings\nStandby cancel\nSTANDBY=0\nWait for image stabilization\nOperation INCK input\nMaster mode start\nXMSTA=0\nStandby setting\n(power save mode)\nSTANDBY=1Master mode stop\nXMSTA=1 Wait for internal regulator stabilization\nXVS and XHS output start Pin settingsStart\nSystem clear\nXCLR pin : Low     High\nchange to settings\nafter standby release\nRegister changes\nShutter\nGain\nOtherINCK input before\npower -on is available .\nIMX327LQR -C \n \n97 \n Peripheral Circuit  \n \n \nApplication circuits shown are typical examples illustrating the operation of the devices.  \nSony cannot assume responsibility for any problems arising out of the use of these circuits or for  \nany infringement of third party and other right due to same.  \n  D-PHY\nCommon GNDPLL\nP3INCKA7 VDDHCP\nCP\nB7VSSHCP\nA5VRLFR\nVRLST\nB5\n1µF1µFBIASRampA9 A4 A6VDDHAN\nVDDHAN\nVDDHPX\nB9VSSHAN\nVSSHAN\nB4V\nScanA8\nB8 B6PixelVDDHPX\nVSSHPX\nVSSHPXComp CounterVDDLCN1.0µF\n4.7µF\n4.7µF\n4.7µF4.7µF\nD11VDDLCN4.7µF\n4.7µF\nM10 D10 C11VBGR\n0.22µF\nVSSLCN\nVSSLCNLogic\nN3 L11 L8 L5 E10 D8 D4VSSLSC\nVSSLSCVSSLSCVSSLSCVSSLSC\nVSSLSC\nVSSLSCK8 VDDLSCK5 VDDLSC\n4.7µF\nE8 VDDLSCE4 VDDLSC\n4.7µFAnalog 2.9V Digital 1.2V\nA3VLOADLM\n1.0µFLVDS/CMOS\nK3 E3 D3 C3VSSMIFVSSMIFVSSMIF\nVSSMIF\nDLOPx/DLOMxVSSLIFVSSLIF\nVSSLIF\nVSSLIFM5 L7 L6\nDMOxP/DMOxNK7 VDDLIF\nVDDLIF0.01µF\n0.01µF\n4-wire serial\ncommunication\nXHSL10\nXVSH11\nOMODEJ10\nXMASTERF11M2VSSMIFDigital 1.8V\nM1VDDMIF\n0.01µF\nL3VSSMIF\nXTRIGK11\nXCLRK10J11TOUTG11\nG10\nH10XCE\nSCK\nSDIDigital 1.8V\nG11\nG10\nH10XCE\nSCK\nSDIF10SDO\nDigital\nI/F1kΩ\n1kΩ\nF10SDO OPENI2C serial \ncommunication\nE2\nG2DLOPA\nDLCKPE1\nG1DLOMA\nDLCKMF2\nH2DLOPB\nDLOPCF1\nH1DLOMB\nDLOMC\n100Ω+\n-100Ω+\n-100Ω+\n-100Ω+\n-LVDS serial output\nClock3ch\n1ch\n2chP5DMO3PN5\nDMO3N\nP6\nN7DMO1P\nDMCKPN6\nP7DMO1N\nDMCKN\nP8\nP9DMO2P\nDMO4PN8\nN9DMO2N\nDMO4N+\n-\n+\n-\n+\n-+\n-+\n-CSI-2 serial output\nClock laneMIPI 1Lane\nMIPI 2LaneMIPI 3Lane\nMIPI 4Lane\nTerminal resistance: 100 Ω\nIsometric wiring of differential signalM11\nM3VSSMIFK6\nDigital\nI/FVSSLIF\nVSSLIFVSSLIFM9 M8 M7 B3VSSHPX\nJ2DLOPD\nJ1DLOMD\n100Ω+\n-4ch\nTENABLEE11 OPENC10TAMON OPENOPENM610µF\n10µF\n10µF\nIMX327LQR -C \n \n98 \n Spot  Pixel Specifications \n(AV DD = 2.9 V, OV DD = 1.8 V, DVDD = 1.2 V, Tj = 60 ˚C, 30 frame/s , Gain : 0 dB) \nType of distortion  Level  Maximum distorted pixels in each zone  Measurement \nmethod  Remarks  \n0 to II\' Effective  \nOB III Ineffective  \nOB \nBlack or white \npixels at high light  TBD % < D   TBD  No evaluation \ncriteria applied 1  \nWhite pixels  \nin the dark  TBD  mV < D   TBD   No evaluation \ncriteria applied 2 1/30 s storage \nBlack pixels at  \nsignal saturated    D < TBD  mV TBD   No evaluation \ncriteria applied 3  \n \nNote)  1. Zone is specified based on all -pixel drive mode  \n 2. D Spot pixel level  \n 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.  \n \nZone Definition  \n \n  10\n4 4OB side ignored area 2\n(5, 13) (1, 13)(1, 1)\nV.OB\n(1941 , 12)(5, 3)\nZoneII \'ZoneIII\n3Vertical effective OB\n(1941 , 1109 )(1945 , 1109 )(1945 , 12)\n19371097\nDummy\nZoneIII\nIMX327LQR -C \n \n99 \n Notice on White Pixels  Specifications  \n \nTBD  pcs\nTBD  pcs\nTBD  pcs\nTBD  pcs\nTBD  pcsAnnual number of occurrence\n50.0 mV or higher\n72.0 mV or higherWhite Pixel Level (in case of integration time = 1/30 s)\n(Tj =  60 ˚ C / LCG mode)\n5.6 mV or higher\n10.0 mV or higher\n24.0 mV or higher\n \n \n \n   After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors,  \n and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point  \n effects shall be hereinafte r referred to as "White Pixels".) Unfortunately, it is not possible with current scientific  \n technology for CMOS image sen sors to prevent such White Pixels. It is recommended that when you use CMOS  \n image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic  \n compensation systems for White Pixels in dark signals and establishmen t of quality assurance standards.  \n Unless the Seller\'s liability for White Pixels is otherwise set forth in an agreement between you and the Seller,  \nSony Semiconductor Solutions Corporation  or its distributors (hereinafter collectively referred to as the "Seller")  \nwill, at the Seller\'s  expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered  \nby the Seller  are found to be to the Seller\'s satisfaction, to have over the allowable range of White Pixels as set forth \nabove under the heading "Spot Pix els Specifications", within the period of three months after the delivery  date of  \nsuch CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not  assume any liability \nafter you have incorporated such CMOS image sensors int o other products.  \n Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated,  \n altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS  \n image sensors s hipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you  \nover three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions  \nCorporation  nor its  distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising \nfrom or in  connection with White Pixels at your costs and expenses.  \n \n \n  [For Your Reference] The Annual Number of White Pixels Occurrence  \nThe chart below shows the predictable data on the annual number of White Pixels occurren ce in a single -story  \nbuilding  in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against  \nthe annual White Pixels, such as adoption of automatic compensation systems appropriate for each annua l \nnumber of W hite Pixels  occurrence .  \n  The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels  \n  calculated  according to structures and electrical properties of each device. Moreover, the data in the chart is  \n  for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.  \n \n  Example of Annual Number of Occurrence  \n \n \n  Note 1)  The above data indicates the number of White Pixels occurrence when a  CMOS image sensor is left  \n    for a year. \n  Note 2)  The annual number of White Pixels occurrence  fluctuates depending on the CMOS image sensor storage  \n    environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects)  \n    and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an  \n    example of test data with experiment s that have being conducted over a specific time period and in  \n    a specific environment.  \n  Note 3)  This data does not guarantee the upper limits of the number of White Pixels occur rence.  \n \n  For Your Reference:  \n  The annual number of White Pixels occurrence  at an altitude of 3,000 meters is from 5 to 10 times more than that  \n  at an  altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas  \n  such as London and New York, the density of cosmic ray s increases due to a difference in the geomagnetic  \n  density, so the annual number of White Pixels occurrence  in such areas approximately doubles when compared  \n  with that in Tokyo.  \n \nMaterial_No.03 -0.0.9 \nIMX327LQR -C \n \n100 \n Measurement Method for Spot Pixels  \nAfter setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage \nconditions. Configure the drive circuit according to the example and measure.  \n \n1. Black or white pixels at high light  \nAfter adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 650 mV, \nmeasure the local dip point (black pixel at high light, V iB) and peak point (white pixel at high light, V iK) in the Gr / \nGb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.  \n \nSpot pixel level D = ((V iB or V iK) / Average value of Vi) × 100 [%]  \n \nWhite pixel\nViKViB\nVi (i = R, G, B, VG = 650 mV )\nBlack pixel \n \nSignal output waveform of R / G / B channel  \n \n2. White pixels in the dark  \nSet the device to a dark setting and measure the local peak point of the signal output waveform,  using the \naverage value of the dark signal output as a reference.   \n \n3. Black pixels at signal saturated Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.  \n \nLevel DVsat (Min = 913 mV ) Black pixel\nOB output \n \nSignal output waveform of R/G/B channel  \n  \nIMX327LQR -C \n \n101 \n Spot  Pixel Pattern Specification  \nWhite Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and \ncounted.  \n \nList of White Pixel, Black Pix el and Bright Pixel Pattern  \n2No. Pattern\n●● 1\n●\n●It provides by color filter\narray described in the left .R\nBG\nG\nSame color\nSame colorRejectedWhite pixel\nBlack pixel\nBright pixel\nRejected\n \n \nNote)   1.”●” shows  the position of white pixel, black pixel and bright pixel.  \nWhite pixel, black pixel and bright pixel are specified separately according the pattern.  \n(Example: If a black pixel and a white pixel is in the pattern No.1 respectively, they are not judged to  \nbe rejected.)  \n2. When one or more spot pixels indicated “Rejected” is selected and removed.  \n3. Spot pixels other than described in the table above are all counted including the number of allowable  \nspot pixels by zone.  \n  \nIMX327LQR -C \n \n102 \n Marking  \n  \n\nIMX327LQR -C \n \n103 \n Notes On Handling  \n \n   1. Static charge prevention  \n Image sensors are easily damaged by static discharge. Before handling be sure to take the following  \n protective measures.  \n  (1) Either handle bare handed or use non -chargeable gloves, clothes or material.  \n   Also use conductive shoes.  \n  (2) Use a wrist strap when handling directly.  \n  (3) Install grounded conductive mats on the floor and working table to prevent the generation of static  \n   electricity.  \n  (4) Ionized air is recommended for discharge when handling image sensors.  \n  (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.  \n \n 2. Protection from dust and dirt  \n Image sensors are packed and delivered with care taken  to protect the element glass surfaces from  \n harmful dust and dirt. Clean glass surfaces with the following operations as required before use.  \n  (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).  \n  (2) Do not touch th e glass surface with hand and make any object contact with it.  \n   If dust or other is stuck to a glass surface, blow it off with an air blower.  \n   (For dust stuck through static electricity, ionized air is recommended.)  \n  (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.  \n  (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or  \n   precool when moving to a room with great temperature differences.  \n  (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic  \n   protection just before use. Do not reuse the tape.  \n \n 3. Installing (attaching)  \n  (1) If a load is applied to the entire surface by a hard component, bending stress may  be generated  \n   and the package may fracture, etc., depending on the flatness of the bottom of the package.  \n   Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.  \n  (2) The adhesive may cause the marking on the  rear surface to disappear.  \n  (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and  \n   generate dust.  \n  (4) Acrylate  anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate  \n   instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold  \n   the product in place until the adhesive completely hardens. ( Reference ) \n  (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it . \n \n  \nIMX327LQR -C \n \n104 \n    4. Recommended reflow soldering conditions  \n The following items should be observed for reflow soldering.  \n  (1) Temperature profile for reflow soldering  \nControl item\n1. Preheating\n2. Temperature up (down )\n3. Reflow temperature\n4. Peak temperatureProfile (at part side surface )\n150 to 180 °C\n60 to 120 s\nOver 230 °C\n10 to 30 s\nMax. 5 °C/s\nMax. 240 ± 5 °C+4 °C/s or less (–6 °C/s or less )\nTemperature\nPeak 240 ± 5 °C\n230 °C\nMax. 5 °C/s\n–6 °C/s or less\n+4 °C/s \nor less180 °C\n150 °C10 to 30 s\n60 to 120 s\nReflow\nTimePreheating\n \n  (2) Reflow conditions  \n   (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the  \n    package does not exceed 245  °C. \n   (b) Perform the reflow soldering only one time.  \n   (c) Finish reflow soldering within 72 h after unsealing the degassed packing.  \n    Store the products under the  condition of temperature of 30 °C or less and humidity of  \n    70 %  RH or less after unsealing the package.  \n   (d) Perform re -baking only one time under the condition at 125  °C for 24 h.  \n  (3) Others  \n   (a) Carry out evaluation fo r the solder joint reliability in your company.  \n   (b) After the reflow, the paste residue of protective tape may remain around the seal glass.  \n    (The paste residue of protective tape should be ignored except remarkable one.)  \n   (c) Note that X -ray inspe ction may damage characteristics of the sensor.  \n \n 5. Others  \n  (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will  \n   be discolored.  \n  (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage  \n   or use in such conditions.  \n  (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical  \n   shocks or force.  \n  (4) Note that imaging characteristics of the sensor may be affected when approaching strong  \n   electromagnetic wave or magnetic field during operation.  \n(5) Note that image may be affected by the light leaked to optical black when using an infrared cut  \n filter that has transparency in near infrared ray area during s hooting subjects with high luminance.  \n \nMaterial_No.14 -0.0.6  \nIMX327LQR -C \n \n105 \n Package Outline  \n(Unit : mm)  \n \n\nIMX327LQR -C \n \n106 \n List of Trademark Logos and Definition Statements   \n \n \n \n    \n* Exmor R  is a trademark of Sony Corporation. The Exmor R  is a Sony\'s CMOS image sensor with significantly enhanced imaging  \n characteristics including sensitivity and low noise by changing fundamental structure of ExmorTM pixel adopted column parallel A/D converter  \n to back -illuminated type.  \n  \n* STARVIS is a trademark of Sony Corporation. The STARVIS is back -illuminated pixel technology used in  CMOS image sensors  \n for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 μm2 (color product, when imaging  \n with a 70 6 cd/m2 light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible -light and  \n near infrared light regions.  \nIMX327LQR -C \n \n107 \n Revision History  \nDate of  \nchange  Ver Page  Contain of Change  \n2017 /02/23 0.1 － First Edition  \n2017 /05/25 0.2 85 Correction ：d)2Lane-RAW10 -> d)4Lane-RAW10  \n105 Correction ：Package Outline  \n    \n    \n \n'}]
!==============================================================================!
### Component Summary: IMX327LQR-C

**Key Characteristics and Specifications:**

- **Type:** CMOS Solid-State Image Sensor
- **Diagonal Size:** 6.46 mm (Type 1/2.8)
- **Effective Pixels:** 2.13 M (1945 x 1097)
- **Total Pixels:** 2.16 M (1945 x 1109)
- **Recommended Recording Pixels:** 1920 x 1080 (approx. 2.07 M)
- **Operating Voltage:**
  - Analog: 2.9 V
  - Digital: 1.2 V
  - Interface: 1.8 V
- **Operating Temperature Range:** -30°C to 85°C
- **Power Consumption:** Low power consumption (exact values TBD in datasheet)
- **Package Type:** Not specified in the provided text
- **Moisture Sensitive Level:** Not specified in the provided text
- **Special Features:**
  - High sensitivity and low dark current
  - Electronic shutter with variable charge-integration time
  - Wide dynamic range (WDR) function
  - Supports multiple readout modes (e.g., all-pixel scan, window cropping)
  - 10-bit / 12-bit A/D converter
  - Supports I/O switching (Low voltage LVDS and CSI-2 output)

**Description:**
The IMX327LQR-C is a high-performance CMOS image sensor designed for color cameras, particularly in applications requiring high sensitivity and low noise. It features a back-illuminated structure that enhances its imaging capabilities, making it suitable for low-light environments. The sensor supports various output formats, including low-voltage LVDS and CSI-2, allowing for flexible integration into different systems.

**Typical Applications:**
The IMX327LQR-C is commonly used in:
- Surveillance cameras
- Factory automation (FA) cameras
- Industrial cameras
- Other imaging applications where high resolution and sensitivity are critical.

This sensor's ability to operate effectively in various lighting conditions and its support for high frame rates make it ideal for real-time imaging applications.