Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 15:51:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.335        0.000                      0                   64        0.147        0.000                      0                   64        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.335        0.000                      0                   64        0.147        0.000                      0                   64        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.775     7.558    U_UART/U_UART_RX/w_tick
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.116    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.124     8.240 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.482     8.722    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.675    15.016    U_UART/U_UART_RX/CLK
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[0]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y116         FDCE (Setup_fdce_C_CE)      -0.205    15.057    U_UART/U_UART_RX/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.775     7.558    U_UART/U_UART_RX/w_tick
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.116    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.124     8.240 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.482     8.722    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.675    15.016    U_UART/U_UART_RX/CLK
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism              0.281    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y116         FDCE (Setup_fdce_C_CE)      -0.205    15.057    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.704ns (21.311%)  route 2.599ns (78.689%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.775     7.558    U_UART/U_UART_RX/w_tick
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.116    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.124     8.240 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.391     8.631    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.677    15.018    U_UART/U_UART_RX/CLK
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[2]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y114         FDCE (Setup_fdce_C_CE)      -0.205    15.059    U_UART/U_UART_RX/tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.704ns (21.311%)  route 2.599ns (78.689%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.775     7.558    U_UART/U_UART_RX/w_tick
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.116    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.124     8.240 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.391     8.631    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.677    15.018    U_UART/U_UART_RX/CLK
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y114         FDCE (Setup_fdce_C_CE)      -0.205    15.059    U_UART/U_UART_RX/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.704ns (21.311%)  route 2.599ns (78.689%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          1.775     7.558    U_UART/U_UART_RX/w_tick
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.682 r  U_UART/U_UART_RX/tick_count_reg[4]_i_3/O
                         net (fo=1, routed)           0.433     8.116    U_UART/U_UART_RX/tick_count_reg[4]_i_3_n_0
    SLICE_X5Y114         LUT4 (Prop_lut4_I3_O)        0.124     8.240 r  U_UART/U_UART_RX/tick_count_reg[4]_i_1/O
                         net (fo=5, routed)           0.391     8.631    U_UART/U_UART_RX/tick_count_next
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.677    15.018    U_UART/U_UART_RX/CLK
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[4]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y114         FDCE (Setup_fdce_C_CE)      -0.205    15.059    U_UART/U_UART_RX/tick_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.820ns (25.838%)  route 2.354ns (74.162%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q
                         net (fo=22, routed)          0.923     6.706    U_UART/U_UART_TX/w_tick
    SLICE_X0Y114         LUT5 (Prop_lut5_I0_O)        0.124     6.830 r  U_UART/U_UART_TX/tx_done_reg_i_2/O
                         net (fo=3, routed)           0.450     7.280    U_UART/U_UART_TX/next
    SLICE_X2Y113         LUT6 (Prop_lut6_I4_O)        0.124     7.404 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.495     7.900    U_UART/U_UART_TX/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y113         LUT3 (Prop_lut3_I1_O)        0.116     8.016 r  U_UART/U_UART_TX/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.485     8.501    U_UART/U_UART_TX/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.679    15.020    U_UART/U_UART_TX/CLK
    SLICE_X2Y112         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)       -0.235    15.017    U_UART/U_UART_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.828ns (25.658%)  route 2.399ns (74.342%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.920     6.703    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     6.827 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.658     7.485    U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X5Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.609 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.821     8.430    U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.124     8.554 r  U_UART/U_BAUD_Tick_Gen/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.554    U_UART/U_BAUD_Tick_Gen/count_next[5]
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.029    15.321    U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.856ns (26.297%)  route 2.399ns (73.703%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.806     5.327    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.920     6.703    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X4Y110         LUT6 (Prop_lut6_I2_O)        0.124     6.827 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.658     7.485    U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_2_n_0
    SLICE_X5Y110         LUT5 (Prop_lut5_I2_O)        0.124     7.609 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.821     8.430    U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_2_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I0_O)        0.152     8.582 r  U_UART/U_BAUD_Tick_Gen/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.582    U_UART/U_BAUD_Tick_Gen/count_next[6]
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.680    15.021    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.075    15.367    U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.890ns (28.261%)  route 2.259ns (71.739%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.804     5.325    U_UART/U_UART_TX/CLK
    SLICE_X2Y114         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.892     6.735    U_UART/U_UART_TX/state[1]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  U_UART/U_UART_TX/bit_count_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.887     7.746    U_UART/U_UART_TX/bit_count_reg[2]_i_3__0_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.481     8.350    U_UART/U_UART_TX/bit_count_next
    SLICE_X1Y114         LUT4 (Prop_lut4_I2_O)        0.124     8.474 r  U_UART/U_UART_TX/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.474    U_UART/U_UART_TX/bit_count_reg[0]_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.678    15.019    U_UART/U_UART_TX/CLK
    SLICE_X1Y114         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[0]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.029    15.294    U_UART/U_UART_TX/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.884ns (28.124%)  route 2.259ns (71.876%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.804     5.325    U_UART/U_UART_TX/CLK
    SLICE_X2Y114         FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.892     6.735    U_UART/U_UART_TX/state[1]
    SLICE_X2Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  U_UART/U_UART_TX/bit_count_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.887     7.746    U_UART/U_UART_TX/bit_count_reg[2]_i_3__0_n_0
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  U_UART/U_UART_TX/bit_count_reg[2]_i_2/O
                         net (fo=3, routed)           0.481     8.350    U_UART/U_UART_TX/bit_count_next
    SLICE_X1Y114         LUT5 (Prop_lut5_I3_O)        0.118     8.468 r  U_UART/U_UART_TX/bit_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.468    U_UART/U_UART_TX/bit_count_reg[1]_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.678    15.019    U_UART/U_UART_TX/CLK
    SLICE_X1Y114         FDCE                                         r  U_UART/U_UART_TX/bit_count_reg_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.075    15.340    U_UART/U_UART_TX/bit_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X4Y115         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  U_UART/U_UART_RX/rx_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.117     1.812    rx_data_reg[4]
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.944     2.072    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[4]/C
                         clock pessimism             -0.482     1.590    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.075     1.665    latched_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.953%)  route 0.098ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.671     1.555    U_UART/U_UART_RX/CLK
    SLICE_X1Y115         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  U_UART/U_UART_RX/rx_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.098     1.794    rx_data_reg[3]
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.944     2.072    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[3]/C
                         clock pessimism             -0.503     1.569    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.047     1.616    latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.671     1.555    U_UART/U_UART_RX/CLK
    SLICE_X3Y113         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  U_UART/U_UART_RX/rx_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.805    rx_data_reg[2]
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.944     2.072    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[2]/C
                         clock pessimism             -0.503     1.569    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.047     1.616    latched_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latched_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.475%)  route 0.121ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X4Y114         FDCE                                         r  U_UART/U_UART_RX/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.128     1.682 r  U_UART/U_UART_RX/rx_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.802    rx_data_reg[6]
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.944     2.072    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  latched_data_reg[6]/C
                         clock pessimism             -0.482     1.590    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.022     1.612    latched_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.672     1.556    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X5Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/Q
                         net (fo=6, routed)           0.121     1.818    U_UART/U_BAUD_Tick_Gen/count_reg[7]
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.946     2.074    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y110         FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.092     1.661    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_send_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.192ns (55.218%)  route 0.156ns (44.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X4Y114         FDCE                                         r  U_UART/U_UART_RX/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.695 f  U_UART/U_UART_RX/rx_done_reg_reg/Q
                         net (fo=5, routed)           0.156     1.850    U_UART/U_UART_TX/w_rx_done
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.051     1.901 r  U_UART/U_UART_TX/FSM_onehot_send_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U_UART_n_1
    SLICE_X3Y113         FDCE                                         r  FSM_onehot_send_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.945     2.073    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  FSM_onehot_send_state_reg[2]/C
                         clock pessimism             -0.482     1.591    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.107     1.698    FSM_onehot_send_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_send_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.432%)  route 0.156ns (45.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X4Y114         FDCE                                         r  U_UART/U_UART_RX/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  U_UART/U_UART_RX/rx_done_reg_reg/Q
                         net (fo=5, routed)           0.156     1.850    U_UART/U_UART_TX/w_rx_done
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.045     1.895 r  U_UART/U_UART_TX/FSM_onehot_send_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_UART_n_2
    SLICE_X3Y113         FDCE                                         r  FSM_onehot_send_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.945     2.073    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  FSM_onehot_send_state_reg[1]/C
                         clock pessimism             -0.482     1.591    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.092     1.683    FSM_onehot_send_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/bit_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X5Y115         FDCE                                         r  U_UART/U_UART_RX/bit_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  U_UART/U_UART_RX/bit_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.143     1.838    U_UART/U_UART_RX/bit_count_reg_reg_n_0_[0]
    SLICE_X4Y115         LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    U_UART/U_UART_RX/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X4Y115         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.942     2.070    U_UART/U_UART_RX/CLK
    SLICE_X4Y115         FDCE                                         r  U_UART/U_UART_RX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.091     1.658    U_UART/U_UART_RX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/tick_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.341%)  route 0.138ns (42.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.669     1.553    U_UART/U_UART_RX/CLK
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  U_UART/U_UART_RX/tick_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.138     1.832    U_UART/U_UART_RX/tick_count_reg[1]
    SLICE_X5Y116         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  U_UART/U_UART_RX/tick_count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    U_UART/U_UART_RX/tick_count_reg[1]_i_1__0_n_0
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.941     2.069    U_UART/U_UART_RX/CLK
    SLICE_X5Y116         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[1]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.091     1.644    U_UART/U_UART_RX/tick_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_UART/U_UART_RX/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_RX/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.670     1.554    U_UART/U_UART_RX/CLK
    SLICE_X5Y114         FDCE                                         r  U_UART/U_UART_RX/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDCE (Prop_fdce_C_Q)         0.141     1.695 f  U_UART/U_UART_RX/tick_count_reg_reg[3]/Q
                         net (fo=13, routed)          0.153     1.848    U_UART/U_UART_RX/tick_count_reg[3]
    SLICE_X4Y114         LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  U_UART/U_UART_RX/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.893    U_UART/U_UART_RX/rx_done_next
    SLICE_X4Y114         FDCE                                         r  U_UART/U_UART_RX/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.943     2.071    U_UART/U_UART_RX/CLK
    SLICE_X4Y114         FDCE                                         r  U_UART/U_UART_RX/rx_done_reg_reg/C
                         clock pessimism             -0.504     1.567    
    SLICE_X4Y114         FDCE (Hold_fdce_C_D)         0.091     1.658    U_UART/U_UART_RX/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   FSM_onehot_send_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   FSM_onehot_send_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   FSM_onehot_send_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   FSM_onehot_send_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   U_UART/U_BAUD_Tick_Gen/count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C



