verilog xil_defaultlib --include "../../../../project_1_2023.2.gen/sources_1/bd/MB1/ipshared/c2c6" --include "../../../../project_1_2023.2.gen/sources_1/bd/MB1/ipshared/ec67/hdl" \
"../../../bd/MB1/ip/MB1_clk_wiz_0_1/MB1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/MB1/ip/MB1_clk_wiz_0_1/MB1_clk_wiz_0_1.v" \
"../../../bd/MB1/ip/MB1_lmb_bram_0/sim/MB1_lmb_bram_0.v" \
"../../../bd/MB1/ip/MB1_xbar_0/sim/MB1_xbar_0.v" \
"../../../bd/MB1/sim/MB1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
