0.7
2020.2
Jun 14 2024
10:04:17
C:/Users/harsh/RCA_4bit/RCA_4bit.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/harsh/RCA_4bit/RCA_4bit.srcs/sim_1/new/tb.v,1726125600,verilog,,,,tb,,,,,,,,
C:/Users/harsh/RCA_4bit/RCA_4bit.srcs/sources_1/new/RCA_4bit.v,1726124695,verilog,,C:/Users/harsh/RCA_4bit/RCA_4bit.srcs/sim_1/new/tb.v,,RCA_4bit;full_adder,,,,,,,,
