0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_15_sync_upcounter_4bit/project_15_sync_upcounter_4bit.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_15_sync_upcounter_4bit/project_15_sync_upcounter_4bit.srcs/sim_1/new/sync_upcounter_4bit_tb.sv,1758896277,systemVerilog,,,,sync_upcounter_4bit_tb,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_15_sync_upcounter_4bit/project_15_sync_upcounter_4bit.srcs/sources_1/imports/project_15_sync_upcounter_4bit/jk_ff.v,1758893583,verilog,,C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_15_sync_upcounter_4bit/project_15_sync_upcounter_4bit.srcs/sources_1/new/sync_upcounter_4bit.v,,jk_ff,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/VLSI_Verify/project_15_sync_upcounter_4bit/project_15_sync_upcounter_4bit.srcs/sources_1/new/sync_upcounter_4bit.v,1758895994,verilog,,,,sync_upcounter_4bit,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
