# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do finalproject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/LC_3B_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:39 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/LC_3B_2.sv 
# -- Compiling package LC_3B_2
# 
# Top level modules:
# 	--none--
# End time: 22:51:39 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:39 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Library.sv 
# -- Compiling module fourinOR
# -- Compiling module twoinOR
# -- Compiling module pseudoLRU
# -- Compiling package Library_sv_unit
# -- Importing package LC_3B_2
# -- Compiling module hazard_detection
# -- Compiling module forwardselectunit
# -- Compiling module bitcounter
# -- Compiling module ISVAL_ID_EX
# -- Compiling module one_two_decoder
# -- Compiling module eight_one_mux
# -- Compiling module arraycreaTOR
# -- Compiling module COMPARATOR_TAGX
# -- Compiling module CONCATENATOR_MUX
# -- Compiling module CONCATENATORDOSMX
# -- Compiling module ZEXTblock
# -- Compiling module zext
# -- Compiling module LeftShift_ZEXT
# -- Compiling module ShiftBlock
# -- Compiling module BRMODS
# -- Compiling module VALCHECK_MEM_WB
# -- Compiling module CondCode
# -- Compiling module twoinAND
# -- Compiling module threeinAND
# -- Compiling module threetoonemux
# -- Compiling module fourtoonemux
# -- Compiling module CondCodeComp
# -- Compiling module Alu
# -- Compiling module adderst
# -- Compiling module SEXT
# -- Compiling module contrsigreg
# -- Compiling module REGFILE
# -- Compiling module controlla
# -- Compiling module twoadd
# -- Compiling module register
# -- Compiling module twotoonemux
# -- Compiling module LeftSHIFTone
# 
# Top level modules:
# 	fourinOR
# 	twoinOR
# 	pseudoLRU
# 	hazard_detection
# 	forwardselectunit
# 	bitcounter
# 	ISVAL_ID_EX
# 	one_two_decoder
# 	eight_one_mux
# 	arraycreaTOR
# 	COMPARATOR_TAGX
# 	CONCATENATOR_MUX
# 	CONCATENATORDOSMX
# 	ZEXTblock
# 	zext
# 	LeftShift_ZEXT
# 	ShiftBlock
# 	BRMODS
# 	VALCHECK_MEM_WB
# 	CondCode
# 	twoinAND
# 	threeinAND
# 	threetoonemux
# 	fourtoonemux
# 	CondCodeComp
# 	Alu
# 	adderst
# 	SEXT
# 	contrsigreg
# 	REGFILE
# 	controlla
# 	twoadd
# 	register
# 	twotoonemux
# 	LeftSHIFTone
# End time: 22:51:39 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:40 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/DatapathLib.sv 
# -- Compiling package DatapathLib_sv_unit
# -- Importing package LC_3B_2
# -- Compiling module l2DatapathCache
# -- Compiling module datapath_arbiter
# -- Compiling module DatapathCache
# -- Compiling module lc3b_datapath
# 
# Top level modules:
# 	l2DatapathCache
# 	datapath_arbiter
# 	DatapathCache
# 	lc3b_datapath
# End time: 22:51:40 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:40 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Cache.sv 
# -- Compiling package Cache_sv_unit
# -- Importing package LC_3B_2
# -- Compiling module L2Cache
# -- Compiling module L2Cache_control
# -- Compiling module CONTROLLER_DCache
# -- Compiling module L1_DCache
# -- Compiling module CONTROLLER_ICache
# -- Compiling module L1_ICache
# 
# Top level modules:
# 	L2Cache
# 	L1_DCache
# 	L1_ICache
# End time: 22:51:40 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:40 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/Arbiter.sv 
# -- Compiling module arbiter_control
# -- Compiling package Arbiter_sv_unit
# -- Importing package LC_3B_2
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:51:40 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:40 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/projtoplevel.sv 
# -- Compiling package projtoplevel_sv_unit
# -- Importing package LC_3B_2
# -- Compiling module projtoplevel
# 
# Top level modules:
# 	projtoplevel
# End time: 22:51:40 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b {C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:40 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anand/Desktop/ECEFINALPROH/lc3b" C:/Users/Anand/Desktop/ECEFINALPROH/lc3b/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:51:40 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:51:40 on May 05,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.LC_3B_2
# Loading work.projtoplevel_sv_unit
# Loading work.projtoplevel
# Loading work.DatapathLib_sv_unit
# Loading work.lc3b_datapath
# Loading work.Library_sv_unit
# Loading work.fourtoonemux
# Loading work.twoadd
# Loading work.register
# Loading work.hazard_detection
# Loading work.controlla
# Loading work.twotoonemux
# Loading work.REGFILE
# Loading work.ISVAL_ID_EX
# Loading work.contrsigreg
# Loading work.SEXT
# Loading work.LeftSHIFTone
# Loading work.adderst
# Loading work.Alu
# Loading work.ShiftBlock
# Loading work.LeftShift_ZEXT
# Loading work.forwardselectunit
# Loading work.threetoonemux
# Loading work.bitcounter
# Loading work.CondCodeComp
# Loading work.CondCode
# Loading work.threeinAND
# Loading work.VALCHECK_MEM_WB
# Loading work.BRMODS
# Loading work.zext
# Loading work.ZEXTblock
# Loading work.twoinAND
# Loading work.Cache_sv_unit
# Loading work.L1_ICache
# Loading work.CONTROLLER_ICache
# Loading work.DatapathCache
# Loading work.twoinOR
# Loading work.arraycreaTOR
# Loading work.eight_one_mux
# Loading work.CONCATENATOR_MUX
# Loading work.CONCATENATORDOSMX
# Loading work.COMPARATOR_TAGX
# Loading work.L1_DCache
# Loading work.CONTROLLER_DCache
# Loading work.Arbiter_sv_unit
# Loading work.arbiter
# Loading work.arbiter_control
# Loading work.datapath_arbiter
# Loading work.one_two_decoder
# Loading work.L2Cache
# Loading work.L2Cache_control
# Loading work.l2DatapathCache
# Loading work.fourinOR
# Loading work.pseudoLRU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/testbench/lcthreeeeeeee/lc3b_datapath/REGFILE/data
restart
run
run
run
run
