C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis   -part A3PE3000  -package FBGA896  -grade -2    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\synlog\report\ROC_top_fpga_mapper.xml  -top_level_module  work.ROC_top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.edn   -freq 100.000   -tcl  C:\Users\curlywei\Documents\roc-fpga\src_old\constraint\ROC_top.sdc  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\synwork\ROC_top_prem.srd  -sap  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.sap  -otap  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.tap  -omap  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v  -sap  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.sap  -ologparam  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\syntmp\ROC_top.plg  -osyn  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.srm  -prjdir  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\  -prjname  ROC_top_syn  -log  C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\synlog\ROC_top_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PE3000 -package FBGA896 -grade -2 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\ROC_top_fpga_mapper.xml -top_level_module work.ROC_top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\ROC_top.edn -freq 100.000 -tcl ..\..\constraint\ROC_top.sdc ..\synwork\ROC_top_prem.srd -sap ..\ROC_top.sap -otap ..\ROC_top.tap -omap ..\ROC_top.map -devicelib ..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v -sap ..\ROC_top.sap -ologparam ROC_top.plg -osyn ..\ROC_top.srm -prjdir ..\ -prjname ROC_top_syn -log ..\synlog\ROC_top_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1622643199|size:2187|exec:0|csum:
file:..\ROC_top.edn|io:o|time:1622643203|size:619088|exec:0|csum:
file:..\..\constraint\ROC_top.sdc|io:i|time:1622597624|size:1275|exec:0|csum:AC54166C62C19DC73E07BFAD9E776D60
file:..\synwork\ROC_top_prem.srd|io:i|time:1622643201|size:28058|exec:0|csum:5F9A0F9085A091A73F7BB3D4D8A9BD76
file:..\ROC_top.sap|io:o|time:1622643201|size:1326|exec:0|csum:
file:..\ROC_top.tap|io:o|time:0|size:0|exec:0|csum:
file:..\ROC_top.map|io:o|time:1622643203|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v|io:i|time:1508984288|size:55760|exec:0|csum:64AE7C3A692FB1B8DBD4D43CE4BE7E9F
file:..\ROC_top.sap|io:o|time:1622643201|size:1326|exec:0|csum:
file:ROC_top.plg|io:o|time:1622643203|size:5226|exec:0|csum:
file:..\ROC_top.srm|io:o|time:1622643203|size:104537|exec:0|csum:
file:..\synlog\ROC_top_fpga_mapper.srr|io:o|time:1622643203|size:16309|exec:0|csum:
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
