// Seed: 1566428969
module module_0 (
    output wire  id_0,
    output uwire id_1,
    output uwire module_0,
    input  uwire id_3,
    output tri0  id_4,
    input  tri1  id_5
    , id_13,
    output tri0  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  tri0  id_9,
    output wor   id_10,
    output uwire id_11
);
  logic id_14;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_8,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6
    , id_9
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_6,
      id_5,
      id_2,
      id_1,
      id_4,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
