// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_aa_e
//
// Generated
//  by:  wig
//  on:  Mon Mar 22 12:42:23 2004
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../io.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_aa_e.v,v 1.1 2004/04/06 11:05:04 wig Exp $
// $Date: 2004/04/06 11:05:04 $
// $Log: inst_aa_e.v,v $
// Revision 1.1  2004/04/06 11:05:04  wig
// Adding result/io
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.26 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_aa_e
//

	// No `defines in this module

module inst_aa_e
	//
	// Generated module inst_aa
	//
		(
		sig_in_01_p,
		sig_in_03_p,
		sig_io_out_05_p,
		sig_io_out_06_p,
		sig_out_02_p,
		sig_out_04_p
		);
		// Generated Module Inputs:
		input		sig_in_01_p;
		input	[7:0]	sig_in_03_p;
		// Generated Module In/Outputs:
		inout	[5:0]	sig_io_out_05_p;
		inout	[6:0]	sig_io_out_06_p;
		// Generated Module Outputs:
		output		sig_out_02_p;
		output	[7:0]	sig_out_04_p;
		// Generated Wires:
		wire		sig_in_01_p;
		wire	[7:0]	sig_in_03_p;
		wire	[5:0]	sig_io_out_05_p;
		wire	[6:0]	sig_io_out_06_p;
		wire		sig_out_02_p;
		wire	[7:0]	sig_out_04_p;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_aa_e
//
//
//!End of Module/s
// --------------------------------------------------------------
