
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_1rw_sync_synth.v Cov: 70.6% </h3>
<pre style="margin:0; padding:0 ">   1: // MBT 11/9/2014</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // Synchronous 1-port ram.</pre>
<pre style="margin:0; padding:0 ">   4: // Only one read or one write may be done per cycle.</pre>
<pre style="margin:0; padding:0 ">   5: //</pre>
<pre style="margin:0; padding:0 ">   6: // NOTE: Users of BaseJump STL should not instantiate this module directly</pre>
<pre style="margin:0; padding:0 ">   7: // they should use bsg_mem_1rw_sync.</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9: module bsg_mem_1rw_sync_synth</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   #(parameter width_p=-1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:     , parameter els_p=-1</pre>
<pre style="margin:0; padding:0 ">  12:     , parameter latch_last_read_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:     , parameter addr_width_lp=`BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:    )</pre>
<pre style="margin:0; padding:0 ">  15:    (input   clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16: 	 	, input v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: 		, input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:     , input [width_p-1:0] data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     , input [addr_width_lp-1:0] addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     , input w_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:     , output logic [width_p-1:0]  data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     );</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:   wire unused = reset_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25: </pre>
<pre style="margin:0; padding:0 ">  26:   logic [addr_width_lp-1:0] addr_r;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   logic [width_p-1:0]    mem [els_p-1:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   logic read_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   logic [width_p-1:0] data_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:   assign read_en = v_i & ~w_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   assign data_out = mem[addr_r];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33: </pre>
<pre style="margin:0; padding:0 ">  34:   always_ff @ (posedge clk_i) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     if (read_en)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:       addr_r <= addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:     else</pre>
<pre style="margin:0; padding:0 ">  38:       addr_r <= 'X;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39: </pre>
<pre style="margin:0; padding:0 ">  40:   if (latch_last_read_p)</pre>
<pre id="id41" style="background-color: #FFB6C1; margin:0; padding:0 ">  41:     begin: llr</pre>
<pre id="id42" style="background-color: #FFB6C1; margin:0; padding:0 ">  42:       logic read_en_r; </pre>
<pre id="id43" style="background-color: #FFB6C1; margin:0; padding:0 ">  43: </pre>
<pre style="margin:0; padding:0 ">  44:       bsg_dff #(</pre>
<pre id="id45" style="background-color: #FFB6C1; margin:0; padding:0 ">  45:         .width_p(1)</pre>
<pre id="id46" style="background-color: #FFB6C1; margin:0; padding:0 ">  46:       ) read_en_dff (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:         .clk_i(clk_i)</pre>
<pre id="id48" style="background-color: #FFB6C1; margin:0; padding:0 ">  48:         ,.data_i(read_en)</pre>
<pre id="id49" style="background-color: #FFB6C1; margin:0; padding:0 ">  49:         ,.data_o(read_en_r)</pre>
<pre id="id50" style="background-color: #FFB6C1; margin:0; padding:0 ">  50:       );</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="margin:0; padding:0 ">  52:       bsg_dff_en_bypass #(</pre>
<pre id="id53" style="background-color: #FFB6C1; margin:0; padding:0 ">  53:         .width_p(width_p)</pre>
<pre id="id54" style="background-color: #FFB6C1; margin:0; padding:0 ">  54:       ) dff_bypass (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:         .clk_i(clk_i)</pre>
<pre id="id56" style="background-color: #FFB6C1; margin:0; padding:0 ">  56:         ,.en_i(read_en_r)</pre>
<pre id="id57" style="background-color: #FFB6C1; margin:0; padding:0 ">  57:         ,.data_i(data_out)</pre>
<pre id="id58" style="background-color: #FFB6C1; margin:0; padding:0 ">  58:         ,.data_o(data_o)</pre>
<pre id="id59" style="background-color: #FFB6C1; margin:0; padding:0 ">  59:       );</pre>
<pre style="margin:0; padding:0 ">  60:     end</pre>
<pre style="margin:0; padding:0 ">  61:   else</pre>
<pre style="margin:0; padding:0 ">  62:     begin: no_llr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:       assign data_o = data_out;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     end</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="margin:0; padding:0 ">  66: </pre>
<pre style="margin:0; padding:0 ">  67:   always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     if (v_i & w_i) </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:       mem[addr_i] <= data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71: </pre>
<pre style="margin:0; padding:0 ">  72:    // synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  73:    initial</pre>
<pre id="id74" style="background-color: #FFB6C1; margin:0; padding:0 ">  74:      begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:         $display("## %L: instantiating width_p=%d, els_p=%d (%m)",width_p,els_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:      end</pre>
<pre style="margin:0; padding:0 ">  77: </pre>
<pre style="margin:0; padding:0 ">  78:    always_ff @(posedge clk_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:      if (v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:        assert ( (v_i !== 1'b1) || (reset_i === 'X) || (reset_i === 1'b1) || (addr_i < els_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:          else $error("Invalid address %x to %m of size %x (reset_i = %b, v_i = %b, clk_i = %b)\n", addr_i, els_p, reset_i, v_i, clk_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:    // synopsys translate_on</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84: endmodule</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
</body>
</html>
