    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RX
RX__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
RX__0__MASK EQU 0x40
RX__0__PC EQU CYREG_PRT6_PC6
RX__0__PORT EQU 6
RX__0__SHIFT EQU 6
RX__AG EQU CYREG_PRT6_AG
RX__AMUX EQU CYREG_PRT6_AMUX
RX__BIE EQU CYREG_PRT6_BIE
RX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RX__BYP EQU CYREG_PRT6_BYP
RX__CTL EQU CYREG_PRT6_CTL
RX__DM0 EQU CYREG_PRT6_DM0
RX__DM1 EQU CYREG_PRT6_DM1
RX__DM2 EQU CYREG_PRT6_DM2
RX__DR EQU CYREG_PRT6_DR
RX__INP_DIS EQU CYREG_PRT6_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT6_LCD_EN
RX__MASK EQU 0x40
RX__PORT EQU 6
RX__PRT EQU CYREG_PRT6_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RX__PS EQU CYREG_PRT6_PS
RX__SHIFT EQU 6
RX__SLW EQU CYREG_PRT6_SLW

; Clk
Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clk__CFG2_SRC_SEL_MASK EQU 0x07
Clk__INDEX EQU 0x00
Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk__PM_ACT_MSK EQU 0x01
Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk__PM_STBY_MSK EQU 0x01

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; TX1
TX1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
TX1__0__MASK EQU 0x20
TX1__0__PC EQU CYREG_PRT1_PC5
TX1__0__PORT EQU 1
TX1__0__SHIFT EQU 5
TX1__AG EQU CYREG_PRT1_AG
TX1__AMUX EQU CYREG_PRT1_AMUX
TX1__BIE EQU CYREG_PRT1_BIE
TX1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TX1__BYP EQU CYREG_PRT1_BYP
TX1__CTL EQU CYREG_PRT1_CTL
TX1__DM0 EQU CYREG_PRT1_DM0
TX1__DM1 EQU CYREG_PRT1_DM1
TX1__DM2 EQU CYREG_PRT1_DM2
TX1__DR EQU CYREG_PRT1_DR
TX1__INP_DIS EQU CYREG_PRT1_INP_DIS
TX1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TX1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TX1__LCD_EN EQU CYREG_PRT1_LCD_EN
TX1__MASK EQU 0x20
TX1__PORT EQU 1
TX1__PRT EQU CYREG_PRT1_PRT
TX1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TX1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TX1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TX1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TX1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TX1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TX1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TX1__PS EQU CYREG_PRT1_PS
TX1__SHIFT EQU 5
TX1__SLW EQU CYREG_PRT1_SLW

; TX2
TX2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
TX2__0__MASK EQU 0x80
TX2__0__PC EQU CYREG_PRT1_PC7
TX2__0__PORT EQU 1
TX2__0__SHIFT EQU 7
TX2__AG EQU CYREG_PRT1_AG
TX2__AMUX EQU CYREG_PRT1_AMUX
TX2__BIE EQU CYREG_PRT1_BIE
TX2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TX2__BYP EQU CYREG_PRT1_BYP
TX2__CTL EQU CYREG_PRT1_CTL
TX2__DM0 EQU CYREG_PRT1_DM0
TX2__DM1 EQU CYREG_PRT1_DM1
TX2__DM2 EQU CYREG_PRT1_DM2
TX2__DR EQU CYREG_PRT1_DR
TX2__INP_DIS EQU CYREG_PRT1_INP_DIS
TX2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TX2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TX2__LCD_EN EQU CYREG_PRT1_LCD_EN
TX2__MASK EQU 0x80
TX2__PORT EQU 1
TX2__PRT EQU CYREG_PRT1_PRT
TX2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TX2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TX2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TX2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TX2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TX2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TX2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TX2__PS EQU CYREG_PRT1_PS
TX2__SHIFT EQU 7
TX2__SLW EQU CYREG_PRT1_SLW

; LED3
LED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT6_PC2
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT6_SLW

; XBee_BUART
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
XBee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
XBee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
XBee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
XBee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
XBee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
XBee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
XBee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
XBee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
XBee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
XBee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
XBee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
XBee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
XBee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
XBee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
XBee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
XBee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
XBee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
XBee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
XBee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
XBee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
XBee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
XBee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
XBee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
XBee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
XBee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
XBee_BUART_sRX_RxSts__3__MASK EQU 0x08
XBee_BUART_sRX_RxSts__3__POS EQU 3
XBee_BUART_sRX_RxSts__4__MASK EQU 0x10
XBee_BUART_sRX_RxSts__4__POS EQU 4
XBee_BUART_sRX_RxSts__5__MASK EQU 0x20
XBee_BUART_sRX_RxSts__5__POS EQU 5
XBee_BUART_sRX_RxSts__MASK EQU 0x38
XBee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
XBee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
XBee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

; XBee_IntClock
XBee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
XBee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
XBee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
XBee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
XBee_IntClock__INDEX EQU 0x03
XBee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
XBee_IntClock__PM_ACT_MSK EQU 0x08
XBee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
XBee_IntClock__PM_STBY_MSK EQU 0x08

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; PWM_Back_Left
PWM_Back_Left__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
PWM_Back_Left__0__MASK EQU 0x20
PWM_Back_Left__0__PC EQU CYREG_PRT4_PC5
PWM_Back_Left__0__PORT EQU 4
PWM_Back_Left__0__SHIFT EQU 5
PWM_Back_Left__AG EQU CYREG_PRT4_AG
PWM_Back_Left__AMUX EQU CYREG_PRT4_AMUX
PWM_Back_Left__BIE EQU CYREG_PRT4_BIE
PWM_Back_Left__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM_Back_Left__BYP EQU CYREG_PRT4_BYP
PWM_Back_Left__CTL EQU CYREG_PRT4_CTL
PWM_Back_Left__DM0 EQU CYREG_PRT4_DM0
PWM_Back_Left__DM1 EQU CYREG_PRT4_DM1
PWM_Back_Left__DM2 EQU CYREG_PRT4_DM2
PWM_Back_Left__DR EQU CYREG_PRT4_DR
PWM_Back_Left__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM_Back_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM_Back_Left__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM_Back_Left__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM_Back_Left__MASK EQU 0x20
PWM_Back_Left__PORT EQU 4
PWM_Back_Left__PRT EQU CYREG_PRT4_PRT
PWM_Back_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM_Back_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM_Back_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM_Back_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM_Back_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM_Back_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM_Back_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM_Back_Left__PS EQU CYREG_PRT4_PS
PWM_Back_Left__SHIFT EQU 5
PWM_Back_Left__SLW EQU CYREG_PRT4_SLW

; PWM_Back_PWMUDB
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Back_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_Back_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Back_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Back_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Back_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_Back_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Back_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Back_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Back_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Back_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; PWM_Back_Right
PWM_Back_Right__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
PWM_Back_Right__0__MASK EQU 0x40
PWM_Back_Right__0__PC EQU CYREG_PRT4_PC6
PWM_Back_Right__0__PORT EQU 4
PWM_Back_Right__0__SHIFT EQU 6
PWM_Back_Right__AG EQU CYREG_PRT4_AG
PWM_Back_Right__AMUX EQU CYREG_PRT4_AMUX
PWM_Back_Right__BIE EQU CYREG_PRT4_BIE
PWM_Back_Right__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM_Back_Right__BYP EQU CYREG_PRT4_BYP
PWM_Back_Right__CTL EQU CYREG_PRT4_CTL
PWM_Back_Right__DM0 EQU CYREG_PRT4_DM0
PWM_Back_Right__DM1 EQU CYREG_PRT4_DM1
PWM_Back_Right__DM2 EQU CYREG_PRT4_DM2
PWM_Back_Right__DR EQU CYREG_PRT4_DR
PWM_Back_Right__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM_Back_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM_Back_Right__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM_Back_Right__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM_Back_Right__MASK EQU 0x40
PWM_Back_Right__PORT EQU 4
PWM_Back_Right__PRT EQU CYREG_PRT4_PRT
PWM_Back_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM_Back_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM_Back_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM_Back_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM_Back_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM_Back_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM_Back_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM_Back_Right__PS EQU CYREG_PRT4_PS
PWM_Back_Right__SHIFT EQU 6
PWM_Back_Right__SLW EQU CYREG_PRT4_SLW

; Timer_TX_TimerUDB
Timer_TX_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TX_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_TX_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TX_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TX_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TX_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TX_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TX_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_TX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_TX_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_TX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_TX_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_TX_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_TX_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_TX_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_TX_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_TX_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_TX_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_TX_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_TX_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_TX_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_TX_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_TX_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_TX_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_TX_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_TX_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_TX_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_TX_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_TX_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_TX_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_TX_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_TX_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_TX_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_TX_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_TX_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Timer_TX_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Timer_TX_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_TX_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Timer_TX_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Timer_TX_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_TX_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Timer_TX_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_TX_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_TX_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_TX_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
Timer_TX_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
Timer_TX_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_TX_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
Timer_TX_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
Timer_TX_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_TX_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
Timer_TX_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1
Timer_TX_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Timer_TX_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; PWM_Front_Left
PWM_Front_Left__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
PWM_Front_Left__0__MASK EQU 0x80
PWM_Front_Left__0__PC EQU CYREG_PRT4_PC7
PWM_Front_Left__0__PORT EQU 4
PWM_Front_Left__0__SHIFT EQU 7
PWM_Front_Left__AG EQU CYREG_PRT4_AG
PWM_Front_Left__AMUX EQU CYREG_PRT4_AMUX
PWM_Front_Left__BIE EQU CYREG_PRT4_BIE
PWM_Front_Left__BIT_MASK EQU CYREG_PRT4_BIT_MASK
PWM_Front_Left__BYP EQU CYREG_PRT4_BYP
PWM_Front_Left__CTL EQU CYREG_PRT4_CTL
PWM_Front_Left__DM0 EQU CYREG_PRT4_DM0
PWM_Front_Left__DM1 EQU CYREG_PRT4_DM1
PWM_Front_Left__DM2 EQU CYREG_PRT4_DM2
PWM_Front_Left__DR EQU CYREG_PRT4_DR
PWM_Front_Left__INP_DIS EQU CYREG_PRT4_INP_DIS
PWM_Front_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
PWM_Front_Left__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
PWM_Front_Left__LCD_EN EQU CYREG_PRT4_LCD_EN
PWM_Front_Left__MASK EQU 0x80
PWM_Front_Left__PORT EQU 4
PWM_Front_Left__PRT EQU CYREG_PRT4_PRT
PWM_Front_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
PWM_Front_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
PWM_Front_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
PWM_Front_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
PWM_Front_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
PWM_Front_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
PWM_Front_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
PWM_Front_Left__PS EQU CYREG_PRT4_PS
PWM_Front_Left__SHIFT EQU 7
PWM_Front_Left__SLW EQU CYREG_PRT4_SLW

; PWM_Front_PWMUDB
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_Front_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Front_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Front_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Front_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
PWM_Front_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Front_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Front_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Front_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Front_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
PWM_Front_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Front_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Front_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Front_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Front_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Front_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Front_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Front_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Front_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1

; PWM_Front_Right
PWM_Front_Right__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PWM_Front_Right__0__MASK EQU 0x01
PWM_Front_Right__0__PC EQU CYREG_PRT0_PC0
PWM_Front_Right__0__PORT EQU 0
PWM_Front_Right__0__SHIFT EQU 0
PWM_Front_Right__AG EQU CYREG_PRT0_AG
PWM_Front_Right__AMUX EQU CYREG_PRT0_AMUX
PWM_Front_Right__BIE EQU CYREG_PRT0_BIE
PWM_Front_Right__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Front_Right__BYP EQU CYREG_PRT0_BYP
PWM_Front_Right__CTL EQU CYREG_PRT0_CTL
PWM_Front_Right__DM0 EQU CYREG_PRT0_DM0
PWM_Front_Right__DM1 EQU CYREG_PRT0_DM1
PWM_Front_Right__DM2 EQU CYREG_PRT0_DM2
PWM_Front_Right__DR EQU CYREG_PRT0_DR
PWM_Front_Right__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Front_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_Front_Right__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Front_Right__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Front_Right__MASK EQU 0x01
PWM_Front_Right__PORT EQU 0
PWM_Front_Right__PRT EQU CYREG_PRT0_PRT
PWM_Front_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Front_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Front_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Front_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Front_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Front_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Front_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Front_Right__PS EQU CYREG_PRT0_PS
PWM_Front_Right__SHIFT EQU 0
PWM_Front_Right__SLW EQU CYREG_PRT0_SLW

; Pre_Ampli_SC
Pre_Ampli_SC__BST EQU CYREG_SC0_BST
Pre_Ampli_SC__CLK EQU CYREG_SC0_CLK
Pre_Ampli_SC__CMPINV EQU CYREG_SC_CMPINV
Pre_Ampli_SC__CMPINV_MASK EQU 0x01
Pre_Ampli_SC__CPTR EQU CYREG_SC_CPTR
Pre_Ampli_SC__CPTR_MASK EQU 0x01
Pre_Ampli_SC__CR0 EQU CYREG_SC0_CR0
Pre_Ampli_SC__CR1 EQU CYREG_SC0_CR1
Pre_Ampli_SC__CR2 EQU CYREG_SC0_CR2
Pre_Ampli_SC__MSK EQU CYREG_SC_MSK
Pre_Ampli_SC__MSK_MASK EQU 0x01
Pre_Ampli_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Pre_Ampli_SC__PM_ACT_MSK EQU 0x01
Pre_Ampli_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Pre_Ampli_SC__PM_STBY_MSK EQU 0x01
Pre_Ampli_SC__SR EQU CYREG_SC_SR
Pre_Ampli_SC__SR_MASK EQU 0x01
Pre_Ampli_SC__SW0 EQU CYREG_SC0_SW0
Pre_Ampli_SC__SW10 EQU CYREG_SC0_SW10
Pre_Ampli_SC__SW2 EQU CYREG_SC0_SW2
Pre_Ampli_SC__SW3 EQU CYREG_SC0_SW3
Pre_Ampli_SC__SW4 EQU CYREG_SC0_SW4
Pre_Ampli_SC__SW6 EQU CYREG_SC0_SW6
Pre_Ampli_SC__SW7 EQU CYREG_SC0_SW7
Pre_Ampli_SC__SW8 EQU CYREG_SC0_SW8
Pre_Ampli_SC__WRK1 EQU CYREG_SC_WRK1
Pre_Ampli_SC__WRK1_MASK EQU 0x01

; Threshold_viDAC8
Threshold_viDAC8__CR0 EQU CYREG_DAC2_CR0
Threshold_viDAC8__CR1 EQU CYREG_DAC2_CR1
Threshold_viDAC8__D EQU CYREG_DAC2_D
Threshold_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Threshold_viDAC8__PM_ACT_MSK EQU 0x04
Threshold_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Threshold_viDAC8__PM_STBY_MSK EQU 0x04
Threshold_viDAC8__STROBE EQU CYREG_DAC2_STROBE
Threshold_viDAC8__SW0 EQU CYREG_DAC2_SW0
Threshold_viDAC8__SW2 EQU CYREG_DAC2_SW2
Threshold_viDAC8__SW3 EQU CYREG_DAC2_SW3
Threshold_viDAC8__SW4 EQU CYREG_DAC2_SW4
Threshold_viDAC8__TR EQU CYREG_DAC2_TR
Threshold_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
Threshold_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
Threshold_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
Threshold_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
Threshold_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
Threshold_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
Threshold_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
Threshold_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
Threshold_viDAC8__TST EQU CYREG_DAC2_TST

; Comparator_ctComp
Comparator_ctComp__CLK EQU CYREG_CMP0_CLK
Comparator_ctComp__CMP_MASK EQU 0x01
Comparator_ctComp__CMP_NUMBER EQU 0
Comparator_ctComp__CR EQU CYREG_CMP0_CR
Comparator_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comparator_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comparator_ctComp__LUT__MSK_MASK EQU 0x01
Comparator_ctComp__LUT__MSK_SHIFT EQU 0
Comparator_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comparator_ctComp__LUT__SR EQU CYREG_LUT_SR
Comparator_ctComp__LUT__SR_MASK EQU 0x01
Comparator_ctComp__LUT__SR_SHIFT EQU 0
Comparator_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comparator_ctComp__PM_ACT_MSK EQU 0x01
Comparator_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comparator_ctComp__PM_STBY_MSK EQU 0x01
Comparator_ctComp__SW0 EQU CYREG_CMP0_SW0
Comparator_ctComp__SW2 EQU CYREG_CMP0_SW2
Comparator_ctComp__SW3 EQU CYREG_CMP0_SW3
Comparator_ctComp__SW4 EQU CYREG_CMP0_SW4
Comparator_ctComp__SW6 EQU CYREG_CMP0_SW6
Comparator_ctComp__TR0 EQU CYREG_CMP0_TR0
Comparator_ctComp__TR1 EQU CYREG_CMP0_TR1
Comparator_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comparator_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comparator_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comparator_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comparator_ctComp__WRK EQU CYREG_CMP_WRK
Comparator_ctComp__WRK_MASK EQU 0x01
Comparator_ctComp__WRK_SHIFT EQU 0

; Out_MAX232_PWMUDB
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Out_MAX232_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Out_MAX232_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Out_MAX232_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Out_MAX232_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Out_MAX232_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Out_MAX232_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Out_MAX232_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Out_MAX232_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Out_MAX232_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Out_MAX232_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Out_MAX232_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Out_MAX232_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Out_MAX232_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Out_MAX232_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1

; Test_Ampli
Test_Ampli__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Test_Ampli__0__MASK EQU 0x02
Test_Ampli__0__PC EQU CYREG_PRT4_PC1
Test_Ampli__0__PORT EQU 4
Test_Ampli__0__SHIFT EQU 1
Test_Ampli__AG EQU CYREG_PRT4_AG
Test_Ampli__AMUX EQU CYREG_PRT4_AMUX
Test_Ampli__BIE EQU CYREG_PRT4_BIE
Test_Ampli__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Test_Ampli__BYP EQU CYREG_PRT4_BYP
Test_Ampli__CTL EQU CYREG_PRT4_CTL
Test_Ampli__DM0 EQU CYREG_PRT4_DM0
Test_Ampli__DM1 EQU CYREG_PRT4_DM1
Test_Ampli__DM2 EQU CYREG_PRT4_DM2
Test_Ampli__DR EQU CYREG_PRT4_DR
Test_Ampli__INP_DIS EQU CYREG_PRT4_INP_DIS
Test_Ampli__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Test_Ampli__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Test_Ampli__LCD_EN EQU CYREG_PRT4_LCD_EN
Test_Ampli__MASK EQU 0x02
Test_Ampli__PORT EQU 4
Test_Ampli__PRT EQU CYREG_PRT4_PRT
Test_Ampli__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Test_Ampli__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Test_Ampli__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Test_Ampli__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Test_Ampli__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Test_Ampli__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Test_Ampli__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Test_Ampli__PS EQU CYREG_PRT4_PS
Test_Ampli__SHIFT EQU 1
Test_Ampli__SLW EQU CYREG_PRT4_SLW

; Chronometer_CounterUDB
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Chronometer_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Chronometer_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Chronometer_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Chronometer_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Chronometer_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Chronometer_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Chronometer_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Chronometer_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Chronometer_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Chronometer_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Chronometer_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Chronometer_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Chronometer_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Chronometer_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Chronometer_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Chronometer_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Chronometer_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Chronometer_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Chronometer_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Chronometer_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Chronometer_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Chronometer_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Chronometer_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Chronometer_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Chronometer_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Chronometer_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Chronometer_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Chronometer_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Chronometer_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Chronometer_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Chronometer_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Chronometer_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Chronometer_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Chronometer_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Chronometer_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Chronometer_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Chronometer_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Chronometer_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Chronometer_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Chronometer_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Chronometer_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Chronometer_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Chronometer_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Chronometer_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Chronometer_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Chronometer_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Chronometer_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Chronometer_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B1_UDB07_F1
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Chronometer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Chronometer_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Chronometer_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Chronometer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Chronometer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Chronometer_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Chronometer_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Chronometer_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Chronometer_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Chronometer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Chronometer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Chronometer_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Chronometer_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Chronometer_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Chronometer_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Chronometer_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Chronometer_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Chronometer_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Chronometer_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Chronometer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Chronometer_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST

; Instruction
Instruction__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Instruction__0__MASK EQU 0x40
Instruction__0__PC EQU CYREG_PRT1_PC6
Instruction__0__PORT EQU 1
Instruction__0__SHIFT EQU 6
Instruction__AG EQU CYREG_PRT1_AG
Instruction__AMUX EQU CYREG_PRT1_AMUX
Instruction__BIE EQU CYREG_PRT1_BIE
Instruction__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Instruction__BYP EQU CYREG_PRT1_BYP
Instruction__CTL EQU CYREG_PRT1_CTL
Instruction__DM0 EQU CYREG_PRT1_DM0
Instruction__DM1 EQU CYREG_PRT1_DM1
Instruction__DM2 EQU CYREG_PRT1_DM2
Instruction__DR EQU CYREG_PRT1_DR
Instruction__INP_DIS EQU CYREG_PRT1_INP_DIS
Instruction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Instruction__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Instruction__LCD_EN EQU CYREG_PRT1_LCD_EN
Instruction__MASK EQU 0x40
Instruction__PORT EQU 1
Instruction__PRT EQU CYREG_PRT1_PRT
Instruction__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Instruction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Instruction__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Instruction__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Instruction__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Instruction__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Instruction__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Instruction__PS EQU CYREG_PRT1_PS
Instruction__SHIFT EQU 6
Instruction__SLW EQU CYREG_PRT1_SLW

; Interrupt_RX
Interrupt_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt_RX__INTC_MASK EQU 0x01
Interrupt_RX__INTC_NUMBER EQU 0
Interrupt_RX__INTC_PRIOR_NUM EQU 7
Interrupt_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Interrupt_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Interrupt_TX
Interrupt_TX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt_TX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt_TX__INTC_MASK EQU 0x02
Interrupt_TX__INTC_NUMBER EQU 1
Interrupt_TX__INTC_PRIOR_NUM EQU 7
Interrupt_TX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Interrupt_TX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt_TX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Counter_Pulses_CounterUDB
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Counter_Pulses_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Counter_Pulses_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
Counter_Pulses_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Counter_Pulses_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Counter_Pulses_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_Pulses_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_Pulses_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_Pulses_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_Pulses_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Counter_Pulses_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Counter_Pulses_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Counter_Pulses_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Counter_Pulses_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_Pulses_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_Pulses_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_Pulses_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_Pulses_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
Counter_Pulses_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Counter_Pulses_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Counter_Pulses_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; InhA_Back_Left
InhA_Back_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
InhA_Back_Left__0__MASK EQU 0x10
InhA_Back_Left__0__PC EQU CYREG_PRT3_PC4
InhA_Back_Left__0__PORT EQU 3
InhA_Back_Left__0__SHIFT EQU 4
InhA_Back_Left__AG EQU CYREG_PRT3_AG
InhA_Back_Left__AMUX EQU CYREG_PRT3_AMUX
InhA_Back_Left__BIE EQU CYREG_PRT3_BIE
InhA_Back_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhA_Back_Left__BYP EQU CYREG_PRT3_BYP
InhA_Back_Left__CTL EQU CYREG_PRT3_CTL
InhA_Back_Left__DM0 EQU CYREG_PRT3_DM0
InhA_Back_Left__DM1 EQU CYREG_PRT3_DM1
InhA_Back_Left__DM2 EQU CYREG_PRT3_DM2
InhA_Back_Left__DR EQU CYREG_PRT3_DR
InhA_Back_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
InhA_Back_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhA_Back_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhA_Back_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
InhA_Back_Left__MASK EQU 0x10
InhA_Back_Left__PORT EQU 3
InhA_Back_Left__PRT EQU CYREG_PRT3_PRT
InhA_Back_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhA_Back_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhA_Back_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhA_Back_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhA_Back_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhA_Back_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhA_Back_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhA_Back_Left__PS EQU CYREG_PRT3_PS
InhA_Back_Left__SHIFT EQU 4
InhA_Back_Left__SLW EQU CYREG_PRT3_SLW

; InhB_Back_Left
InhB_Back_Left__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
InhB_Back_Left__0__MASK EQU 0x08
InhB_Back_Left__0__PC EQU CYREG_PRT3_PC3
InhB_Back_Left__0__PORT EQU 3
InhB_Back_Left__0__SHIFT EQU 3
InhB_Back_Left__AG EQU CYREG_PRT3_AG
InhB_Back_Left__AMUX EQU CYREG_PRT3_AMUX
InhB_Back_Left__BIE EQU CYREG_PRT3_BIE
InhB_Back_Left__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhB_Back_Left__BYP EQU CYREG_PRT3_BYP
InhB_Back_Left__CTL EQU CYREG_PRT3_CTL
InhB_Back_Left__DM0 EQU CYREG_PRT3_DM0
InhB_Back_Left__DM1 EQU CYREG_PRT3_DM1
InhB_Back_Left__DM2 EQU CYREG_PRT3_DM2
InhB_Back_Left__DR EQU CYREG_PRT3_DR
InhB_Back_Left__INP_DIS EQU CYREG_PRT3_INP_DIS
InhB_Back_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhB_Back_Left__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhB_Back_Left__LCD_EN EQU CYREG_PRT3_LCD_EN
InhB_Back_Left__MASK EQU 0x08
InhB_Back_Left__PORT EQU 3
InhB_Back_Left__PRT EQU CYREG_PRT3_PRT
InhB_Back_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhB_Back_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhB_Back_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhB_Back_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhB_Back_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhB_Back_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhB_Back_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhB_Back_Left__PS EQU CYREG_PRT3_PS
InhB_Back_Left__SHIFT EQU 3
InhB_Back_Left__SLW EQU CYREG_PRT3_SLW

; Interrupt_Xbee
Interrupt_Xbee__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interrupt_Xbee__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interrupt_Xbee__INTC_MASK EQU 0x04
Interrupt_Xbee__INTC_NUMBER EQU 2
Interrupt_Xbee__INTC_PRIOR_NUM EQU 7
Interrupt_Xbee__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Interrupt_Xbee__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interrupt_Xbee__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; InhA_Back_Right
InhA_Back_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
InhA_Back_Right__0__MASK EQU 0x01
InhA_Back_Right__0__PC EQU CYREG_PRT3_PC0
InhA_Back_Right__0__PORT EQU 3
InhA_Back_Right__0__SHIFT EQU 0
InhA_Back_Right__AG EQU CYREG_PRT3_AG
InhA_Back_Right__AMUX EQU CYREG_PRT3_AMUX
InhA_Back_Right__BIE EQU CYREG_PRT3_BIE
InhA_Back_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhA_Back_Right__BYP EQU CYREG_PRT3_BYP
InhA_Back_Right__CTL EQU CYREG_PRT3_CTL
InhA_Back_Right__DM0 EQU CYREG_PRT3_DM0
InhA_Back_Right__DM1 EQU CYREG_PRT3_DM1
InhA_Back_Right__DM2 EQU CYREG_PRT3_DM2
InhA_Back_Right__DR EQU CYREG_PRT3_DR
InhA_Back_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
InhA_Back_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhA_Back_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhA_Back_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
InhA_Back_Right__MASK EQU 0x01
InhA_Back_Right__PORT EQU 3
InhA_Back_Right__PRT EQU CYREG_PRT3_PRT
InhA_Back_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhA_Back_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhA_Back_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhA_Back_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhA_Back_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhA_Back_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhA_Back_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhA_Back_Right__PS EQU CYREG_PRT3_PS
InhA_Back_Right__SHIFT EQU 0
InhA_Back_Right__SLW EQU CYREG_PRT3_SLW

; InhA_Front_Left
InhA_Front_Left__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
InhA_Front_Left__0__MASK EQU 0x08
InhA_Front_Left__0__PC EQU CYREG_PRT12_PC3
InhA_Front_Left__0__PORT EQU 12
InhA_Front_Left__0__SHIFT EQU 3
InhA_Front_Left__AG EQU CYREG_PRT12_AG
InhA_Front_Left__BIE EQU CYREG_PRT12_BIE
InhA_Front_Left__BIT_MASK EQU CYREG_PRT12_BIT_MASK
InhA_Front_Left__BYP EQU CYREG_PRT12_BYP
InhA_Front_Left__DM0 EQU CYREG_PRT12_DM0
InhA_Front_Left__DM1 EQU CYREG_PRT12_DM1
InhA_Front_Left__DM2 EQU CYREG_PRT12_DM2
InhA_Front_Left__DR EQU CYREG_PRT12_DR
InhA_Front_Left__INP_DIS EQU CYREG_PRT12_INP_DIS
InhA_Front_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
InhA_Front_Left__MASK EQU 0x08
InhA_Front_Left__PORT EQU 12
InhA_Front_Left__PRT EQU CYREG_PRT12_PRT
InhA_Front_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
InhA_Front_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
InhA_Front_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
InhA_Front_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
InhA_Front_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
InhA_Front_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
InhA_Front_Left__PS EQU CYREG_PRT12_PS
InhA_Front_Left__SHIFT EQU 3
InhA_Front_Left__SIO_CFG EQU CYREG_PRT12_SIO_CFG
InhA_Front_Left__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
InhA_Front_Left__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
InhA_Front_Left__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
InhA_Front_Left__SLW EQU CYREG_PRT12_SLW

; InhB_Back_Right
InhB_Back_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
InhB_Back_Right__0__MASK EQU 0x02
InhB_Back_Right__0__PC EQU CYREG_PRT3_PC1
InhB_Back_Right__0__PORT EQU 3
InhB_Back_Right__0__SHIFT EQU 1
InhB_Back_Right__AG EQU CYREG_PRT3_AG
InhB_Back_Right__AMUX EQU CYREG_PRT3_AMUX
InhB_Back_Right__BIE EQU CYREG_PRT3_BIE
InhB_Back_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhB_Back_Right__BYP EQU CYREG_PRT3_BYP
InhB_Back_Right__CTL EQU CYREG_PRT3_CTL
InhB_Back_Right__DM0 EQU CYREG_PRT3_DM0
InhB_Back_Right__DM1 EQU CYREG_PRT3_DM1
InhB_Back_Right__DM2 EQU CYREG_PRT3_DM2
InhB_Back_Right__DR EQU CYREG_PRT3_DR
InhB_Back_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
InhB_Back_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhB_Back_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhB_Back_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
InhB_Back_Right__MASK EQU 0x02
InhB_Back_Right__PORT EQU 3
InhB_Back_Right__PRT EQU CYREG_PRT3_PRT
InhB_Back_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhB_Back_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhB_Back_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhB_Back_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhB_Back_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhB_Back_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhB_Back_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhB_Back_Right__PS EQU CYREG_PRT3_PS
InhB_Back_Right__SHIFT EQU 1
InhB_Back_Right__SLW EQU CYREG_PRT3_SLW

; InhB_Front_Left
InhB_Front_Left__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
InhB_Front_Left__0__MASK EQU 0x04
InhB_Front_Left__0__PC EQU CYREG_PRT12_PC2
InhB_Front_Left__0__PORT EQU 12
InhB_Front_Left__0__SHIFT EQU 2
InhB_Front_Left__AG EQU CYREG_PRT12_AG
InhB_Front_Left__BIE EQU CYREG_PRT12_BIE
InhB_Front_Left__BIT_MASK EQU CYREG_PRT12_BIT_MASK
InhB_Front_Left__BYP EQU CYREG_PRT12_BYP
InhB_Front_Left__DM0 EQU CYREG_PRT12_DM0
InhB_Front_Left__DM1 EQU CYREG_PRT12_DM1
InhB_Front_Left__DM2 EQU CYREG_PRT12_DM2
InhB_Front_Left__DR EQU CYREG_PRT12_DR
InhB_Front_Left__INP_DIS EQU CYREG_PRT12_INP_DIS
InhB_Front_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
InhB_Front_Left__MASK EQU 0x04
InhB_Front_Left__PORT EQU 12
InhB_Front_Left__PRT EQU CYREG_PRT12_PRT
InhB_Front_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
InhB_Front_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
InhB_Front_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
InhB_Front_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
InhB_Front_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
InhB_Front_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
InhB_Front_Left__PS EQU CYREG_PRT12_PS
InhB_Front_Left__SHIFT EQU 2
InhB_Front_Left__SIO_CFG EQU CYREG_PRT12_SIO_CFG
InhB_Front_Left__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
InhB_Front_Left__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
InhB_Front_Left__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
InhB_Front_Left__SLW EQU CYREG_PRT12_SLW

; InhA_Front_Right
InhA_Front_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
InhA_Front_Right__0__MASK EQU 0x40
InhA_Front_Right__0__PC EQU CYREG_PRT3_PC6
InhA_Front_Right__0__PORT EQU 3
InhA_Front_Right__0__SHIFT EQU 6
InhA_Front_Right__AG EQU CYREG_PRT3_AG
InhA_Front_Right__AMUX EQU CYREG_PRT3_AMUX
InhA_Front_Right__BIE EQU CYREG_PRT3_BIE
InhA_Front_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhA_Front_Right__BYP EQU CYREG_PRT3_BYP
InhA_Front_Right__CTL EQU CYREG_PRT3_CTL
InhA_Front_Right__DM0 EQU CYREG_PRT3_DM0
InhA_Front_Right__DM1 EQU CYREG_PRT3_DM1
InhA_Front_Right__DM2 EQU CYREG_PRT3_DM2
InhA_Front_Right__DR EQU CYREG_PRT3_DR
InhA_Front_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
InhA_Front_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhA_Front_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhA_Front_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
InhA_Front_Right__MASK EQU 0x40
InhA_Front_Right__PORT EQU 3
InhA_Front_Right__PRT EQU CYREG_PRT3_PRT
InhA_Front_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhA_Front_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhA_Front_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhA_Front_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhA_Front_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhA_Front_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhA_Front_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhA_Front_Right__PS EQU CYREG_PRT3_PS
InhA_Front_Right__SHIFT EQU 6
InhA_Front_Right__SLW EQU CYREG_PRT3_SLW

; InhB_Front_Right
InhB_Front_Right__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
InhB_Front_Right__0__MASK EQU 0x20
InhB_Front_Right__0__PC EQU CYREG_PRT3_PC5
InhB_Front_Right__0__PORT EQU 3
InhB_Front_Right__0__SHIFT EQU 5
InhB_Front_Right__AG EQU CYREG_PRT3_AG
InhB_Front_Right__AMUX EQU CYREG_PRT3_AMUX
InhB_Front_Right__BIE EQU CYREG_PRT3_BIE
InhB_Front_Right__BIT_MASK EQU CYREG_PRT3_BIT_MASK
InhB_Front_Right__BYP EQU CYREG_PRT3_BYP
InhB_Front_Right__CTL EQU CYREG_PRT3_CTL
InhB_Front_Right__DM0 EQU CYREG_PRT3_DM0
InhB_Front_Right__DM1 EQU CYREG_PRT3_DM1
InhB_Front_Right__DM2 EQU CYREG_PRT3_DM2
InhB_Front_Right__DR EQU CYREG_PRT3_DR
InhB_Front_Right__INP_DIS EQU CYREG_PRT3_INP_DIS
InhB_Front_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
InhB_Front_Right__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
InhB_Front_Right__LCD_EN EQU CYREG_PRT3_LCD_EN
InhB_Front_Right__MASK EQU 0x20
InhB_Front_Right__PORT EQU 3
InhB_Front_Right__PRT EQU CYREG_PRT3_PRT
InhB_Front_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
InhB_Front_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
InhB_Front_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
InhB_Front_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
InhB_Front_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
InhB_Front_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
InhB_Front_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
InhB_Front_Right__PS EQU CYREG_PRT3_PS
InhB_Front_Right__SHIFT EQU 5
InhB_Front_Right__SLW EQU CYREG_PRT3_SLW

; Rotation_Register
Rotation_Register_Sync_ctrl_reg__0__MASK EQU 0x01
Rotation_Register_Sync_ctrl_reg__0__POS EQU 0
Rotation_Register_Sync_ctrl_reg__1__MASK EQU 0x02
Rotation_Register_Sync_ctrl_reg__1__POS EQU 1
Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Rotation_Register_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Rotation_Register_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Rotation_Register_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Rotation_Register_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Rotation_Register_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Rotation_Register_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Rotation_Register_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Rotation_Register_Sync_ctrl_reg__2__MASK EQU 0x04
Rotation_Register_Sync_ctrl_reg__2__POS EQU 2
Rotation_Register_Sync_ctrl_reg__3__MASK EQU 0x08
Rotation_Register_Sync_ctrl_reg__3__POS EQU 3
Rotation_Register_Sync_ctrl_reg__4__MASK EQU 0x10
Rotation_Register_Sync_ctrl_reg__4__POS EQU 4
Rotation_Register_Sync_ctrl_reg__5__MASK EQU 0x20
Rotation_Register_Sync_ctrl_reg__5__POS EQU 5
Rotation_Register_Sync_ctrl_reg__6__MASK EQU 0x40
Rotation_Register_Sync_ctrl_reg__6__POS EQU 6
Rotation_Register_Sync_ctrl_reg__7__MASK EQU 0x80
Rotation_Register_Sync_ctrl_reg__7__POS EQU 7
Rotation_Register_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Rotation_Register_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Rotation_Register_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Rotation_Register_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Rotation_Register_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Rotation_Register_Sync_ctrl_reg__MASK EQU 0xFF
Rotation_Register_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rotation_Register_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rotation_Register_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000006
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
