--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -xml DC7_PCI.twx DC7_PCI.ncd -o DC7_PCI.twr DC7_PCI.pcf -ucf DB7.ucf

Design file:              DC7_PCI.ncd
Physical constraint file: DC7_PCI.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCI_Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AD<0>       |    4.997(R)|    0.888(R)|PCI_Clock_IBUF    |   0.000|
AD<1>       |    6.367(R)|    0.587(R)|PCI_Clock_IBUF    |   0.000|
AD<2>       |    4.272(R)|    0.444(R)|PCI_Clock_IBUF    |   0.000|
AD<3>       |    8.594(R)|    0.244(R)|PCI_Clock_IBUF    |   0.000|
AD<4>       |    8.664(R)|    0.654(R)|PCI_Clock_IBUF    |   0.000|
AD<5>       |    7.777(R)|    0.233(R)|PCI_Clock_IBUF    |   0.000|
AD<6>       |    7.281(R)|    0.146(R)|PCI_Clock_IBUF    |   0.000|
AD<7>       |   10.787(R)|   -0.082(R)|PCI_Clock_IBUF    |   0.000|
AD<8>       |    8.051(R)|    0.677(R)|PCI_Clock_IBUF    |   0.000|
AD<9>       |    8.050(R)|    0.719(R)|PCI_Clock_IBUF    |   0.000|
AD<10>      |    7.647(R)|    0.405(R)|PCI_Clock_IBUF    |   0.000|
AD<11>      |    8.646(R)|    1.107(R)|PCI_Clock_IBUF    |   0.000|
AD<12>      |    7.660(R)|    0.512(R)|PCI_Clock_IBUF    |   0.000|
AD<13>      |    7.008(R)|    0.413(R)|PCI_Clock_IBUF    |   0.000|
AD<14>      |    7.827(R)|    1.089(R)|PCI_Clock_IBUF    |   0.000|
AD<15>      |    8.149(R)|    0.879(R)|PCI_Clock_IBUF    |   0.000|
AD<16>      |    7.190(R)|   -0.764(R)|PCI_Clock_IBUF    |   0.000|
AD<17>      |    6.644(R)|    0.816(R)|PCI_Clock_IBUF    |   0.000|
ADEx<0>     |    9.486(R)|   -5.148(R)|PCI_Clock_IBUF    |   0.000|
ADEx<1>     |    9.331(R)|   -5.024(R)|PCI_Clock_IBUF    |   0.000|
CBE<0>      |   10.677(R)|   -0.378(R)|PCI_Clock_IBUF    |   0.000|
CBE<1>      |   10.773(R)|   -0.995(R)|PCI_Clock_IBUF    |   0.000|
CBE<2>      |   11.388(R)|   -0.384(R)|PCI_Clock_IBUF    |   0.000|
CBE<3>      |   11.187(R)|   -0.480(R)|PCI_Clock_IBUF    |   0.000|
DData       |    6.474(R)|   -1.333(R)|PCI_Clock_IBUF    |   0.000|
Frame       |    4.996(R)|    0.574(R)|PCI_Clock_IBUF    |   0.000|
IDSel       |    9.355(R)|   -0.667(R)|PCI_Clock_IBUF    |   0.000|
IRdy        |    7.185(R)|   -0.200(R)|PCI_Clock_IBUF    |   0.000|
PCI_Reset   |    6.290(R)|    0.174(R)|PCI_Clock_IBUF    |   0.000|
SSAck       |    1.437(R)|    0.037(R)|PCI_Clock_IBUF    |   0.000|
SSDIn       |    1.695(R)|   -0.163(R)|PCI_Clock_IBUF    |   0.000|
USBData<0>  |    0.815(R)|    0.534(R)|PCI_Clock_IBUF    |   0.000|
USBData<1>  |    0.482(R)|    0.801(R)|PCI_Clock_IBUF    |   0.000|
USBData<2>  |    0.838(R)|    0.515(R)|PCI_Clock_IBUF    |   0.000|
USBData<3>  |    0.506(R)|    0.782(R)|PCI_Clock_IBUF    |   0.000|
USBData<4>  |    0.839(R)|    0.513(R)|PCI_Clock_IBUF    |   0.000|
USBData<5>  |    0.506(R)|    0.780(R)|PCI_Clock_IBUF    |   0.000|
USBData<6>  |    0.549(R)|    0.746(R)|PCI_Clock_IBUF    |   0.000|
USBData<7>  |    1.031(R)|    0.360(R)|PCI_Clock_IBUF    |   0.000|
USBRxValid  |    5.258(R)|   -1.486(R)|PCI_Clock_IBUF    |   0.000|
USBTxReady  |    3.057(R)|   -0.611(R)|PCI_Clock_IBUF    |   0.000|
------------+------------+------------+------------------+--------+

Clock PCI_Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AD<0>       |   11.471(R)|PCI_Clock_IBUF    |   0.000|
AD<1>       |   10.961(R)|PCI_Clock_IBUF    |   0.000|
AD<2>       |   11.421(R)|PCI_Clock_IBUF    |   0.000|
AD<3>       |   11.646(R)|PCI_Clock_IBUF    |   0.000|
AD<4>       |   11.651(R)|PCI_Clock_IBUF    |   0.000|
AD<5>       |   11.829(R)|PCI_Clock_IBUF    |   0.000|
AD<6>       |   11.723(R)|PCI_Clock_IBUF    |   0.000|
AD<7>       |   11.664(R)|PCI_Clock_IBUF    |   0.000|
AD<8>       |   11.443(R)|PCI_Clock_IBUF    |   0.000|
AD<9>       |   11.162(R)|PCI_Clock_IBUF    |   0.000|
AD<10>      |   11.397(R)|PCI_Clock_IBUF    |   0.000|
AD<11>      |   11.270(R)|PCI_Clock_IBUF    |   0.000|
AD<12>      |   10.647(R)|PCI_Clock_IBUF    |   0.000|
AD<13>      |   10.745(R)|PCI_Clock_IBUF    |   0.000|
AD<14>      |   12.587(R)|PCI_Clock_IBUF    |   0.000|
AD<15>      |   12.917(R)|PCI_Clock_IBUF    |   0.000|
AD<16>      |   12.294(R)|PCI_Clock_IBUF    |   0.000|
AD<17>      |   11.431(R)|PCI_Clock_IBUF    |   0.000|
DClock      |   11.716(R)|PCI_Clock_IBUF    |   0.000|
DData       |   13.792(R)|PCI_Clock_IBUF    |   0.000|
DevSel      |    8.451(R)|PCI_Clock_IBUF    |   0.000|
LED         |    8.749(R)|PCI_Clock_IBUF    |   0.000|
Probe       |   19.430(R)|PCI_Clock_IBUF    |   0.000|
SSAddr      |   13.264(R)|PCI_Clock_IBUF    |   0.000|
SSClock     |    9.970(R)|PCI_Clock_IBUF    |   0.000|
SSDOut      |   16.697(R)|PCI_Clock_IBUF    |   0.000|
SSStrobe    |   13.004(R)|PCI_Clock_IBUF    |   0.000|
TRdy        |   12.787(R)|PCI_Clock_IBUF    |   0.000|
USBData<0>  |   10.643(R)|PCI_Clock_IBUF    |   0.000|
USBData<1>  |    9.812(R)|PCI_Clock_IBUF    |   0.000|
USBData<2>  |    9.862(R)|PCI_Clock_IBUF    |   0.000|
USBData<3>  |   11.159(R)|PCI_Clock_IBUF    |   0.000|
USBData<4>  |   10.111(R)|PCI_Clock_IBUF    |   0.000|
USBData<5>  |   11.410(R)|PCI_Clock_IBUF    |   0.000|
USBData<6>  |   10.357(R)|PCI_Clock_IBUF    |   0.000|
USBData<7>  |   11.662(R)|PCI_Clock_IBUF    |   0.000|
USBRead     |   10.065(R)|PCI_Clock_IBUF    |   0.000|
USBWrite    |   10.116(R)|PCI_Clock_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PCI_Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCI_Clock      |    7.436|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IRdy           |Probe          |   14.766|
PCI_Clock      |Probe          |   10.155|
SSAck          |Probe          |   10.493|
SSDIn          |Probe          |   10.398|
USBRxValid     |Probe          |   10.368|
USBTxReady     |Probe          |   10.262|
---------------+---------------+---------+


Analysis completed Tue Nov 15 08:19:25 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 108 MB



