MSG: RPC service port 1 has just been cleanup!
MSG: RPC service port 2 has just been cleanup!
MSG: RPC service port 3 has just been cleanup!
MSG: RPC service port 4 has just been cleanup!
WARN: No register name file t41.init is available !
PCI PHY is being initialized...
Failed to open the dev file.
Make sure kernel module is loaded !
PCI Init done !
Mapped memory for slot 0 bar 0 addr EF600000 length 00200000 to B7BB4000
Mapped memory for slot 0 bar 1 addr EF400000 length 00200000 to B79B4000
Mapped memory for slot 0 bar 2 addr EF200000 length 00200000 to B77B4000
Mapped memory for slot 0 bar 3 addr EFC00000 length 00200000 to B75B4000
Mapped memory for slot 0 bar 4 addr EFA00000 length 00200000 to B73B4000
Mapped memory for slot 0 bar 5 addr EF800000 length 00200000 to B71B4000
MEM MAP is done!
Enabling PicoBlaze I2C communication
Looking for EEPROMs on the IBB buses
PCI device scan is done!
***************************************************************
* CORTINA SYSTEMS: Common Board             
* PCI Target: Vendor 10ee, Device 0300:
*
* BAR0 = Common Board = ef600000
* BAR1 = IBB 0        = ef400000
* BAR2 = IBB 1        = ef200000
* BAR3 = IBB 2        = efc00000
* BAR4 = IBB 1 Slave  = efa00000
* BAR5 = IBB 2 Slave  = ef800000
*
* MAP0 = Common Board = b7bb4000
* MAP1 = IBB 0        = b79b4000
* MAP2 = IBB 1        = b77b4000
* MAP3 = IBB 2        = b75b4000
* MAP4 = IBB 1 Slave  = b73b4000
* MAP5 = IBB 2 Slave  = b71b4000
*
* Device Driver Base addresses and device status:
*
*   PCI Bridge  : VELOCIRAPTOR       (384) : b7bb4000 : INSTALLED
*   IBB 0       : TENABO FPGA        (432) : b79b4000 : INSTALLED
*   IBB 0       : T41                (448) : b7a34000 : INSTALLED
*   IBB 1       :                          :          : N/A
*   IBB 1       :                          :          : N/A
***************************************************************
rs: cb_dev_register dev_id = 0
T41 Driver Lab Release:  5.6.603
XFI Microcode Release:      126201041732PM
Driver built on Feb  6 2012 @ 17:51:58
--> (int) cs_trans_server_callback_register( 0x1 );
MSG: client callback server 10.243.13.80 is connected!
--> cs_trans_enable_dump( 0x1 );
INFO: The client 10.243.13.80(4) dump flag has just been turned on !
--> ten_drvr_ctl_logging( 0x1 );
--> (cs_uint8) t40fpga_get_board_type( 0x1b0 );
RD: FPGA 0x00000 = 0xA001
RD: FPGA 0x00001 = 0x1100
RD: FPGA 0x00002 = 0x1005
RD: FPGA 0x00000 = 0xA0D1
RD: FPGA 0x00001 = 0x1100
RD: FPGA 0x00002 = 0x0104
RD: FPGA 0x04000 = 0xA0E1
RD: FPGA 0x04001 = 0x1101
RD: FPGA 0x04002 = 0x1205
RD: FPGA 0x01002 = 0x8FFF
RD: FPGA 0x01802 = 0x8FFF
RD: FPGA 0x06402 = 0x8FAA
RD: FPGA 0x05000 = 0x4003
RD: FPGA 0x06C07 = 0x0003
RD: FPGA 0x06C0F = 0x000D
RD: FPGA 0x20000 = 0x03E5
RD: FPGA 0x20001 = 0x1009
t40fpga_inventory_get: T4x ChipID = 0x100903E5
--> cs_trans_enable_dump( 0x0 );
INFO: The client 10.243.13.80(4) dump flag has just been turned off !
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_status) cb_ibb_reset( 0x1b0, 0x1 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 07
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 06
--> (cs_status) cb_ibb_reset( 0x1b0, 0x0 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 06
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 07
--> ten_print( 0x87efb70 );
Set board system clock reference to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
Assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x1 );
RD: FPGA 0x3F802 = 0x0001
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0000
WR: FPGA 0x3F800 = 0x0000
--> ten_print( 0x87efb70 );
Set internal system clock frequency to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1b68 );
Program mainboard CLK: module: 2, clk: 4, freq: 425000000 Hz
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2, 0x72 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x3, 0x5 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x4, 0x92 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xb, 0x42 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x15, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x19, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x21, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x24, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x28, 0x20 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x29, 0x10 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2a, 0x99 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2c, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2d, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2f, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x30, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x88, 0x40 );
RD: FPGA 0x05800 = 0x0000
WR: FPGA 0x05800 = 0x0700
--> (int) cs_trans_read_reg( 0x1b0, 0x3f802 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x3f802, 0x5 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
De-assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x0 );
RD: FPGA 0x3F802 = 0x0005
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0000
WR: FPGA 0x3F800 = 0x0001
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1bb0 );
Populate board inventory
--> (cs_status) t40fpga_inventory( );
RD: FPGA 0x00000 = 0xA001
RD: FPGA 0x00001 = 0x1100
RD: FPGA 0x00002 = 0x1005
RD: FPGA 0x00000 = 0xA0D1
RD: FPGA 0x00001 = 0x1100
RD: FPGA 0x00002 = 0x0104
RD: FPGA 0x04000 = 0xA0E1
RD: FPGA 0x04001 = 0x1101
RD: FPGA 0x04002 = 0x1205
RD: FPGA 0x01002 = 0x8FFF
RD: FPGA 0x01802 = 0x8FFF
RD: FPGA 0x06402 = 0x8FFF
RD: FPGA 0x05000 = 0x4000
RD: FPGA 0x06C07 = 0x0003
RD: FPGA 0x06C0F = 0x000D
RD: FPGA 0x20000 = 0x03E5
RD: FPGA 0x20001 = 0x1009
t40fpga_inventory_get: T4x ChipID = 0x100903E5
Platform Inventory Report
---------------------------------------------------------
T40 EVB             T41 CEB Board s/n 8
Velociraptor        chipID 0xA001 revision 0 date 5/10/11
U100                chipID 0xA0D1 revision 0 date 4/1/11
U200                chipID 0xA0E1 revision 1 date 5/12/11
Clock DBA           SI5326_VCSO_622 s/n 4409
Clock DBB           SI5326_VCSO_622 s/n 11
Clock DBC           SI5326_VCSO_622 s/n 1002
MSA 1:              Passive Board: Loopback (CML)
CEB    XFP Daughter 4x XFP
CEB    MRB Daughter Short Bridge
T41                 chipID 0x1009 03E5 (CS6040)
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x1, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x2, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x4, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x8, 0x0 );
RD: FPGA 0x01001 = 0x0000
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x1, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x2, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x4, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x8, 0x0 );
RD: FPGA 0x01801 = 0x0000
WR: FPGA 0x01801 = 0x0000
--> (cs_uint8) t40fpga_get_board_type( 0x1b0 );
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x1, 0x0 );
RD: FPGA 0x06401 = 0x0000
WR: FPGA 0x06401 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x2, 0x0 );
RD: FPGA 0x06401 = 0x0000
WR: FPGA 0x06401 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x4, 0x0 );
RD: FPGA 0x06401 = 0x0000
WR: FPGA 0x06401 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x8, 0x0 );
RD: FPGA 0x06401 = 0x0000
WR: FPGA 0x06401 = 0x0000
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x6401, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xf00 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xf00 );
--> (int) cs_trans_write_reg( 0x1b0, 0x6401, 0xf00 );
--> (cs_status) ten_dev_main_init( 0x0 );
ten_dev_main_init
ten_dev_init
ten_dev_init_hw
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x1009
Chip JTAG ID = 0x100903E5 match.
T41 Identified
T41 dev-0 initialized:  base addr = 0xB7A34000
--> (cs_uint16) ten_mod_main_init( 0x0, 0x0 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0000 successfully opened
Module-0x0000: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0000)
--> (cs_uint16) ten_mod_main_init( 0x0, 0x1 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0001 successfully opened
Module-0x0001: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0001)
--> (cs_status) ten_hl_config_global( 0x0, 0x1, 0x0, 0x1, 0x1, 0x1 );
ten_hl_config_global
ten_hl_mpif_wait_for_bist_done
RD: 0x00078 = 0x0007
ten_mpif_global_reset_common
RD: 0x00003 = 0x00BF
WR: 0x00003 = 0x00BE
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_syspll
RD: 0x00012 = 0x0001
WR: 0x00012 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_clock_select_sys
RD: 0x00026 = 0x0000
WR: 0x00026 = 0x0000
ten_mpif_global_reset_syspll
RD: 0x00012 = 0x0000
WR: 0x00012 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00A02 = 0x1001
WR: 0x00A02 = 0x4206
ten_gpllx1_stxp0_tx_cp
RD: 0x00A05 = 0x0077
WR: 0x00A05 = 0x0033
ten_gpllx1_set_stxp0_tx_config
RD: 0x00A00 = 0x0000
WR: 0x00A00 = 0x0000
ten_set_vco_coarse_tuning() SYS
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00A09 = 0x0134
WR: 0x00A09 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00A0A = 0x0134
WR: 0x00A0A = 0x0000
ten_gpllx1_set_txvco0_init
SYS, init=1
RD: 0x00A0C = 0x0000
WR: 0x00A0C = 0x8000
ten_gpllx1_set_txvco0_init
SYS, init=0
RD: 0x00A0C = 0x8000
WR: 0x00A0C = 0x0000
ten_hl_gpllx1_check_lock
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() SYS
RD: 0x00A19 = 0x0008
TEN_UDELAY:  50 ms (50000 us)
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() SYS
RD: 0x00A19 = 0x0049
ten_mpif_global_reset_xfi_dsp
RD: 0x00013 = 0xFFFF
WR: 0x00013 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_gpll
RD: 0x00011 = 0xFFFF
WR: 0x00011 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_hsif_mpif
RD: 0x00004 = 0x003F
WR: 0x00004 = 0x000F
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_sds_mr_mpif
RD: 0x00005 = 0x0FFF
WR: 0x00005 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
RD: 0x00006 = 0x0FFF
WR: 0x00006 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_sds_xfi_mpif
RD: 0x00007 = 0x0FFF
WR: 0x00007 = 0x00FF
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_xfi_dsp
RD: 0x00013 = 0x0000
WR: 0x00013 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_clock_select_gpll_in() Module A, SLICE_ALL, TX, select=1
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0x0000
WR: 0x00021 = 0x00F0
ten_mpif_clock_select_gpll_in() Module B, SLICE_ALL, TX, select=1
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0x00F0
WR: 0x00021 = 0xF0F0
ten_mpif_clock_select_gpll_in() Module A, SLICE_ALL, RX, select=0
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0xF0F0
WR: 0x00021 = 0xF0F0
ten_mpif_clock_select_gpll_out
RD: 0x00022 = 0x0000
WR: 0x00022 = 0xFFFF
ten_mpif_clock_select_40g
RD: 0x00023 = 0x0000
WR: 0x00023 = 0x000C
ten_mpif_global_cfg
RD: 0x00002 = 0x0000
WR: 0x00002 = 0x0005
ten_mpif_set_lvds_div_pd
RD: 0x0006C = 0xFFFF
WR: 0x0006C = 0x0000
ten_mpif_get_chip_jtag_id
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x1009
ten_hl_hsif_sfi42_reset_fix
RD: 0x01001 = 0x0011
WR: 0x01001 = 0x0044
RD: 0x01002 = 0x0011
WR: 0x01002 = 0x0044
RD: 0x01003 = 0x0011
WR: 0x01003 = 0x0044
RD: 0x01004 = 0x0011
WR: 0x01004 = 0x0044
RD: 0x00016 = 0xFFFF
WR: 0x00016 = 0xFF00
RD: 0x02001 = 0x0011
WR: 0x02001 = 0x0044
RD: 0x02002 = 0x0011
WR: 0x02002 = 0x0044
RD: 0x02003 = 0x0011
WR: 0x02003 = 0x0044
RD: 0x02004 = 0x0011
WR: 0x02004 = 0x0044
RD: 0x00017 = 0xFFFF
WR: 0x00017 = 0xFF00
RD: 0x00011 = 0x0000
WR: 0x00011 = 0x0000
RD: 0x00A41 = 0x0000
WR: 0x00A41 = 0x0000
RD: 0x00A81 = 0x0000
WR: 0x00A81 = 0x0000
RD: 0x00AC1 = 0x0000
WR: 0x00AC1 = 0x0000
RD: 0x00B01 = 0x0000
WR: 0x00B01 = 0x0000
RD: 0x00B41 = 0x0000
WR: 0x00B41 = 0x0000
RD: 0x00B81 = 0x0000
WR: 0x00B81 = 0x0000
RD: 0x00BC1 = 0x0000
WR: 0x00BC1 = 0x0000
RD: 0x00C01 = 0x0000
WR: 0x00C01 = 0x0000
RD: 0x00C41 = 0x0000
WR: 0x00C41 = 0x0000
RD: 0x00C81 = 0x0000
WR: 0x00C81 = 0x0000
RD: 0x00CC1 = 0x0000
WR: 0x00CC1 = 0x0000
RD: 0x00D01 = 0x0000
WR: 0x00D01 = 0x0000
RD: 0x00D41 = 0x0000
WR: 0x00D41 = 0x0000
RD: 0x00D81 = 0x0000
WR: 0x00D81 = 0x0000
RD: 0x00DC1 = 0x0000
WR: 0x00DC1 = 0x0000
RD: 0x00E01 = 0x0000
WR: 0x00E01 = 0x0000
WR: 0x01001 = 0x0011
WR: 0x01002 = 0x0011
WR: 0x01003 = 0x0011
WR: 0x01004 = 0x0011
WR: 0x00016 = 0xFFFF
WR: 0x02001 = 0x0011
WR: 0x02002 = 0x0011
WR: 0x02003 = 0x0011
WR: 0x02004 = 0x0011
WR: 0x00017 = 0xFFFF
WR: 0x00A41 = 0x0000
WR: 0x00A81 = 0x0000
WR: 0x00AC1 = 0x0000
WR: 0x00B01 = 0x0000
WR: 0x00B41 = 0x0000
WR: 0x00B81 = 0x0000
WR: 0x00BC1 = 0x0000
WR: 0x00C01 = 0x0000
WR: 0x00C41 = 0x0000
WR: 0x00C81 = 0x0000
WR: 0x00CC1 = 0x0000
WR: 0x00D01 = 0x0000
WR: 0x00D41 = 0x0000
WR: 0x00D81 = 0x0000
WR: 0x00DC1 = 0x0000
WR: 0x00E01 = 0x0000
WR: 0x00011 = 0x0000
--> (cs_status) ten_hl_ohpp_and_shadow_ram_init( 0x0 );
ten_hl_ohpp_init
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x000F
WR: 0x00015 = 0x0008
ten_mpif_global_reset_common
RD: 0x00003 = 0x00BE
WR: 0x00003 = 0x00B2
TEN_UDELAY:  20 ms (20000 us)
ten_ohpp_sfu_set_admohen
RD: 0x09238 = 0x0000
WR: 0x09238 = 0xF000
ten_ohpp_sfu_set_stsohen
RD: 0x09238 = 0xF000
WR: 0x09238 = 0xFF00
ten_ohpp_sfu_set_otnohen
RD: 0x09238 = 0xFF00
WR: 0x09238 = 0xFF1F
ten_ohpp_sfu_sreset
RD: 0x0923A = 0x0001
WR: 0x0923A = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_hl_ohpp_and_shadow_ram_init
WR: 0x092C3 = 0x0270
ten_hl_ohpp_init
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x0008
WR: 0x00015 = 0x0000
ten_mpif_global_reset_common
RD: 0x00003 = 0x00B2
WR: 0x00003 = 0x00A2
TEN_UDELAY:  20 ms (20000 us)
ten_ohpp_sfu_set_admohen
RD: 0x0D238 = 0x0000
WR: 0x0D238 = 0xF000
ten_ohpp_sfu_set_stsohen
RD: 0x0D238 = 0xF000
WR: 0x0D238 = 0xFF00
ten_ohpp_sfu_set_otnohen
RD: 0x0D238 = 0xFF00
WR: 0x0D238 = 0xFF1F
ten_ohpp_sfu_sreset
RD: 0x0D23A = 0x0001
WR: 0x0D23A = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_hl_ohpp_and_shadow_ram_init
WR: 0x0D2C3 = 0x0270
--> (cs_status) ten_cb_rates( 0x0, 43018413560.000000, 0.000000 );
ten_cb_rates()  dev_id = 0, line_rate = 43018413560.000000, client_rate = 0.000000
--> (cs_status) ten_hl_fracdiv_config( 0x0, 0x4, 0x1954fc40, 0x140831cb );
ten_hl_fracdiv_config() RX_B_SLICE_0, sysclk_freq=425000000, desired_freq=336081355
ten_hl_fracdiv_init() RX_B_SLICE_0, sysclk_freq=425000000, desired_freq=336081355
    i=5.058299, floor_i=5 (0x00000005)
    n=978095.818382, round_n=978096 (0x000EECB0)
Provision Fractional Divider...
ten_frac_div_cfg_frac_div_reset
RD: 0x00450 = 0x0000
WR: 0x00450 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_frac_div_cfg_frac_div_enable
RD: 0x00451 = 0x0000
WR: 0x00451 = 0x0000
ten_frac_div_cfg_frac_div_width
RD: 0x00454 = 0x0000
WR: 0x00454 = 0x0003
ten_frac_div_cfg_frac_div_int
RD: 0x0045B = 0x0000
WR: 0x0045B = 0x0005
ten_frac_div_cfg_frac_div_n
RD: 0x00453 = 0x0000
WR: 0x00453 = 0xECB0
RD: 0x00452 = 0x0000
WR: 0x00452 = 0x000E
ten_frac_div_cfg_frac_div_enable
RD: 0x00451 = 0x0000
WR: 0x00451 = 0x0001
ten_frac_div_cfg_frac_div_s1en
RD: 0x00455 = 0x0000
WR: 0x00455 = 0x0001
ten_frac_div_cfg_frac_div_s2en
RD: 0x00456 = 0x0000
WR: 0x00456 = 0x0001
ten_frac_div_cfg_frac_div_reset
RD: 0x00450 = 0x0000
WR: 0x00450 = 0x0001
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00450 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
Fractional Divider Provisioning Complete.
ten_frac_div_cfg_frac_div_s2en
RD: 0x00456 = 0x0001
WR: 0x00456 = 0x0000
ten_dev_update_sysclock(dev_id=0, freq=425000000)
ten_mpif_init_access_times(dev_id=0, sysclk_freq=425000000
MPIF clock freq=106, reg access via network=False, reg access tics=430
--> (cs_status) ten_hl_fracdiv_config( 0x0, 0x5, 0x1954fc40, 0x140831cb );
ten_hl_fracdiv_config() RX_B_SLICE_1, sysclk_freq=425000000, desired_freq=336081355
ten_hl_fracdiv_init() RX_B_SLICE_1, sysclk_freq=425000000, desired_freq=336081355
    i=5.058299, floor_i=5 (0x00000005)
    n=978095.818382, round_n=978096 (0x000EECB0)
Provision Fractional Divider...
ten_frac_div_cfg_frac_div_reset
RD: 0x00460 = 0x0000
WR: 0x00460 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_frac_div_cfg_frac_div_enable
RD: 0x00461 = 0x0000
WR: 0x00461 = 0x0000
ten_frac_div_cfg_frac_div_width
RD: 0x00464 = 0x0000
WR: 0x00464 = 0x0003
ten_frac_div_cfg_frac_div_int
RD: 0x0046B = 0x0000
WR: 0x0046B = 0x0005
ten_frac_div_cfg_frac_div_n
RD: 0x00463 = 0x0000
WR: 0x00463 = 0xECB0
RD: 0x00462 = 0x0000
WR: 0x00462 = 0x000E
ten_frac_div_cfg_frac_div_enable
RD: 0x00461 = 0x0000
WR: 0x00461 = 0x0001
ten_frac_div_cfg_frac_div_s1en
RD: 0x00465 = 0x0000
WR: 0x00465 = 0x0001
ten_frac_div_cfg_frac_div_s2en
RD: 0x00466 = 0x0000
WR: 0x00466 = 0x0001
ten_frac_div_cfg_frac_div_reset
RD: 0x00460 = 0x0000
WR: 0x00460 = 0x0001
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00460 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
Fractional Divider Provisioning Complete.
ten_frac_div_cfg_frac_div_s2en
RD: 0x00466 = 0x0001
WR: 0x00466 = 0x0000
--> (cs_status) ten_hl_fracdiv_config( 0x0, 0x6, 0x1954fc40, 0x140831cb );
ten_hl_fracdiv_config() RX_B_SLICE_2, sysclk_freq=425000000, desired_freq=336081355
ten_hl_fracdiv_init() RX_B_SLICE_2, sysclk_freq=425000000, desired_freq=336081355
    i=5.058299, floor_i=5 (0x00000005)
    n=978095.818382, round_n=978096 (0x000EECB0)
Provision Fractional Divider...
ten_frac_div_cfg_frac_div_reset
RD: 0x00470 = 0x0000
WR: 0x00470 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_frac_div_cfg_frac_div_enable
RD: 0x00471 = 0x0000
WR: 0x00471 = 0x0000
ten_frac_div_cfg_frac_div_width
RD: 0x00474 = 0x0000
WR: 0x00474 = 0x0003
ten_frac_div_cfg_frac_div_int
RD: 0x0047B = 0x0000
WR: 0x0047B = 0x0005
ten_frac_div_cfg_frac_div_n
RD: 0x00473 = 0x0000
WR: 0x00473 = 0xECB0
RD: 0x00472 = 0x0000
WR: 0x00472 = 0x000E
ten_frac_div_cfg_frac_div_enable
RD: 0x00471 = 0x0000
WR: 0x00471 = 0x0001
ten_frac_div_cfg_frac_div_s1en
RD: 0x00475 = 0x0000
WR: 0x00475 = 0x0001
ten_frac_div_cfg_frac_div_s2en
RD: 0x00476 = 0x0000
WR: 0x00476 = 0x0001
ten_frac_div_cfg_frac_div_reset
RD: 0x00470 = 0x0000
WR: 0x00470 = 0x0001
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00470 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
Fractional Divider Provisioning Complete.
ten_frac_div_cfg_frac_div_s2en
RD: 0x00476 = 0x0001
WR: 0x00476 = 0x0000
--> (cs_status) ten_hl_fracdiv_config( 0x0, 0x7, 0x1954fc40, 0x140831cb );
ten_hl_fracdiv_config() RX_B_SLICE_3, sysclk_freq=425000000, desired_freq=336081355
ten_hl_fracdiv_init() RX_B_SLICE_3, sysclk_freq=425000000, desired_freq=336081355
    i=5.058299, floor_i=5 (0x00000005)
    n=978095.818382, round_n=978096 (0x000EECB0)
Provision Fractional Divider...
ten_frac_div_cfg_frac_div_reset
RD: 0x00480 = 0x0000
WR: 0x00480 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_frac_div_cfg_frac_div_enable
RD: 0x00481 = 0x0000
WR: 0x00481 = 0x0000
ten_frac_div_cfg_frac_div_width
RD: 0x00484 = 0x0000
WR: 0x00484 = 0x0003
ten_frac_div_cfg_frac_div_int
RD: 0x0048B = 0x0000
WR: 0x0048B = 0x0005
ten_frac_div_cfg_frac_div_n
RD: 0x00483 = 0x0000
WR: 0x00483 = 0xECB0
RD: 0x00482 = 0x0000
WR: 0x00482 = 0x000E
ten_frac_div_cfg_frac_div_enable
RD: 0x00481 = 0x0000
WR: 0x00481 = 0x0001
ten_frac_div_cfg_frac_div_s1en
RD: 0x00485 = 0x0000
WR: 0x00485 = 0x0001
ten_frac_div_cfg_frac_div_s2en
RD: 0x00486 = 0x0000
WR: 0x00486 = 0x0001
ten_frac_div_cfg_frac_div_reset
RD: 0x00480 = 0x0000
WR: 0x00480 = 0x0001
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00480 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
Fractional Divider Provisioning Complete.
ten_frac_div_cfg_frac_div_s2en
RD: 0x00486 = 0x0001
WR: 0x00486 = 0x0000
--> (cs_status) t40fpga_crosspoint( 0x1b0, 0x0, 0x2, 0x1 );
WR: FPGA 0x06000 = 0x0010
--> (cs_status) t40fpga_crosspoint( 0x1b0, 0x4, 0x2, 0x1 );
WR: FPGA 0x06004 = 0x0010
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_uint16) t40fpga_clock_module_get( 0x1b0, 0x3, 0x1 );
WR: FPGA 0x06400 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x1, 0x1 );
RD: FPGA 0x06401 = 0x0F00
WR: FPGA 0x06401 = 0x0F11
--> ten_print( 0x8808c80 );
********************************************
--> ten_print( 0x8808cb8 );
Directly Programming SiLabs
--> ten_print( 0x8808cd8 );
Module: 3  Clock: 1  Type: fixed
--> ten_print( 0x8808d00 );

--> ten_print( 0x8808cb8 );
  N1_HS: 4  N1_LS: 2
--> ten_print( 0x8808cb8 );
  N2_HS: 10  N2_LS: 306
--> ten_print( 0x8808cb8 );
  N3   : 354  BWSEL: 10
--> ten_print( 0x8808c80 );
********************************************
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2, 0xa2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x3, 0x45 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x4, 0x12 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0xb, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x15, 0xfe );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x19, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x21, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x24, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x28, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x29, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2a, 0x31 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2c, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2d, 0x61 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x2f, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x30, 0x61 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x1, 0x88, 0x40 );
WR: FPGA 0x06400 = 0x0000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_uint16) t40fpga_clock_module_get( 0x1b0, 0x3, 0x4 );
WR: FPGA 0x06400 = 0x0002
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x3, 0x4, 0x1 );
RD: FPGA 0x06401 = 0x0F11
WR: FPGA 0x06401 = 0x0F55
--> ten_print( 0x8808c80 );
********************************************
--> ten_print( 0x8808cb8 );
Directly Programming SiLabs
--> ten_print( 0x8808cd8 );
Module: 3  Clock: 4  Type: fixed
--> ten_print( 0x8808d00 );

--> ten_print( 0x8808cb8 );
  N1_HS: 4  N1_LS: 2
--> ten_print( 0x8808cb8 );
  N2_HS: 10  N2_LS: 306
--> ten_print( 0x8808cb8 );
  N3   : 354  BWSEL: 10
--> ten_print( 0x8808c80 );
********************************************
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2, 0xa2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x3, 0x45 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x4, 0x12 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0xb, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x15, 0xfe );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x19, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x21, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x24, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x28, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x29, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2a, 0x31 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2c, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2d, 0x61 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x2f, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x30, 0x61 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x3, 0x4, 0x88, 0x40 );
WR: FPGA 0x06400 = 0x0002
--> (int) cs_trans_write_reg( 0x1b0, 0x2004, 0x3 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1800, 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x80d0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x88 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2000, 0x4140 );
--> (int) cs_trans_write_reg( 0x1b0, 0x2001, 0x1 );
--> (cs_status) ten_hsif_provision_datapath( 0x0, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
ten_hsif_provision_datapath
   Module A
   TEN_INSTANCE_ALL
   tx_xfiselect = protocol selected by tx_mrprotocol
   rx_xfiselect = protocol selected by rx_mrprotocol
   tx_pswtchen = 0
   tx_mrprotocol = HSIF_PROTOCOL_DISABLED
   rx_pswtchen = 0
   rx_mrprotocol = HSIF_PROTOCOL_DISABLED
RD: 0x01001 = 0x0011
WR: 0x01001 = 0x0000
RD: 0x01002 = 0x0011
WR: 0x01002 = 0x0000
RD: 0x01003 = 0x0011
WR: 0x01003 = 0x0000
RD: 0x01004 = 0x0011
WR: 0x01004 = 0x0000
--> (cs_status) ten_hsif_provision_datapath( 0x1, 0xff, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 );
ten_hsif_provision_datapath
   Module B
   TEN_INSTANCE_ALL
   tx_xfiselect = protocol selected by tx_mrprotocol
   rx_xfiselect = protocol selected by rx_mrprotocol
   tx_pswtchen = 0
   tx_mrprotocol = HSIF_PROTOCOL_DISABLED
   rx_pswtchen = 0
   rx_mrprotocol = HSIF_PROTOCOL_DISABLED
RD: 0x02001 = 0x0011
WR: 0x02001 = 0x0000
RD: 0x02002 = 0x0011
WR: 0x02002 = 0x0000
RD: 0x02003 = 0x0011
WR: 0x02003 = 0x0000
RD: 0x02004 = 0x0011
WR: 0x02004 = 0x0000
--> (cs_status) ten_hsif_set_clk_40g( 0x1, 0x1, 0x1 );
ten_hsif_set_clk_40g
ten_hsif_set_clk_40g() Module B, HSIF_CLK_40G_RX_AGGR_MODE, value=1
RD: 0x02006 = 0x0000
WR: 0x02006 = 0x0008
--> (cs_status) ten_hsif_set_clk_40g( 0x1, 0x3, 0x1 );
ten_hsif_set_clk_40g
ten_hsif_set_clk_40g() Module B, HSIF_CLK_40G_TX_AGGR_MODE, value=1
RD: 0x02006 = 0x0008
WR: 0x02006 = 0x0088
--> (cs_boolean) ten_dev_is_t41( 0x0 );
--> (int) cs_trans_read_reg( 0x1b0, 0x6003 );
--> t40fpga_cfp_power( 0x1b0, 0x0 );
WR: FPGA 0x06C00 = 0x0009
--> (int) cs_trans_read_reg( 0x1b0, 0x6007 );
--> t40fpga_cfp_power( 0x1b0, 0x1 );
WR: FPGA 0x06C08 = 0x0009
--> (int) cs_trans_write_reg( 0x1b0, 0x6c08, 0x1 );
--> (int) cs_trans_write_reg( 0x1b0, 0x6c00, 0x9 );
--> (cs_uint8) t40fpga_msa_detect( 0x1b0, 0x1 );
--> (cs_status) ten_glb_misc_xlos_inv_mr( 0x1, 0x0, 0x1 );
ten_glb_misc_xlos_inv_mr
ten_glb_misc_xlos_inv_mr() Module B, Slice 0, active_low=1
RD: 0x0032A = 0x0000
WR: 0x0032A = 0x0010
--> (cs_status) ten_hl_config_cfp_t41( 0x1, 0xff, 0x1, 0x2, 0x2, 0x0, 0x0, 0x0, 0x0, 0x1, 0x1, 0x2a, 0x1b, 0x0 );
ten_hl_config_cfp_t41()
    Module B
    SLICE_ALL
    OTU3
    div=2
    rx_bitinv=0
    tx_bitinv=0
    prot=0
    aux_clk=0
    wait_for_vcotune=1
    current_traffic = 0, new_traffic=1
ten_mpif_clock_select_hsif_out
RD: 0x00020 = 0x0000
WR: 0x00020 = 0x0000
ten_mpif_clock_select_prot_per_slice
RD: 0x00024 = 0x0000
WR: 0x00024 = 0x0000
ten_mpif_global_clock_disable_xfi_b
RD: 0x00017 = 0xFFFF
WR: 0x00017 = 0x00FF
ten_mpif_clock_select_prot_40g
RD: 0x00024 = 0x0000
WR: 0x00024 = 0x0300
ten_mpif_clock_select_gpll_in() Module B, SLICE_ALL, TX_AND_RX, select=0
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0xF0F0
WR: 0x00021 = 0x00F0
ten_mpif_clock_select_sys
RD: 0x00026 = 0x0000
WR: 0x00026 = 0x0000
ten_mpif_global_clock_disable_cfp_t41
RD: 0x0010B = 0x0011
WR: 0x0010B = 0x0000
ten_mpif_global_clock_disable_mr_b
RD: 0x00017 = 0x00FF
WR: 0x00017 = 0x0000
ten_mpif_global_reset_sds_cfp_t41
RD: 0x00101 = 0x0111
WR: 0x00101 = 0x01FF
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00101 = 0x0100
TEN_UDELAY:  20 ms (20000 us)
ten_mpif_global_reset_sds_cfp_mpif_t41
RD: 0x00101 = 0x0100
WR: 0x00101 = 0x0F00
TEN_UDELAY:  20 ms (20000 us)
WR: 0x00101 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
TEN_UDELAY:  20 ms (20000 us)
ten_hsif_slc0_mr10x4_sds_common_srx0_srx_pd
RD: 0x02080 = 0x0000
WR: 0x02080 = 0x0020
RD: 0x020A2 = 0x0000
WR: 0x020A2 = 0x0020
RD: 0x020C4 = 0x0000
WR: 0x020C4 = 0x0020
RD: 0x020E6 = 0x0000
WR: 0x020E6 = 0x0020
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_pwrdn_all
RD: 0x02111 = 0x0000
WR: 0x02111 = 0x0100
ten_hsif_slc0_mr10x4_sds_common_stxp0_tx_pwrdn_pd_lane
RD: 0x02111 = 0x0100
WR: 0x02111 = 0x011F
ten_hsif_slc1_mr10x5_sds_common_srx0_srx_pd
RD: 0x02280 = 0x0000
WR: 0x02280 = 0x0020
RD: 0x022A2 = 0x0000
WR: 0x022A2 = 0x0020
RD: 0x022C4 = 0x0000
WR: 0x022C4 = 0x0020
RD: 0x022E6 = 0x0000
WR: 0x022E6 = 0x0020
RD: 0x02308 = 0x0000
WR: 0x02308 = 0x0020
ten_hsif_slc1_mr10x5_sds_common_stxp0_tx_pwrdn_all
RD: 0x02335 = 0x0000
WR: 0x02335 = 0x0100
ten_hsif_slc1_mr10x5_sds_common_stxp0_tx_pwrdn_pd_lane
RD: 0x02335 = 0x0100
WR: 0x02335 = 0x011F
ten_hsif_slc2_mr10x4_sds_common_srx0_srx_pd
RD: 0x02480 = 0x0000
WR: 0x02480 = 0x0020
RD: 0x024A2 = 0x0000
WR: 0x024A2 = 0x0020
RD: 0x024C4 = 0x0000
WR: 0x024C4 = 0x0020
RD: 0x024E6 = 0x0000
WR: 0x024E6 = 0x0020
ten_hsif_slc2_mr10x4_sds_common_stxp0_tx_pwrdn_all
RD: 0x02511 = 0x0000
WR: 0x02511 = 0x0100
ten_hsif_slc2_mr10x4_sds_common_stxp0_tx_pwrdn_pd_lane
RD: 0x02511 = 0x0100
WR: 0x02511 = 0x011F
ten_hsif_slc3_mr10x5_sds_common_srx0_srx_pd
RD: 0x02680 = 0x0000
WR: 0x02680 = 0x0020
RD: 0x026A2 = 0x0000
WR: 0x026A2 = 0x0020
RD: 0x026C4 = 0x0000
WR: 0x026C4 = 0x0020
RD: 0x026E6 = 0x0000
WR: 0x026E6 = 0x0020
RD: 0x02708 = 0x0000
WR: 0x02708 = 0x0020
ten_hsif_slc3_mr10x5_sds_common_stxp0_tx_pwrdn_all
RD: 0x02735 = 0x0000
WR: 0x02735 = 0x0100
ten_hsif_slc3_mr10x5_sds_common_stxp0_tx_pwrdn_pd_lane
RD: 0x02735 = 0x0100
WR: 0x02735 = 0x011F
ten_cfp32x1_stxp0_tx_pd_41
RD: 0x1B225 = 0x000E
WR: 0x1B225 = 0x000E
RD: 0x1B2A5 = 0x000E
WR: 0x1B2A5 = 0x000E
RD: 0x1B325 = 0x000E
WR: 0x1B325 = 0x000E
RD: 0x1B3A5 = 0x000E
WR: 0x1B3A5 = 0x000E
ten_cfp32x1_stxp0_tx_pd_lane_t41
RD: 0x1B225 = 0x000E
WR: 0x1B225 = 0x0000
RD: 0x1B2A5 = 0x000E
WR: 0x1B2A5 = 0x0000
RD: 0x1B325 = 0x000E
WR: 0x1B325 = 0x0000
RD: 0x1B3A5 = 0x000E
WR: 0x1B3A5 = 0x0000
ten_cfp32x1_srx0_rx_srx_pd_t41
RD: 0x1B200 = 0x0000
WR: 0x1B200 = 0x0000
RD: 0x1B280 = 0x0000
WR: 0x1B280 = 0x0000
RD: 0x1B300 = 0x0000
WR: 0x1B300 = 0x0000
RD: 0x1B380 = 0x0000
WR: 0x1B380 = 0x0000
TEN_UDELAY:  10 ms (10000 us)
ten_hsif_provision_datapath_t41
ten_hsif_provision_datapath_t41()
   Module B
   TEN_INSTANCE_ALL
   tx_pswtchen = 0
   tx_mrprotocol = 10G_40G_GFEC_DISABLED
   rx_pswtchen = 0
   rx_mrprotocol = 10G_40G_GFEC_DISABLED
RD: 0x02001 = 0x0000
WR: 0x02001 = 0x0077
RD: 0x02002 = 0x0000
WR: 0x02002 = 0x0077
RD: 0x02003 = 0x0000
WR: 0x02003 = 0x0077
RD: 0x02004 = 0x0000
WR: 0x02004 = 0x0077
ten_hsif_provision_tx_xfiselect
RD: 0x02001 = 0x0077
WR: 0x02001 = 0x0077
RD: 0x02002 = 0x0077
WR: 0x02002 = 0x0077
RD: 0x02003 = 0x0077
WR: 0x02003 = 0x0077
RD: 0x02004 = 0x0077
WR: 0x02004 = 0x0077
ten_hsif_provision_rx_xfiselect
RD: 0x02001 = 0x0077
WR: 0x02001 = 0x0077
RD: 0x02002 = 0x0077
WR: 0x02002 = 0x0077
RD: 0x02003 = 0x0077
WR: 0x02003 = 0x0077
RD: 0x02004 = 0x0077
WR: 0x02004 = 0x0077
ten_hsif_set_refclk_cfg
RD: 0x0200D = 0x002C
WR: 0x0200D = 0x002C
ten_cfp32x1_srx0_rx_config_xfi_en_t41
RD: 0x1B200 = 0x0000
WR: 0x1B200 = 0x0002
RD: 0x1B280 = 0x0000
WR: 0x1B280 = 0x0002
RD: 0x1B300 = 0x0000
WR: 0x1B300 = 0x0002
RD: 0x1B380 = 0x0000
WR: 0x1B380 = 0x0002
ten_cfp32x1_stxp0_tx_config_xfi_en_t41
RD: 0x1B224 = 0x8200
WR: 0x1B224 = 0x8202
RD: 0x1B2A4 = 0x8200
WR: 0x1B2A4 = 0x8202
RD: 0x1B324 = 0x8200
WR: 0x1B324 = 0x8202
RD: 0x1B3A4 = 0x8200
WR: 0x1B3A4 = 0x8202
ten_cfp32x1_stxp0_tx_spare_ref_sel_mode_t41
RD: 0x1B22C = 0x01F0
WR: 0x1B22C = 0x01F0
RD: 0x1B2AC = 0x01F0
WR: 0x1B2AC = 0x01F0
RD: 0x1B32C = 0x01F0
WR: 0x1B32C = 0x01F0
RD: 0x1B3AC = 0x01F0
WR: 0x1B3AC = 0x01F0
ten_cfp32x1_stxp0_tx_lptime_sel_t41
RD: 0x1B224 = 0x8202
WR: 0x1B224 = 0x8202
RD: 0x1B2A4 = 0x8202
WR: 0x1B2A4 = 0x8202
RD: 0x1B324 = 0x8202
WR: 0x1B324 = 0x8202
RD: 0x1B3A4 = 0x8202
WR: 0x1B3A4 = 0x8202
ten_cfp32x1_stxp0_tx_lptime_sel_msb_t41
RD: 0x1B224 = 0x8202
WR: 0x1B224 = 0x8202
RD: 0x1B2A4 = 0x8202
WR: 0x1B2A4 = 0x8202
RD: 0x1B324 = 0x8202
WR: 0x1B324 = 0x8202
RD: 0x1B3A4 = 0x8202
WR: 0x1B3A4 = 0x8202
ten_cfp32x1_stxp0_tx_config_pilot_sel_t41
RD: 0x1B224 = 0x8202
WR: 0x1B224 = 0x8102
RD: 0x1B2A4 = 0x8202
WR: 0x1B2A4 = 0x8102
RD: 0x1B324 = 0x8202
WR: 0x1B324 = 0x8102
RD: 0x1B3A4 = 0x8202
WR: 0x1B3A4 = 0x8102
ten_cfp32x1_set_rxlockd0_pd_mode_t41
RD: 0x1B218 = 0x2098
WR: 0x1B218 = 0x2098
RD: 0x1B298 = 0x2098
WR: 0x1B298 = 0x2098
RD: 0x1B318 = 0x2098
WR: 0x1B318 = 0x2098
RD: 0x1B398 = 0x2098
WR: 0x1B398 = 0x2098
ten_cfp32x1_set_rxlockd0_force_lock_t41
RD: 0x1B218 = 0x2098
WR: 0x1B218 = 0x2099
RD: 0x1B298 = 0x2098
WR: 0x1B298 = 0x2099
RD: 0x1B318 = 0x2098
WR: 0x1B318 = 0x2099
RD: 0x1B398 = 0x2098
WR: 0x1B398 = 0x2099
ten_cfp32x1_srx0_rx_clkdiv_ctrl_ctvdiv_t41
RD: 0x1B201 = 0x3002
WR: 0x1B201 = 0x3102
RD: 0x1B281 = 0x3002
WR: 0x1B281 = 0x3102
RD: 0x1B301 = 0x3002
WR: 0x1B301 = 0x3102
RD: 0x1B381 = 0x3002
WR: 0x1B381 = 0x3102
ten_cfp32x1_srx0_rx_clkdiv_ctrl_ddiv_t41
RD: 0x1B201 = 0x3102
WR: 0x1B201 = 0x3102
RD: 0x1B281 = 0x3102
WR: 0x1B281 = 0x3102
RD: 0x1B301 = 0x3102
WR: 0x1B301 = 0x3102
RD: 0x1B381 = 0x3102
WR: 0x1B381 = 0x3102
ten_cfp32x1_srx0_rx_clkdiv_ctrl_rdiv_t41
RD: 0x1B201 = 0x3102
WR: 0x1B201 = 0x3101
RD: 0x1B281 = 0x3102
WR: 0x1B281 = 0x3101
RD: 0x1B301 = 0x3102
WR: 0x1B301 = 0x3101
RD: 0x1B381 = 0x3102
WR: 0x1B381 = 0x3101
ten_cfp32x1_stxp0_tx_clkdiv_ctrl_ctrdiv_t41() Module B, stxp_ctrdiv_sel=1
ten_cfp32x1_stxp0_tx_clkdiv_ctrl_ctrdiv_t41
RD: 0x1B226 = 0x3002
WR: 0x1B226 = 0x3402
RD: 0x1B2A6 = 0x3002
WR: 0x1B2A6 = 0x3402
RD: 0x1B326 = 0x3002
WR: 0x1B326 = 0x3402
RD: 0x1B3A6 = 0x3002
WR: 0x1B3A6 = 0x3402
ten_cfp32x1_stxp0_tx_clkdiv_ctrl_ctvdiv_t41
RD: 0x1B226 = 0x3402
WR: 0x1B226 = 0x3402
RD: 0x1B2A6 = 0x3402
WR: 0x1B2A6 = 0x3402
RD: 0x1B326 = 0x3402
WR: 0x1B326 = 0x3402
RD: 0x1B3A6 = 0x3402
WR: 0x1B3A6 = 0x3402
ten_cfp32x1_stxp0_tx_clkdiv_ctrl_ddiv_t41
RD: 0x1B226 = 0x3402
WR: 0x1B226 = 0x3402
RD: 0x1B2A6 = 0x3402
WR: 0x1B2A6 = 0x3402
RD: 0x1B326 = 0x3402
WR: 0x1B326 = 0x3402
RD: 0x1B3A6 = 0x3402
WR: 0x1B3A6 = 0x3402
ten_cfp32x1_stxp0_tx_clkdiv_ctrl_rdiv_t41
RD: 0x1B226 = 0x3402
WR: 0x1B226 = 0x3402
RD: 0x1B2A6 = 0x3402
WR: 0x1B2A6 = 0x3402
RD: 0x1B326 = 0x3402
WR: 0x1B326 = 0x3402
RD: 0x1B3A6 = 0x3402
WR: 0x1B3A6 = 0x3402
ten_cfp32x1_stxp0_tx_cpcur_t41
RD: 0x1B229 = 0x0077
WR: 0x1B229 = 0x0077
RD: 0x1B2A9 = 0x0077
WR: 0x1B2A9 = 0x0077
RD: 0x1B329 = 0x0077
WR: 0x1B329 = 0x0077
RD: 0x1B3A9 = 0x0077
WR: 0x1B3A9 = 0x0077
ten_cfp32x1_stxp0_tx_loop_filter_t41
RD: 0x1B228 = 0x0052
WR: 0x1B228 = 0x0052
RD: 0x1B2A8 = 0x0052
WR: 0x1B2A8 = 0x0052
RD: 0x1B328 = 0x0052
WR: 0x1B328 = 0x0052
RD: 0x1B3A8 = 0x0052
WR: 0x1B3A8 = 0x0052
ten_cfp32x1_srx0_rx_cpa_cpcur_t41
RD: 0x1B204 = 0x0044
WR: 0x1B204 = 0x0044
RD: 0x1B284 = 0x0044
WR: 0x1B284 = 0x0044
RD: 0x1B304 = 0x0044
WR: 0x1B304 = 0x0044
RD: 0x1B384 = 0x0044
WR: 0x1B384 = 0x0044
ten_cfp32x1_txvco0_thres0_t41
RD: 0x1B22D = 0x0120
WR: 0x1B22D = 0x0120
RD: 0x1B2AD = 0x0120
WR: 0x1B2AD = 0x0120
RD: 0x1B32D = 0x0120
WR: 0x1B32D = 0x0120
RD: 0x1B3AD = 0x0120
WR: 0x1B3AD = 0x0120
ten_cfp32x1_txvco0_thres1_t41
RD: 0x1B22E = 0x0120
WR: 0x1B22E = 0x0120
RD: 0x1B2AE = 0x0120
WR: 0x1B2AE = 0x0120
RD: 0x1B32E = 0x0120
WR: 0x1B32E = 0x0120
RD: 0x1B3AE = 0x0120
WR: 0x1B3AE = 0x0120
ten_cfp32x1_rxvco0_thres0_t41
RD: 0x1B20B = 0x0120
WR: 0x1B20B = 0x0120
RD: 0x1B28B = 0x0120
WR: 0x1B28B = 0x0120
RD: 0x1B30B = 0x0120
WR: 0x1B30B = 0x0120
RD: 0x1B38B = 0x0120
WR: 0x1B38B = 0x0120
ten_cfp32x1_rxvco0_thres1_t41
RD: 0x1B20C = 0x0120
WR: 0x1B20C = 0x0120
RD: 0x1B28C = 0x0120
WR: 0x1B28C = 0x0120
RD: 0x1B30C = 0x0120
WR: 0x1B30C = 0x0120
RD: 0x1B38C = 0x0120
WR: 0x1B38C = 0x0120
ten_cfp32x1_rxlockd0_set_stable_period_t41
RD: 0x1B217 = 0x0002
WR: 0x1B217 = 0x0003
RD: 0x1B297 = 0x0002
WR: 0x1B297 = 0x0003
RD: 0x1B317 = 0x0002
WR: 0x1B317 = 0x0003
RD: 0x1B397 = 0x0002
WR: 0x1B397 = 0x0003
ten_cfp32x1_srx0_rx_clkout_ctrl_clkinven_t41
RD: 0x1B202 = 0x023F
WR: 0x1B202 = 0x023F
RD: 0x1B282 = 0x023F
WR: 0x1B282 = 0x023F
RD: 0x1B302 = 0x023F
WR: 0x1B302 = 0x023F
RD: 0x1B382 = 0x023F
WR: 0x1B382 = 0x023F
ten_cfp32x1_rx0_config_bitinv_t41
RD: 0x1B256 = 0x0008
WR: 0x1B256 = 0x0008
ten_cfp32x1_tx0_config_bitinv_t41
RD: 0x1B255 = 0x0008
WR: 0x1B255 = 0x0008
ten_cfp32x1_rx0_config_bitinv_t41
RD: 0x1B2D6 = 0x0008
WR: 0x1B2D6 = 0x0008
ten_cfp32x1_tx0_config_bitinv_t41
RD: 0x1B2D5 = 0x0008
WR: 0x1B2D5 = 0x0008
ten_cfp32x1_rx0_config_bitinv_t41
RD: 0x1B356 = 0x0008
WR: 0x1B356 = 0x0008
ten_cfp32x1_tx0_config_bitinv_t41
RD: 0x1B355 = 0x0008
WR: 0x1B355 = 0x0008
ten_cfp32x1_rx0_config_bitinv_t41
RD: 0x1B3D6 = 0x0008
WR: 0x1B3D6 = 0x0008
ten_cfp32x1_tx0_config_bitinv_t41
RD: 0x1B3D5 = 0x0008
WR: 0x1B3D5 = 0x0008
ten_hsif_misc_xfi_xlos_broadcast
RD: 0x02055 = 0x0000
WR: 0x02055 = 0x0001
ten_cfp32x1_stx0_tx_output_ctrl_drv_lower_cm_t41
RD: 0x1B222 = 0x0A18
WR: 0x1B222 = 0x0118
RD: 0x1B2A2 = 0x0A18
WR: 0x1B2A2 = 0x0118
RD: 0x1B322 = 0x0A18
WR: 0x1B322 = 0x0118
RD: 0x1B3A2 = 0x0A18
WR: 0x1B3A2 = 0x0118
ten_cfp32x1_stx0_tx_output_ctrl_level_t41
RD: 0x1B222 = 0x0118
WR: 0x1B222 = 0x012A
RD: 0x1B2A2 = 0x0118
WR: 0x1B2A2 = 0x012A
RD: 0x1B322 = 0x0118
WR: 0x1B322 = 0x012A
RD: 0x1B3A2 = 0x0118
WR: 0x1B3A2 = 0x012A
ten_cfp32x1_stx0_tx_output_ctrl_post_peak_t41
RD: 0x1B223 = 0xC002
WR: 0x1B223 = 0xC01B
RD: 0x1B2A3 = 0xC002
WR: 0x1B2A3 = 0xC01B
RD: 0x1B323 = 0xC002
WR: 0x1B323 = 0xC01B
RD: 0x1B3A3 = 0xC002
WR: 0x1B3A3 = 0xC01B
ten_cfp32x1_srx0_rx_misc_srx_eqadj_t41
RD: 0x1B208 = 0x1F20
WR: 0x1B208 = 0x1020
RD: 0x1B288 = 0x1F20
WR: 0x1B288 = 0x1020
RD: 0x1B308 = 0x1F20
WR: 0x1B308 = 0x1020
RD: 0x1B388 = 0x1F20
WR: 0x1B388 = 0x1020
ten_cfp32x1_txvco0_control_init_t41
RD: 0x1B230 = 0x0000
WR: 0x1B230 = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B230 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B2B0 = 0x0000
WR: 0x1B2B0 = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B2B0 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B330 = 0x0000
WR: 0x1B330 = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B330 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B3B0 = 0x0000
WR: 0x1B3B0 = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B3B0 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_cfp32x1_rxvco0_control_init_t41() Module B TEN_SLICE_ALL, RESET_TOGGLE
ten_cfp32x1_rxvco0_control_init_t41
RD: 0x1B20E = 0x0000
WR: 0x1B20E = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B20E = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B28E = 0x0000
WR: 0x1B28E = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B28E = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B30E = 0x0000
WR: 0x1B30E = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B30E = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x1B38E = 0x0000
WR: 0x1B38E = 0x8000
TEN_UDELAY:  20 ms (20000 us)
WR: 0x1B38E = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_hl_hsif_cfp_waitfor_vcotune()  Module B SLICE_ALL
ten_cfp32x1_txvco0_intstatus_t41
RD: 0x1B233 = 0x0000
ten_cfp32x1_txvco0_status_t41
RD: 0x1B231 = 0x002A
    00:CFP TX SERDES, Slice 0 VCO Tune Freq = 42
    00:CFP TX SERDES Slice 0, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxvco0_intstatus_t41
RD: 0x1B211 = 0x0000
ten_cfp32x1_rxvco0_status_t41
RD: 0x1B20F = 0x002B
    00:CFP RX SERDES, Slice 0 VCO Tune Freq = 43
    00:CFP RX SERDES Slice 0, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 0
RD: 0x1B21B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 0
RD: 0x1B21B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 0
RD: 0x1B21B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 0
RD: 0x1B21B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 0
RD: 0x1B21B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
    05:CFP SERDES, Slice 0, FILT_LOCKs = 0
    WARNING:  Check RX CFP FILT_LOCKs failure, Slice 0
ten_cfp32x1_txvco0_intstatus_t41
RD: 0x1B2B3 = 0x0000
ten_cfp32x1_txvco0_status_t41
RD: 0x1B2B1 = 0x0000
    00:CFP TX SERDES, Slice 1 VCO Tune Freq = 0
    00:CFP TX SERDES Slice 1, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxvco0_intstatus_t41
RD: 0x1B291 = 0x0000
ten_cfp32x1_rxvco0_status_t41
RD: 0x1B28F = 0x002B
    00:CFP RX SERDES, Slice 1 VCO Tune Freq = 43
    00:CFP RX SERDES Slice 1, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 1
RD: 0x1B29B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 1
RD: 0x1B29B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 1
RD: 0x1B29B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 1
RD: 0x1B29B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 1
RD: 0x1B29B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
    05:CFP SERDES, Slice 1, FILT_LOCKs = 0
    WARNING:  Check RX CFP FILT_LOCKs failure, Slice 1
ten_cfp32x1_txvco0_intstatus_t41
RD: 0x1B333 = 0x0000
ten_cfp32x1_txvco0_status_t41
RD: 0x1B331 = 0x002B
    00:CFP TX SERDES, Slice 2 VCO Tune Freq = 43
    00:CFP TX SERDES Slice 2, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxvco0_intstatus_t41
RD: 0x1B311 = 0x0000
ten_cfp32x1_rxvco0_status_t41
RD: 0x1B30F = 0x002B
    00:CFP RX SERDES, Slice 2 VCO Tune Freq = 43
    00:CFP RX SERDES Slice 2, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 2
RD: 0x1B31B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 2
RD: 0x1B31B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 2
RD: 0x1B31B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 2
RD: 0x1B31B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 2
RD: 0x1B31B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
    05:CFP SERDES, Slice 2, FILT_LOCKs = 0
    WARNING:  Check RX CFP FILT_LOCKs failure, Slice 2
ten_cfp32x1_txvco0_intstatus_t41
RD: 0x1B3B3 = 0x0000
ten_cfp32x1_txvco0_status_t41
RD: 0x1B3B1 = 0x0000
    00:CFP TX SERDES, Slice 3 VCO Tune Freq = 0
    00:CFP TX SERDES Slice 3, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxvco0_intstatus_t41
RD: 0x1B391 = 0x0000
ten_cfp32x1_rxvco0_status_t41
RD: 0x1B38F = 0x002B
    00:CFP RX SERDES, Slice 3 VCO Tune Freq = 43
    00:CFP RX SERDES Slice 3, VCO Tune status SHORT_FILTPNs=0
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 3
RD: 0x1B39B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 3
RD: 0x1B39B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 3
RD: 0x1B39B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 3
RD: 0x1B39B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
ten_cfp32x1_rxlockd0_filt_lock_t41
ten_cfp32x1_rxlockd0_filt_lock_t41()  Module B, Slice 3
RD: 0x1B39B = 0x0000
TEN_UDELAY:  6 ms (6000 us)
    05:CFP SERDES, Slice 3, FILT_LOCKs = 0
    WARNING:  Check RX CFP FILT_LOCKs failure, Slice 3
ten_hl_hsif_cfp_waitfor_vcotune()      EXIT  rtn=1
ten_hl_gpllx1_init() RX_B_SLICE_0, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00C41 = 0x0000
WR: 0x00C41 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00C45 = 0x0077
WR: 0x00C45 = 0x0033
ten_set_vco_coarse_tuning() RX_B_SLICE_0
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00C49 = 0x0134
WR: 0x00C49 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00C4A = 0x0134
WR: 0x00C4A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00C43 = 0x083F
WR: 0x00C43 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00C42 = 0x1001
WR: 0x00C42 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00C40 = 0x0000
WR: 0x00C40 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00C40 = 0x0100
WR: 0x00C40 = 0x8100
ten_gpllx1_set_txvco0_init
RX_B_SLICE_0, init=1
RD: 0x00C4C = 0x0000
WR: 0x00C4C = 0x8000
ten_gpllx1_set_txvco0_init
RX_B_SLICE_0, init=0
RD: 0x00C4C = 0x8000
WR: 0x00C4C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00C4F = 0x0001
0:, GPLL instance=9 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00C4F = 0x0000
1:, GPLL instance=9 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00C59 = 0x0049
0:, GPLL instance=9 Filt lock status = 0
0:, GPLL instance=9 Filt lock status = 1
ten_hl_gpllx1_init() RX_B_SLICE_1, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00C81 = 0x0000
WR: 0x00C81 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00C85 = 0x0077
WR: 0x00C85 = 0x0033
ten_set_vco_coarse_tuning() RX_B_SLICE_1
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00C89 = 0x0134
WR: 0x00C89 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00C8A = 0x0134
WR: 0x00C8A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00C83 = 0x083F
WR: 0x00C83 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00C82 = 0x1001
WR: 0x00C82 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00C80 = 0x0000
WR: 0x00C80 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00C80 = 0x0100
WR: 0x00C80 = 0x8100
ten_gpllx1_set_txvco0_init
RX_B_SLICE_1, init=1
RD: 0x00C8C = 0x0000
WR: 0x00C8C = 0x8000
ten_gpllx1_set_txvco0_init
RX_B_SLICE_1, init=0
RD: 0x00C8C = 0x8000
WR: 0x00C8C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00C8F = 0x0001
0:, GPLL instance=10 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00C8F = 0x0000
1:, GPLL instance=10 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00C99 = 0x0049
0:, GPLL instance=10 Filt lock status = 0
0:, GPLL instance=10 Filt lock status = 1
ten_hl_gpllx1_init() RX_B_SLICE_2, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00CC1 = 0x0000
WR: 0x00CC1 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00CC5 = 0x0077
WR: 0x00CC5 = 0x0033
ten_set_vco_coarse_tuning() RX_B_SLICE_2
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00CC9 = 0x0134
WR: 0x00CC9 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00CCA = 0x0134
WR: 0x00CCA = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00CC3 = 0x083F
WR: 0x00CC3 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00CC2 = 0x1001
WR: 0x00CC2 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00CC0 = 0x0000
WR: 0x00CC0 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00CC0 = 0x0100
WR: 0x00CC0 = 0x8100
ten_gpllx1_set_txvco0_init
RX_B_SLICE_2, init=1
RD: 0x00CCC = 0x0000
WR: 0x00CCC = 0x8000
ten_gpllx1_set_txvco0_init
RX_B_SLICE_2, init=0
RD: 0x00CCC = 0x8000
WR: 0x00CCC = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00CCF = 0x0001
0:, GPLL instance=11 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00CCF = 0x0000
1:, GPLL instance=11 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00CD9 = 0x0049
0:, GPLL instance=11 Filt lock status = 0
0:, GPLL instance=11 Filt lock status = 1
ten_hl_gpllx1_init() RX_B_SLICE_3, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00D01 = 0x0000
WR: 0x00D01 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00D05 = 0x0077
WR: 0x00D05 = 0x0033
ten_set_vco_coarse_tuning() RX_B_SLICE_3
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00D09 = 0x0134
WR: 0x00D09 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00D0A = 0x0134
WR: 0x00D0A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00D03 = 0x083F
WR: 0x00D03 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00D02 = 0x1001
WR: 0x00D02 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00D00 = 0x0000
WR: 0x00D00 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00D00 = 0x0100
WR: 0x00D00 = 0x8100
ten_gpllx1_set_txvco0_init
RX_B_SLICE_3, init=1
RD: 0x00D0C = 0x0000
WR: 0x00D0C = 0x8000
ten_gpllx1_set_txvco0_init
RX_B_SLICE_3, init=0
RD: 0x00D0C = 0x8000
WR: 0x00D0C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D0F = 0x0001
0:, GPLL instance=12 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D0F = 0x0000
1:, GPLL instance=12 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00D19 = 0x0049
0:, GPLL instance=12 Filt lock status = 0
0:, GPLL instance=12 Filt lock status = 1
ten_hl_gpllx1_init() TX_B_SLICE_0, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00D41 = 0x0000
WR: 0x00D41 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00D45 = 0x0077
WR: 0x00D45 = 0x0033
ten_set_vco_coarse_tuning() TX_B_SLICE_0
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00D49 = 0x0134
WR: 0x00D49 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00D4A = 0x0134
WR: 0x00D4A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00D43 = 0x083F
WR: 0x00D43 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00D42 = 0x1001
WR: 0x00D42 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00D40 = 0x0000
WR: 0x00D40 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00D40 = 0x0100
WR: 0x00D40 = 0x8100
ten_gpllx1_set_txvco0_init
TX_B_SLICE_0, init=1
RD: 0x00D4C = 0x0000
WR: 0x00D4C = 0x8000
ten_gpllx1_set_txvco0_init
TX_B_SLICE_0, init=0
RD: 0x00D4C = 0x8000
WR: 0x00D4C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D4F = 0x0001
0:, GPLL instance=13 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D4F = 0x0000
1:, GPLL instance=13 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00D59 = 0x0049
0:, GPLL instance=13 Filt lock status = 0
0:, GPLL instance=13 Filt lock status = 1
ten_hl_gpllx1_init() TX_B_SLICE_1, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00D81 = 0x0000
WR: 0x00D81 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00D85 = 0x0077
WR: 0x00D85 = 0x0033
ten_set_vco_coarse_tuning() TX_B_SLICE_1
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00D89 = 0x0134
WR: 0x00D89 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00D8A = 0x0134
WR: 0x00D8A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00D83 = 0x083F
WR: 0x00D83 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00D82 = 0x1001
WR: 0x00D82 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00D80 = 0x0000
WR: 0x00D80 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00D80 = 0x0100
WR: 0x00D80 = 0x8100
ten_gpllx1_set_txvco0_init
TX_B_SLICE_1, init=1
RD: 0x00D8C = 0x0000
WR: 0x00D8C = 0x8000
ten_gpllx1_set_txvco0_init
TX_B_SLICE_1, init=0
RD: 0x00D8C = 0x8000
WR: 0x00D8C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D8F = 0x0001
0:, GPLL instance=14 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00D8F = 0x0000
1:, GPLL instance=14 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00D99 = 0x0049
0:, GPLL instance=14 Filt lock status = 0
0:, GPLL instance=14 Filt lock status = 1
ten_hl_gpllx1_init() TX_B_SLICE_2, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00DC1 = 0x0000
WR: 0x00DC1 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00DC5 = 0x0077
WR: 0x00DC5 = 0x0033
ten_set_vco_coarse_tuning() TX_B_SLICE_2
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00DC9 = 0x0134
WR: 0x00DC9 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00DCA = 0x0134
WR: 0x00DCA = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00DC3 = 0x083F
WR: 0x00DC3 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00DC2 = 0x1001
WR: 0x00DC2 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00DC0 = 0x0000
WR: 0x00DC0 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00DC0 = 0x0100
WR: 0x00DC0 = 0x8100
ten_gpllx1_set_txvco0_init
TX_B_SLICE_2, init=1
RD: 0x00DCC = 0x0000
WR: 0x00DCC = 0x8000
ten_gpllx1_set_txvco0_init
TX_B_SLICE_2, init=0
RD: 0x00DCC = 0x8000
WR: 0x00DCC = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00DCF = 0x0001
0:, GPLL instance=15 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00DCF = 0x0000
1:, GPLL instance=15 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00DD9 = 0x0049
0:, GPLL instance=15 Filt lock status = 0
0:, GPLL instance=15 Filt lock status = 1
ten_hl_gpllx1_init() TX_B_SLICE_3, GPLL_MODE_DEFAULT, stxp_pd=0
ten_gpllx1_stxp0_tx_pwrdn_all
RD: 0x00E01 = 0x0000
WR: 0x00E01 = 0x0000
ten_gpllx1_stxp0_tx_cp
RD: 0x00E05 = 0x0077
WR: 0x00E05 = 0x0033
ten_set_vco_coarse_tuning() TX_B_SLICE_3
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00E09 = 0x0134
WR: 0x00E09 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00E0A = 0x0134
WR: 0x00E0A = 0x0000
ten_gpllx1_set_stxp0_tx_clkout_ctrl
RD: 0x00E03 = 0x083F
WR: 0x00E03 = 0x0836
ten_gpllx1_set_stxp0_tx_clkdiv_ctrl
RD: 0x00E02 = 0x1001
WR: 0x00E02 = 0x4006
ten_gpllx1_set_stxp0_tx_config
RD: 0x00E00 = 0x0000
WR: 0x00E00 = 0x0100
ten_gpllx1_stxp0_tx_config_lptime_sel
RD: 0x00E00 = 0x0100
WR: 0x00E00 = 0x8100
ten_gpllx1_set_txvco0_init
TX_B_SLICE_3, init=1
RD: 0x00E0C = 0x0000
WR: 0x00E0C = 0x8000
ten_gpllx1_set_txvco0_init
TX_B_SLICE_3, init=0
RD: 0x00E0C = 0x8000
WR: 0x00E0C = 0x0000
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00E0F = 0x0001
0:, GPLL instance=16 VCO Tune status = 0
TEN_UDELAY:  20 ms (20000 us)
ten_gpllx1_get_txvco_tune_intstatus
RD: 0x00E0F = 0x0000
1:, GPLL instance=16 VCO Tune status = 0
ten_gpllx1_txlockd0_filt_lock
RD: 0x00E19 = 0x0049
0:, GPLL instance=16 Filt lock status = 0
0:, GPLL instance=16 Filt lock status = 1
ten_cfp32x1_rxelst0_control_resync_t41
RD: 0x1B244 = 0x0002
WR: 0x1B244 = 0x0003
RD: 0x1B2C4 = 0x0002
WR: 0x1B2C4 = 0x0003
RD: 0x1B344 = 0x0002
WR: 0x1B344 = 0x0003
RD: 0x1B3C4 = 0x0002
WR: 0x1B3C4 = 0x0003
ten_cfp32x1_txelst0_control_resync_t41
RD: 0x1B245 = 0x0002
WR: 0x1B245 = 0x0003
RD: 0x1B2C5 = 0x0002
WR: 0x1B2C5 = 0x0003
RD: 0x1B345 = 0x0002
WR: 0x1B345 = 0x0003
RD: 0x1B3C5 = 0x0002
WR: 0x1B3C5 = 0x0003
ten_cfp32x1_rxelst0_control_resync_t41
RD: 0x1B244 = 0x0003
WR: 0x1B244 = 0x0002
RD: 0x1B2C4 = 0x0003
WR: 0x1B2C4 = 0x0002
RD: 0x1B344 = 0x0003
WR: 0x1B344 = 0x0002
RD: 0x1B3C4 = 0x0003
WR: 0x1B3C4 = 0x0002
ten_cfp32x1_txelst0_control_resync_t41
RD: 0x1B245 = 0x0003
WR: 0x1B245 = 0x0002
RD: 0x1B2C5 = 0x0003
WR: 0x1B2C5 = 0x0002
RD: 0x1B345 = 0x0003
WR: 0x1B345 = 0x0002
RD: 0x1B3C5 = 0x0003
WR: 0x1B3C5 = 0x0002
ten_hl_config_cfp_t41 complete, rtn = CS_OK.
--> (cs_status) ten_mpif_global_reset_n40g( 0x0, 0x1, 0x1, 0x0 );
ten_mpif_global_reset_n40g
ten_mpif_global_reset_n40g() Module B, RX, RESET_DEASSERT
RD: 0x0000B = 0x003F
WR: 0x0000B = 0x003D
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000B = 0x003D
WR: 0x0000B = 0x001D
--> (cs_status) ten_mpif_global_clock_disable_n40g( 0x0, 0x1, 0x1, 0x1 );
ten_mpif_global_clock_disable_n40g
RD: 0x0001B = 0x07FF
WR: 0x0001B = 0x07FE
RD: 0x0001B = 0x07FE
WR: 0x0001B = 0x03FE
--> (cs_status) ten_n40g_mldrx_mld_es_set_sreset_t41( 0x1, 0xff, 0x0 );
ten_n40g_mldrx_mld_es_set_sreset_t41
ten_n40g_mldrx_mld_es_set_sreset_t41() Module B, TEN_SLICE_ALL, reset= 0
RD: 0x08640 = 0x0001
WR: 0x08640 = 0x0000
RD: 0x08680 = 0x0001
WR: 0x08680 = 0x0000
RD: 0x086C0 = 0x0001
WR: 0x086C0 = 0x0000
RD: 0x08700 = 0x0001
WR: 0x08700 = 0x0000
--> (cs_status) ten_n40g_mldrx_sadeco_release_sreset_t41( 0x1 );
ten_n40g_mldrx_sadeco_release_sreset_t41
RD: 0x08742 = 0xC01F
WR: 0x08742 = 0x401F
--> (cs_status) ten_n40g_mldrx_sadeco_sdc_on_t41( 0x1 );
ten_n40g_mldrx_sadeco_sdc_on_t41
RD: 0x08742 = 0x401F
WR: 0x08742 = 0x001F
--> (cs_status) ten_n40g_rx_otl34_t41( 0x1 );
ten_n40g_rx_otl34_t41
RD: 0x08100 = 0x0001
WR: 0x08100 = 0x0401
RD: 0x08600 = 0x07FE
WR: 0x08600 = 0x07FE
RD: 0x0859A = 0x01FD
WR: 0x0859A = 0x03FD
--> (cs_status) ten_n40g_mldrx_sadeco_frame_word_length_t41( 0x1, 0xff0 );
ten_n40g_mldrx_sadeco_frame_word_length_t41
RD: 0x08743 = 0x97E0
WR: 0x08743 = 0x0FF0
--> (cs_boolean) ten_dev_is_t41( 0x0 );
--> (cs_status) ten_hl_syncdsync_datapath_config_t41( 0x1, 0x0, 0x0, 0x0, 0xd, 0x10, 0x6, 0x3, 0x40, 0xff, 0x0, 0x4 );
ten_hl_syncdsync_datapath_config_t41() 
    line Module B
    slice_line=0
    client Module A
    slice_client=0
    line fec=FEC_MODE_GFEC
    client fec=FEC_MODE_DEALLOCATE
    40G_KPGA
    BOTH_1TO1
    k_divider=64
    map_odtu = 255
    map_oxuv = AMP
    gmp_timeslots=4
    fs1=0
    fs2=0
    line_rate=0.000000
    xcon_client_rate=0.000000
    client_rate=0.000000
    num_just_oxu3=0
    num_pjo_odu3=0
    num_just_oxu2=0
    num_pjo_oxu2=0
    num_just_oxu3_client=0
    num_pjo_oxu3_client=0
    transcode_num=0
    transcode_denom=0
ten_hl_syncdsync_datapath_config_t41() SyncDsync not provisioned and left in reset
ten_hl_syncdsync_datapath_config_t41() Exit
--> (cs_status) ten_mpif_global_clock_disable_common( 0x0, 0x1, 0x1 );
ten_mpif_global_clock_disable_common
RD: 0x00015 = 0x0000
WR: 0x00015 = 0x0000
--> (cs_status) ten_mpif_global_reset_common( 0x0, 0x0, 0x2 );
ten_mpif_global_reset_common
RD: 0x00003 = 0x00A2
WR: 0x00003 = 0x00A0
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_mpif_global_reset_common( 0x0, 0x0, 0x20 );
ten_mpif_global_reset_common
RD: 0x00003 = 0x00A0
WR: 0x00003 = 0x0080
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_hl_config_otu3v_kpga_t41( 0x1, 0x1, 0xd, 0x3, 0x1, 0x1 );
ten_hl_config_otu3v_kpga_t41
ten_hl_config_otu3v_kpga_t41() OTU3, FEC_MODE_GFEC, KPG_PN31, mld = 1, data_in_stuff_bytes = 1
ten_mpif_clock_select_40g_per_module
RD: 0x00023 = 0x000C
WR: 0x00023 = 0x000C
ten_mpif_global_cfg_per_module
ten_mpif_global_cfg_per_module() Module B, tx_quad_mode=0, rx_quad_mode=0
RD: 0x00002 = 0x0005
WR: 0x00002 = 0x0005
ten_set_vco_coarse_tuning() TX_A_SLICE_0
ten_set_vco_coarse_tuning() vco_coarse_tuning for T41
ten_gpllx1_txvco0_thres0
RD: 0x00B49 = 0x0134
WR: 0x00B49 = 0x0000
ten_gpllx1_txvco0_thres1
RD: 0x00B4A = 0x0134
WR: 0x00B4A = 0x0000
ten_hsif_clk_40g() Module B, tx_aggr_mode=1, txsel=0, rx_aggr_mode=1, rxsel=0
ten_hsif_clk_40g
RD: 0x02006 = 0x0088
WR: 0x02006 = 0x0088
ten_hl_n10g_config, module_id=1, slice=255, mode_rx=39, mode_tx=1, dyn_repro=0
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module B, SLICE_ALL, TX_AND_RX, ENABLE
RD: 0x0001D = 0x0FFF
WR: 0x0001D = 0x0F00
RD: 0x0001B = 0x03FE
WR: 0x0001B = 0x0002
RD: 0x0001D = 0x0F00
WR: 0x0001D = 0x0000
ten_mpif_global_reset_n10g
RD: 0x0000D = 0x0FFF
WR: 0x0000D = 0x0F00
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000D = 0x0F00
WR: 0x0000D = 0x0000
ten_hl_n10g_rx_init() Module B, SLICE_ALL, 10G_IB 
ten_mpif_global_reset_n10g
RD: 0x0000D = 0x0000
WR: 0x0000D = 0x000F
RD: 0x0000D = 0x000F
WR: 0x0000D = 0x000F
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module B, SLICE_ALL, RX, ENABLE
RD: 0x0001D = 0x0000
WR: 0x0001D = 0x0000
RD: 0x0001B = 0x0002
WR: 0x0001B = 0x0002
RD: 0x0001D = 0x0000
WR: 0x0001D = 0x0000
ten_mpif_global_reset_n10g
RD: 0x0000D = 0x000F
WR: 0x0000D = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000D = 0x0000
WR: 0x0000D = 0x0000
ten_n10g_set_global_resets
RD: 0x15000 = 0x017F
WR: 0x15000 = 0x017F
RD: 0x16000 = 0x017F
WR: 0x16000 = 0x017F
RD: 0x17000 = 0x017F
WR: 0x17000 = 0x017F
RD: 0x18000 = 0x017F
WR: 0x18000 = 0x017F
ten_hl_n10g_reconfig_rx_init, slice = 255
mode = (Column #39) TEN_N10G_RX_BYPASS_P
DPCFG_OTNOFF                   = 0x0001
DPCFG_SDHOFF                   = 0x0001
DPCFG_OBY                      = 0x0001
DPCFG_SBYFRM                   = 0x0001
DPCFG_SBYPLD                   = 0x0001
DPCFG_KPASEL                   = 0x0000
DPCFG_XSEL                     = 0x0000
FRMLENGTH_NOFCOLS              = 0x010D
SDFCFG_SCREN                   = 0x0001
SDFCFG_FAWWUP                  = 0x0002
SDFCFG_FAWWDW                  = 0x0002
SDFCFG_OOFHY                   = 0x0004
SDFCFG_BFAEN                   = 0x0000
SDFCFG1_ALTSCR                 = 0x0000
OACFG0_FECEN                   = 0x0000
OACFG0_PREDSCR                 = 0x0000
OACFG0_POSTDSCR                = 0x0001
ODWCFG_JC_PLUS                 = 0x0000
ODWCFG_FSOMD                   = 0x0000
ODWCFG_G43MD                   = 0x0000
ODWCFG_C15RES_EN               = 0x0000
ODWCFG_STM64MD                 = 0x0000
ODWCFG_DWMOD                   = 0x0000
OFCFG1_NPARB                   = 0x0000
OFCFG1_NPAR                    = 0x0000
OFCFG0_NCOLS                   = 0x00EE
ODWFS_FS                       = 0x0000
S1CFG_B1TRANS                  = 0x0000
S1CFG_B2TRANS                  = 0x0000
NOFCOLS_NOFCOLS                = 0x010D
K12CFG_KAFLEN                  = 0x0003
Provision High-Level N10G RX...
ten_n10g_set_gblr_dpcfg
RD: 0x15090 = 0x0000
WR: 0x15090 = 0x001F
RD: 0x16090 = 0x0000
WR: 0x16090 = 0x001F
RD: 0x17090 = 0x0000
WR: 0x17090 = 0x001F
RD: 0x18090 = 0x0000
WR: 0x18090 = 0x001F
ten_n10g_sdfr_set_sdfcfg
RD: 0x15180 = 0x8805
WR: 0x15180 = 0x8895
RD: 0x16180 = 0x8805
WR: 0x16180 = 0x8895
RD: 0x17180 = 0x8805
WR: 0x17180 = 0x8895
RD: 0x18180 = 0x8805
WR: 0x18180 = 0x8895
ten_n10g_sdfr_set_sdfcfg1
RD: 0x15181 = 0x0000
WR: 0x15181 = 0x0000
RD: 0x16181 = 0x0000
WR: 0x16181 = 0x0000
RD: 0x17181 = 0x0000
WR: 0x17181 = 0x0000
RD: 0x18181 = 0x0000
WR: 0x18181 = 0x0000
ten_n10g_otnr_descrambling
RD: 0x15108 = 0x110B
WR: 0x15108 = 0x210B
RD: 0x16108 = 0x110B
WR: 0x16108 = 0x210B
RD: 0x17108 = 0x110B
WR: 0x17108 = 0x210B
RD: 0x18108 = 0x110B
WR: 0x18108 = 0x210B
ten_n10g_otnr_set_jc_plus
RD: 0x15115 = 0x8001
WR: 0x15115 = 0x8001
RD: 0x16115 = 0x8001
WR: 0x16115 = 0x8001
RD: 0x17115 = 0x8001
WR: 0x17115 = 0x8001
RD: 0x18115 = 0x8001
WR: 0x18115 = 0x8001
ten_n10g_otnr_set_linkalm_jcnom
RD: 0x15115 = 0x8001
WR: 0x15115 = 0x0001
RD: 0x16115 = 0x8001
WR: 0x16115 = 0x0001
RD: 0x17115 = 0x8001
WR: 0x17115 = 0x0001
RD: 0x18115 = 0x8001
WR: 0x18115 = 0x0001
ten_n10g_otnr_set_fsomd
RD: 0x15115 = 0x0001
WR: 0x15115 = 0x0001
RD: 0x16115 = 0x0001
WR: 0x16115 = 0x0001
RD: 0x17115 = 0x0001
WR: 0x17115 = 0x0001
RD: 0x18115 = 0x0001
WR: 0x18115 = 0x0001
ten_n10g_otnr_set_g43md
RD: 0x15115 = 0x0001
WR: 0x15115 = 0x0001
RD: 0x16115 = 0x0001
WR: 0x16115 = 0x0001
RD: 0x17115 = 0x0001
WR: 0x17115 = 0x0001
RD: 0x18115 = 0x0001
WR: 0x18115 = 0x0001
ten_n10g_otnr_set_c15res_en
RD: 0x15115 = 0x0001
WR: 0x15115 = 0x0001
RD: 0x16115 = 0x0001
WR: 0x16115 = 0x0001
RD: 0x17115 = 0x0001
WR: 0x17115 = 0x0001
RD: 0x18115 = 0x0001
WR: 0x18115 = 0x0001
ten_n10g_otnr_set_stm64md
RD: 0x15115 = 0x0001
WR: 0x15115 = 0x0001
RD: 0x16115 = 0x0001
WR: 0x16115 = 0x0001
RD: 0x17115 = 0x0001
WR: 0x17115 = 0x0001
RD: 0x18115 = 0x0001
WR: 0x18115 = 0x0001
ten_n10g_otnr_set_dwmod
RD: 0x15115 = 0x0001
WR: 0x15115 = 0x0000
RD: 0x16115 = 0x0001
WR: 0x16115 = 0x0000
RD: 0x17115 = 0x0001
WR: 0x17115 = 0x0000
RD: 0x18115 = 0x0001
WR: 0x18115 = 0x0000
ten_n10g_otnr_set_frame_format
RD: 0x15106 = 0x0FE3
WR: 0x15106 = 0x0EE3
RD: 0x15107 = 0x0010
WR: 0x15107 = 0x0000
RD: 0x16106 = 0x0FE3
WR: 0x16106 = 0x0EE3
RD: 0x16107 = 0x0010
WR: 0x16107 = 0x0000
RD: 0x17106 = 0x0FE3
WR: 0x17106 = 0x0EE3
RD: 0x17107 = 0x0010
WR: 0x17107 = 0x0000
RD: 0x18106 = 0x0FE3
WR: 0x18106 = 0x0EE3
RD: 0x18107 = 0x0010
WR: 0x18107 = 0x0000
ten_n10g_set_otnr_odwfs
RD: 0x15118 = 0x0000
WR: 0x15118 = 0x0000
RD: 0x16118 = 0x0000
WR: 0x16118 = 0x0000
RD: 0x17118 = 0x0000
WR: 0x17118 = 0x0000
RD: 0x18118 = 0x0000
WR: 0x18118 = 0x0000
ten_n10g_sohr_set_byte_err_trans_mode
RD: 0x15305 = 0x020C
WR: 0x15305 = 0x020C
RD: 0x16305 = 0x020C
WR: 0x16305 = 0x020C
RD: 0x17305 = 0x020C
WR: 0x17305 = 0x020C
RD: 0x18305 = 0x020C
WR: 0x18305 = 0x020C
ten_n10g_sohr_set_kaflen
RD: 0x15303 = 0x3383
WR: 0x15303 = 0x3383
RD: 0x16303 = 0x3383
WR: 0x16303 = 0x3383
RD: 0x17303 = 0x3383
WR: 0x17303 = 0x3383
RD: 0x18303 = 0x3383
WR: 0x18303 = 0x3383
ten_hl_n10g_otn_aligner_settings
RD: 0x15108 = 0x210B
WR: 0x15108 = 0x2583
RD: 0x15109 = 0x0C30
WR: 0x15109 = 0x0820
RD: 0x1510A = 0x0030
WR: 0x1510A = 0x0218
RD: 0x16108 = 0x210B
WR: 0x16108 = 0x2583
RD: 0x16109 = 0x0C30
WR: 0x16109 = 0x0820
RD: 0x1610A = 0x0030
WR: 0x1610A = 0x0218
RD: 0x17108 = 0x210B
WR: 0x17108 = 0x2583
RD: 0x17109 = 0x0C30
WR: 0x17109 = 0x0820
RD: 0x1710A = 0x0030
WR: 0x1710A = 0x0218
RD: 0x18108 = 0x210B
WR: 0x18108 = 0x2583
RD: 0x18109 = 0x0C30
WR: 0x18109 = 0x0820
RD: 0x1810A = 0x0030
WR: 0x1810A = 0x0218
ten_n10g_otnr_lofcfg_tdelon_tdeloff
RD: 0x1510D = 0x0001
WR: 0x1510D = 0x01EC
RD: 0x1510E = 0x0001
WR: 0x1510E = 0x01EC
RD: 0x1610D = 0x0001
WR: 0x1610D = 0x01EC
RD: 0x1610E = 0x0001
WR: 0x1610E = 0x01EC
RD: 0x1710D = 0x0001
WR: 0x1710D = 0x01EC
RD: 0x1710E = 0x0001
WR: 0x1710E = 0x01EC
RD: 0x1810D = 0x0001
WR: 0x1810D = 0x01EC
RD: 0x1810E = 0x0001
WR: 0x1810E = 0x01EC
High Level N10G RX Provisioning Complete.
ten_hl_n10g_rx_init() complete.
ten_hl_n10g_tx_init() Module B, TEN_SLICE_ALL, TEN_N10G_TX_BYPASS, mode = (Column #1)
ten_mpif_global_reset_n10g
RD: 0x0000D = 0x0000
WR: 0x0000D = 0x00F0
RD: 0x0000D = 0x00F0
WR: 0x0000D = 0x00F0
ten_mpif_global_clock_disable_n10g
ten_mpif_global_clock_disable_n10g() Module B, SLICE_ALL, TX, ENABLE
RD: 0x0001D = 0x0000
WR: 0x0001D = 0x0000
RD: 0x0001B = 0x0002
WR: 0x0001B = 0x0002
RD: 0x0001D = 0x0000
WR: 0x0001D = 0x0000
ten_mpif_global_reset_n10g
RD: 0x0000D = 0x00F0
WR: 0x0000D = 0x0000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000D = 0x0000
WR: 0x0000D = 0x0000
ten_n10g_set_global_resets
RD: 0x15000 = 0x017F
WR: 0x15000 = 0x017F
RD: 0x16000 = 0x017F
WR: 0x16000 = 0x017F
RD: 0x17000 = 0x017F
WR: 0x17000 = 0x017F
RD: 0x18000 = 0x017F
WR: 0x18000 = 0x017F
ten_hl_n10g_reconfig_tx_init() Module B slice = 255, mode = (Column #1) TEN_N10G_TX_BYPASS
    CFGTX0_SBY                     = 0x0001
    CFGTX0_OBY                     = 0x0001
    CFGTX0_KPGBY                   = 0x0001
    CFGTX0_OTNOFF                  = 0x0001
    FRMLEN_FRMLEN                  = 0x10D8
    OHBEN0_SCREN                   = 0x0001
    OHBEN0_A1A2RSH                 = 0x0000
    OHBEN0_B1IE                    = 0x0000
    OHBEN0_A1A2IE                  = 0x0000
    OHBEN0_J0IE                    = 0x0000
    OHBEN0_DEFIE                   = 0x0000
    OHBEN0_NU1IE                   = 0x0000
    OHBEN1_B2INV                   = 0x0000
    OHBEN1_B1INV                   = 0x0000
    OHBEN1_B1TRANS                 = 0x0000
    OHBEN1_B2TRANS                 = 0x0000
    OHBEN1_K1IE                    = 0x0000
    OHBEN1_K2IE                    = 0x0000
    OHBEN2_M0IE                    = 0x0000
    OHBEN2_M1IE                    = 0x0000
    SOHBYTES5_NU1                  = 0x0000
    OHBEN3_ALT_SCREN               = 0x0000
    B1ERRINS_B1ERRMSK              = 0x0000
    B2ERRINS_B2ERRMSK              = 0x0000
    SOHBYTES2_K2BYTE               = 0x0000
    SOHBYTES2_K1BYTE               = 0x0000
    SOHBYTES3_OHDEF                = 0x0000
    POHBEN0_PRBSIE                 = 0x0000
    POHBEN0_POHIE                  = 0x0000
    POHBEN0_B3IE                   = 0x0000
    POHBEN0_C2IE                   = 0x0000
    POHBEN0_J1IE                   = 0x0000
    POHBYTES0_C2BYTE               = 0x0000
    J0STRG0_J0STRG0                = 0x0000
    B2IE0_B2IE0                    = 0x0000
    B2IE1_B2IE1                    = 0x0000
    B2IE2_B2IE2                    = 0x0000
    B2IE3_B2IE3                    = 0x0000
    B2IE4_B2IE4                    = 0x0000
    B2IE5_B2IE5                    = 0x0000
    B2IE6_B2IE6                    = 0x0000
    B2IE7_B2IE7                    = 0x0000
    B2IE8_B2IE8                    = 0x0000
    B2IE9_B2IE9                    = 0x0000
    B2IE10_B2IE10                  = 0x0000
    B2IE11_B2IE11                  = 0x0000
    B2IE12_B2IE12                  = 0x0000
    OCFG_PRESCR                    = 0x0001
    OCFG_POSTSCR                   = 0x0000
    WRPCFG3_WRMD                   = 0x0000
    WRPCFG3_C15RES_EN              = 0x0000
    WRPCFG3_STM64MD                = 0x0000
    WRPCFG3_G43MD                  = 0x0000
    WRPCFG0_NCOLS                  = 0x00FE
    WRPCFG2_NPAR                   = 0x0010
    WRPCFG2_NPARB                  = 0x0000
    WRPCFG4_JCEN_OTU2              = 0x0000
    WRPCFG4_JCEN_ODTU23            = 0x0000
    WRPCFG4_JCEN_DT                = 0x0000
    WRPCFG4_JC_PLUS_OTU2           = 0x0000
    WRPCFG4_JC_PLUS_ODTU23         = 0x0000
    WRPFS_FS                       = 0x0000
    CFG4_BIPMSK                    = 0x00FF
    CFG0_PTIE                      = 0x0000
    CFG2_PT                        = 0x0000
    EXPTI_EXPTI                    = 0x0000
    Provision High-Level N10G TX...
ten_n10g_tx_bypass_t41
RD: 0x1500A = 0x3000
WR: 0x1500A = 0x3000
RD: 0x1600A = 0x3000
WR: 0x1600A = 0x3000
RD: 0x1700A = 0x3000
WR: 0x1700A = 0x3000
RD: 0x1800A = 0x3000
WR: 0x1800A = 0x3000
ten_n10g_set_gblt_bypasses
RD: 0x15201 = 0x0002
WR: 0x15201 = 0x001E
RD: 0x16201 = 0x0002
WR: 0x16201 = 0x001E
RD: 0x17201 = 0x0002
WR: 0x17201 = 0x001E
RD: 0x18201 = 0x0002
WR: 0x18201 = 0x001E
ten_n10g_soht_set_ohben0
RD: 0x15E01 = 0x0080
WR: 0x15E01 = 0x0080
RD: 0x16E01 = 0x0080
WR: 0x16E01 = 0x0080
RD: 0x17E01 = 0x0080
WR: 0x17E01 = 0x0080
RD: 0x18E01 = 0x0080
WR: 0x18E01 = 0x0080
ten_n10g_soht_set_ohben0_j0ie
RD: 0x15E01 = 0x0080
WR: 0x15E01 = 0x0080
RD: 0x16E01 = 0x0080
WR: 0x16E01 = 0x0080
RD: 0x17E01 = 0x0080
WR: 0x17E01 = 0x0080
RD: 0x18E01 = 0x0080
WR: 0x18E01 = 0x0080
ten_n10g_soht_set_ohben0_defie
RD: 0x15E01 = 0x0080
WR: 0x15E01 = 0x0080
RD: 0x16E01 = 0x0080
WR: 0x16E01 = 0x0080
RD: 0x17E01 = 0x0080
WR: 0x17E01 = 0x0080
RD: 0x18E01 = 0x0080
WR: 0x18E01 = 0x0080
ten_n10g_soht_set_ohben0_nu1ie
RD: 0x15E01 = 0x0080
WR: 0x15E01 = 0x0080
RD: 0x16E01 = 0x0080
WR: 0x16E01 = 0x0080
RD: 0x17E01 = 0x0080
WR: 0x17E01 = 0x0080
RD: 0x18E01 = 0x0080
WR: 0x18E01 = 0x0080
ten_n10g_soht_set_ohben1
RD: 0x15E02 = 0x0000
WR: 0x15E02 = 0x0000
RD: 0x16E02 = 0x0000
WR: 0x16E02 = 0x0000
RD: 0x17E02 = 0x0000
WR: 0x17E02 = 0x0000
RD: 0x18E02 = 0x0000
WR: 0x18E02 = 0x0000
ten_n10g_soht_set_ohben1_k1ie
RD: 0x15E02 = 0x0000
WR: 0x15E02 = 0x0000
RD: 0x16E02 = 0x0000
WR: 0x16E02 = 0x0000
RD: 0x17E02 = 0x0000
WR: 0x17E02 = 0x0000
RD: 0x18E02 = 0x0000
WR: 0x18E02 = 0x0000
ten_n10g_soht_set_ohben1_k2ie
RD: 0x15E02 = 0x0000
WR: 0x15E02 = 0x0000
RD: 0x16E02 = 0x0000
WR: 0x16E02 = 0x0000
RD: 0x17E02 = 0x0000
WR: 0x17E02 = 0x0000
RD: 0x18E02 = 0x0000
WR: 0x18E02 = 0x0000
ten_n10g_soht_set_ohben2
RD: 0x15E03 = 0x0000
WR: 0x15E03 = 0x0000
RD: 0x16E03 = 0x0000
WR: 0x16E03 = 0x0000
RD: 0x17E03 = 0x0000
WR: 0x17E03 = 0x0000
RD: 0x18E03 = 0x0000
WR: 0x18E03 = 0x0000
ten_n10g_set_soh_byte
RD: 0x15E4D = 0x0000
WR: 0x15E4D = 0x0000
RD: 0x16E4D = 0x0000
WR: 0x16E4D = 0x0000
RD: 0x17E4D = 0x0000
WR: 0x17E4D = 0x0000
RD: 0x18E4D = 0x0000
WR: 0x18E4D = 0x0000
ten_n10g_soht_set_ohben3
RD: 0x15E04 = 0x0000
WR: 0x15E04 = 0x0000
RD: 0x16E04 = 0x0000
WR: 0x16E04 = 0x0000
RD: 0x17E04 = 0x0000
WR: 0x17E04 = 0x0000
RD: 0x18E04 = 0x0000
WR: 0x18E04 = 0x0000
ten_n10g_soht_set_b1errmsk
RD: 0x15E05 = 0x0000
WR: 0x15E05 = 0x0000
RD: 0x16E05 = 0x0000
WR: 0x16E05 = 0x0000
RD: 0x17E05 = 0x0000
WR: 0x17E05 = 0x0000
RD: 0x18E05 = 0x0000
WR: 0x18E05 = 0x0000
ten_n10g_soht_set_b2errmsk
RD: 0x15E06 = 0x0000
WR: 0x15E06 = 0x0000
RD: 0x16E06 = 0x0000
WR: 0x16E06 = 0x0000
RD: 0x17E06 = 0x0000
WR: 0x17E06 = 0x0000
RD: 0x18E06 = 0x0000
WR: 0x18E06 = 0x0000
ten_n10g_set_soh_byte
RD: 0x15E09 = 0x0000
WR: 0x15E09 = 0x0000
RD: 0x16E09 = 0x0000
WR: 0x16E09 = 0x0000
RD: 0x17E09 = 0x0000
WR: 0x17E09 = 0x0000
RD: 0x18E09 = 0x0000
WR: 0x18E09 = 0x0000
ten_n10g_set_soh_byte
RD: 0x15E09 = 0x0000
WR: 0x15E09 = 0x0000
RD: 0x16E09 = 0x0000
WR: 0x16E09 = 0x0000
RD: 0x17E09 = 0x0000
WR: 0x17E09 = 0x0000
RD: 0x18E09 = 0x0000
WR: 0x18E09 = 0x0000
ten_n10g_set_soh_byte
RD: 0x15E4B = 0x0000
WR: 0x15E4B = 0x0000
RD: 0x16E4B = 0x0000
WR: 0x16E4B = 0x0000
RD: 0x17E4B = 0x0000
WR: 0x17E4B = 0x0000
RD: 0x18E4B = 0x0000
WR: 0x18E4B = 0x0000
ten_n10g_soht_pohben0
RD: 0x15ECF = 0x0000
WR: 0x15ECF = 0x0000
RD: 0x16ECF = 0x0000
WR: 0x16ECF = 0x0000
RD: 0x17ECF = 0x0000
WR: 0x17ECF = 0x0000
RD: 0x18ECF = 0x0000
WR: 0x18ECF = 0x0000
ten_n10g_soht_set_pohben0_b3ie
RD: 0x15ECF = 0x0000
WR: 0x15ECF = 0x0000
RD: 0x16ECF = 0x0000
WR: 0x16ECF = 0x0000
RD: 0x17ECF = 0x0000
WR: 0x17ECF = 0x0000
RD: 0x18ECF = 0x0000
WR: 0x18ECF = 0x0000
ten_n10g_soht_set_pohben0_c2ie
RD: 0x15ECF = 0x0000
WR: 0x15ECF = 0x0000
RD: 0x16ECF = 0x0000
WR: 0x16ECF = 0x0000
RD: 0x17ECF = 0x0000
WR: 0x17ECF = 0x0000
RD: 0x18ECF = 0x0000
WR: 0x18ECF = 0x0000
ten_n10g_soht_set_pohben0_j1ie
RD: 0x15ECF = 0x0000
WR: 0x15ECF = 0x0000
RD: 0x16ECF = 0x0000
WR: 0x16ECF = 0x0000
RD: 0x17ECF = 0x0000
WR: 0x17ECF = 0x0000
RD: 0x18ECF = 0x0000
WR: 0x18ECF = 0x0000
ten_n10g_set_poh_byte
RD: 0x15E50 = 0x0000
WR: 0x15E50 = 0x0000
RD: 0x16E50 = 0x0000
WR: 0x16E50 = 0x0000
RD: 0x17E50 = 0x0000
WR: 0x17E50 = 0x0000
RD: 0x18E50 = 0x0000
WR: 0x18E50 = 0x0000
ten_n10g_soht_j0strg0
RD: 0x15E8F = 0x0000
WR: 0x15E8F = 0x0000
RD: 0x16E8F = 0x0000
WR: 0x16E8F = 0x0000
RD: 0x17E8F = 0x0000
WR: 0x17E8F = 0x0000
RD: 0x18E8F = 0x0000
WR: 0x18E8F = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E55 = 0x0000
WR: 0x15E55 = 0x0000
RD: 0x16E55 = 0x0000
WR: 0x16E55 = 0x0000
RD: 0x17E55 = 0x0000
WR: 0x17E55 = 0x0000
RD: 0x18E55 = 0x0000
WR: 0x18E55 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E56 = 0x0000
WR: 0x15E56 = 0x0000
RD: 0x16E56 = 0x0000
WR: 0x16E56 = 0x0000
RD: 0x17E56 = 0x0000
WR: 0x17E56 = 0x0000
RD: 0x18E56 = 0x0000
WR: 0x18E56 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E57 = 0x0000
WR: 0x15E57 = 0x0000
RD: 0x16E57 = 0x0000
WR: 0x16E57 = 0x0000
RD: 0x17E57 = 0x0000
WR: 0x17E57 = 0x0000
RD: 0x18E57 = 0x0000
WR: 0x18E57 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E58 = 0x0000
WR: 0x15E58 = 0x0000
RD: 0x16E58 = 0x0000
WR: 0x16E58 = 0x0000
RD: 0x17E58 = 0x0000
WR: 0x17E58 = 0x0000
RD: 0x18E58 = 0x0000
WR: 0x18E58 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E59 = 0x0000
WR: 0x15E59 = 0x0000
RD: 0x16E59 = 0x0000
WR: 0x16E59 = 0x0000
RD: 0x17E59 = 0x0000
WR: 0x17E59 = 0x0000
RD: 0x18E59 = 0x0000
WR: 0x18E59 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5A = 0x0000
WR: 0x15E5A = 0x0000
RD: 0x16E5A = 0x0000
WR: 0x16E5A = 0x0000
RD: 0x17E5A = 0x0000
WR: 0x17E5A = 0x0000
RD: 0x18E5A = 0x0000
WR: 0x18E5A = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5B = 0x0000
WR: 0x15E5B = 0x0000
RD: 0x16E5B = 0x0000
WR: 0x16E5B = 0x0000
RD: 0x17E5B = 0x0000
WR: 0x17E5B = 0x0000
RD: 0x18E5B = 0x0000
WR: 0x18E5B = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5C = 0x0000
WR: 0x15E5C = 0x0000
RD: 0x16E5C = 0x0000
WR: 0x16E5C = 0x0000
RD: 0x17E5C = 0x0000
WR: 0x17E5C = 0x0000
RD: 0x18E5C = 0x0000
WR: 0x18E5C = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5D = 0x0000
WR: 0x15E5D = 0x0000
RD: 0x16E5D = 0x0000
WR: 0x16E5D = 0x0000
RD: 0x17E5D = 0x0000
WR: 0x17E5D = 0x0000
RD: 0x18E5D = 0x0000
WR: 0x18E5D = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5E = 0x0000
WR: 0x15E5E = 0x0000
RD: 0x16E5E = 0x0000
WR: 0x16E5E = 0x0000
RD: 0x17E5E = 0x0000
WR: 0x17E5E = 0x0000
RD: 0x18E5E = 0x0000
WR: 0x18E5E = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E5F = 0x0000
WR: 0x15E5F = 0x0000
RD: 0x16E5F = 0x0000
WR: 0x16E5F = 0x0000
RD: 0x17E5F = 0x0000
WR: 0x17E5F = 0x0000
RD: 0x18E5F = 0x0000
WR: 0x18E5F = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E60 = 0x0000
WR: 0x15E60 = 0x0000
RD: 0x16E60 = 0x0000
WR: 0x16E60 = 0x0000
RD: 0x17E60 = 0x0000
WR: 0x17E60 = 0x0000
RD: 0x18E60 = 0x0000
WR: 0x18E60 = 0x0000
ten_n10g_soht_b2ie
RD: 0x15E61 = 0x0000
WR: 0x15E61 = 0x0000
RD: 0x16E61 = 0x0000
WR: 0x16E61 = 0x0000
RD: 0x17E61 = 0x0000
WR: 0x17E61 = 0x0000
RD: 0x18E61 = 0x0000
WR: 0x18E61 = 0x0000
ten_n10g_otnt_scrambling
RD: 0x15289 = 0x0002
WR: 0x15289 = 0x0002
RD: 0x16289 = 0x0002
WR: 0x16289 = 0x0002
RD: 0x17289 = 0x0002
WR: 0x17289 = 0x0002
RD: 0x18289 = 0x0002
WR: 0x18289 = 0x0002
ten_n10g_otnt_set_wrmd
RD: 0x15283 = 0x0000
WR: 0x15283 = 0x0000
RD: 0x16283 = 0x0000
WR: 0x16283 = 0x0000
RD: 0x17283 = 0x0000
WR: 0x17283 = 0x0000
RD: 0x18283 = 0x0000
WR: 0x18283 = 0x0000
ten_n10g_otnt_set_c15res_en
RD: 0x15283 = 0x0000
WR: 0x15283 = 0x0000
RD: 0x16283 = 0x0000
WR: 0x16283 = 0x0000
RD: 0x17283 = 0x0000
WR: 0x17283 = 0x0000
RD: 0x18283 = 0x0000
WR: 0x18283 = 0x0000
ten_n10g_otnt_set_stm64md
RD: 0x15283 = 0x0000
WR: 0x15283 = 0x0000
RD: 0x16283 = 0x0000
WR: 0x16283 = 0x0000
RD: 0x17283 = 0x0000
WR: 0x17283 = 0x0000
RD: 0x18283 = 0x0000
WR: 0x18283 = 0x0000
ten_n10g_otnt_set_g43md
RD: 0x15283 = 0x0000
WR: 0x15283 = 0x0000
RD: 0x16283 = 0x0000
WR: 0x16283 = 0x0000
RD: 0x17283 = 0x0000
WR: 0x17283 = 0x0000
RD: 0x18283 = 0x0000
WR: 0x18283 = 0x0000
ten_n10g_otnt_set_frame_format
RD: 0x15280 = 0x0FE3
WR: 0x15280 = 0x0FE3
RD: 0x15282 = 0x0010
WR: 0x15282 = 0x0010
RD: 0x16280 = 0x0FE3
WR: 0x16280 = 0x0FE3
RD: 0x16282 = 0x0010
WR: 0x16282 = 0x0010
RD: 0x17280 = 0x0FE3
WR: 0x17280 = 0x0FE3
RD: 0x17282 = 0x0010
WR: 0x17282 = 0x0010
RD: 0x18280 = 0x0FE3
WR: 0x18280 = 0x0FE3
RD: 0x18282 = 0x0010
WR: 0x18282 = 0x0010
ten_n10g_set_otnt_wrpcfg4
RD: 0x15284 = 0x0000
WR: 0x15284 = 0x0000
RD: 0x16284 = 0x0000
WR: 0x16284 = 0x0000
RD: 0x17284 = 0x0000
WR: 0x17284 = 0x0000
RD: 0x18284 = 0x0000
WR: 0x18284 = 0x0000
ten_n10g_otnt_set_wrpfs
RD: 0x15288 = 0x0000
WR: 0x15288 = 0x0000
RD: 0x16288 = 0x0000
WR: 0x16288 = 0x0000
RD: 0x17288 = 0x0000
WR: 0x17288 = 0x0000
RD: 0x18288 = 0x0000
WR: 0x18288 = 0x0000
ten_n10g_otnt_set_ptie() Module B, ptie=0, SLICE_ALL
ten_n10g_otnt_set_ptie
RD: 0x1529D = 0x0001
WR: 0x1529D = 0x0001
RD: 0x1629D = 0x0001
WR: 0x1629D = 0x0001
RD: 0x1729D = 0x0001
WR: 0x1729D = 0x0001
RD: 0x1829D = 0x0001
WR: 0x1829D = 0x0001
ten_n10g_otnt_set_pti_byte() Module B, pti=0, SLICE_ALL
ten_n10g_otnt_set_pti_byte
RD: 0x1529F = 0x0000
WR: 0x1529F = 0x0000
RD: 0x1629F = 0x0000
WR: 0x1629F = 0x0000
RD: 0x1729F = 0x0000
WR: 0x1729F = 0x0000
RD: 0x1829F = 0x0000
WR: 0x1829F = 0x0000
ten_n10g_set_expected_pti_byte() Module B, expti=0, SLICE_ALL
ten_n10g_set_expected_pti_byte
RD: 0x15C15 = 0x0000
WR: 0x15C15 = 0x0000
RD: 0x16C15 = 0x0000
WR: 0x16C15 = 0x0000
RD: 0x17C15 = 0x0000
WR: 0x17C15 = 0x0000
RD: 0x18C15 = 0x0000
WR: 0x18C15 = 0x0000
High-Level N10G TX Provisioning Complete.
ten_hl_n10g_tx_init() is complete.
ten_n10g_gmp_off_t41
ten_n10g_gmp_off_t41()
    line (Module B, TEN_PP40G_RX_40GEX_XCON)
RD: 0x152BD = 0x0000
WR: 0x152BD = 0x0000
RD: 0x15143 = 0x0000
WR: 0x15143 = 0x0000
RD: 0x162BD = 0x0000
WR: 0x162BD = 0x0000
RD: 0x16143 = 0x0000
WR: 0x16143 = 0x0000
RD: 0x172BD = 0x0000
WR: 0x172BD = 0x0000
RD: 0x17143 = 0x0000
WR: 0x17143 = 0x0000
RD: 0x182BD = 0x0000
WR: 0x182BD = 0x0000
RD: 0x18143 = 0x0000
WR: 0x18143 = 0x0000
ten_mpif_global_clock_disable_n40g
RD: 0x0001B = 0x0002
WR: 0x0001B = 0x0000
RD: 0x0001B = 0x0000
WR: 0x0001B = 0x0000
ten_mpif_global_reset_n40g
ten_mpif_global_reset_n40g() Module B, TX_AND_RX, RESET_DEASSERT
RD: 0x0000B = 0x001D
WR: 0x0000B = 0x0015
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000B = 0x0015
WR: 0x0000B = 0x0015
WR: 0x08301 = 0x0000
ten_hl_n40g_config_trans_t41
ten_hl_n40g_config_trans_t41()
    Module B
    client_traffic_type = OTU3
    mapper = OTU3
    map_proc=BMP
    timeslots=0x10
    gmp_timeslot_mask=0xFF
    term_type=OTU_TERM_FULL
    tcm_bits=0x0
    mld_enabled=1
    kpga=KPG_PN31
ten_hl_n40g_otl3_4_mld_t41() Module B, OTU3, FEC_MODE_GFEC
ten_n40g_tx_otl34_t41
RD: 0x08280 = 0x8400
WR: 0x08280 = 0x8440
RD: 0x0828B = 0x0E40
WR: 0x0828B = 0x0E40
ten_n40g_rx_otl34_t41
RD: 0x08100 = 0x0401
WR: 0x08100 = 0x0401
RD: 0x08600 = 0x07FE
WR: 0x08600 = 0x07FE
RD: 0x0859A = 0x03FD
WR: 0x0859A = 0x03FD
ten_n40g_sadeco_sdclen
ten_n40g_sadeco_sdclen() Module B, sdclen=0xFF0
RD: 0x08743 = 0x0FF0
WR: 0x08743 = 0x0FF0
ten_n40g_mldrx_mld_es_set_sreset_t41
ten_n40g_mldrx_mld_es_set_sreset_t41() Module B, TEN_SLICE_ALL, reset= 0
RD: 0x08640 = 0x0000
WR: 0x08640 = 0x0000
RD: 0x08680 = 0x0000
WR: 0x08680 = 0x0000
RD: 0x086C0 = 0x0000
WR: 0x086C0 = 0x0000
RD: 0x08700 = 0x0000
WR: 0x08700 = 0x0000
ten_n40g_mldrx_sadeco_set_sreset_t41
ten_n40g_mldrx_sadeco_set_sreset_t41() Module B, swrst= 0
RD: 0x08742 = 0x001F
WR: 0x08742 = 0x001F
ten_n40g_sadeco_enable_fp
ten_n40g_sadeco_enable_fp() Module B, enable=1
RD: 0x08742 = 0x001F
WR: 0x08742 = 0x001F
ten_n40g_tx_odu3_otu3_t41
ten_n40g_tx_otu3_t41
RD: 0x08280 = 0x8440
WR: 0x08280 = 0x8440
ten_n40g_tx_ncols_t41
RD: 0x08300 = 0x0FE3
WR: 0x08300 = 0x0FE3
ten_n40g_tx_npar_t41
RD: 0x08302 = 0x0010
WR: 0x08302 = 0x0010
ten_n40g_tx_sm_bip_insertion_t41
RD: 0x0833E = 0x0000
WR: 0x0833E = 0x0080
RD: 0x08280 = 0x8440
WR: 0x08280 = 0x8440
RD: 0x08303 = 0x0000
WR: 0x08303 = 0x0030
ten_n40g_tx_gfec_t41
RD: 0x08326 = 0x0002
WR: 0x08326 = 0x0005
RD: 0x08280 = 0x8440
WR: 0x08280 = 0x8640
ten_n40g_rx_otu3_odu3_t41
ten_n40g_rx_otu3_t41
RD: 0x08100 = 0x0401
WR: 0x08100 = 0x0401
ten_n40g_rx_ncols_t41
RD: 0x08186 = 0x0FE3
WR: 0x08186 = 0x0FE3
ten_n40g_rx_npar_t41
RD: 0x08187 = 0x0010
WR: 0x08187 = 0x0010
RD: 0x08188 = 0x110B
WR: 0x08188 = 0x110B
RD: 0x08100 = 0x0401
WR: 0x08100 = 0x0401
RD: 0x08194 = 0x0041
WR: 0x08194 = 0x0241
RD: 0x08100 = 0x0401
WR: 0x08100 = 0x0481
RD: 0x0840F = 0x0101
WR: 0x0840F = 0xFF01
ten_n40g_rx_gfec_t41
RD: 0x08188 = 0x110B
WR: 0x08188 = 0x190B
RD: 0x08100 = 0x0481
WR: 0x08100 = 0x0683
ten_n40g_gblt4x_set_cfg() Module B, kpgby=0, sby=1, oby=0, mdpcfg=3
ten_n40g_gblt4x_set_cfg
RD: 0x08280 = 0x8640
WR: 0x08280 = 0x8243
ten_n40g_otnt4x_scrambling
RD: 0x08326 = 0x0005
WR: 0x08326 = 0x0003
ten_n40g_otnt4x_set_wrpcfg3
RD: 0x08303 = 0x0030
WR: 0x08303 = 0x0010
ten_n40g_config_kpg
RD: 0x08280 = 0x8243
WR: 0x08280 = 0x8243
RD: 0x08281 = 0x0000
WR: 0x08281 = 0x0003
RD: 0x08282 = 0x0000
WR: 0x08282 = 0x0000
RD: 0x08283 = 0x0000
WR: 0x08283 = 0x0000
RD: 0x08284 = 0x0000
WR: 0x08284 = 0x0000
RD: 0x08285 = 0x0000
WR: 0x08285 = 0x0000
RD: 0x08286 = 0x0000
WR: 0x08286 = 0x0000
RD: 0x08287 = 0x0000
WR: 0x08287 = 0x0000
RD: 0x08288 = 0x0000
WR: 0x08288 = 0x0000
RD: 0x08289 = 0x0000
WR: 0x08289 = 0x0000
ten_n40g_otnt4x_set_fasie
RD: 0x0833A = 0x0001
WR: 0x0833A = 0x0003
ten_n40g_otnt4x_bipmsk
ten_n40g_otnt4x_bipmsk() line Module B, bipmsk=0x81
RD: 0x0833E = 0x0080
WR: 0x0833E = 0x0081
ten_n40g_gblr4x_set_dpcfg0() Module B, kpasel=1, bypcfg=0, mdpcfg=3, bysel=0, oby=0, sby=1
ten_n40g_gblr4x_set_dpcfg0
RD: 0x08100 = 0x0683
WR: 0x08100 = 0x0633
ten_n40g_otnr4x_set_odwcfg
RD: 0x08194 = 0x0241
WR: 0x08194 = 0x0041
ten_n40g_set_gblr4x_pdhy
RD: 0x08104 = 0x0000
WR: 0x08104 = 0x0001
RD: 0x08105 = 0x04D2
WR: 0x08105 = 0x0000
ten_hl_n40g_otn_aligner_settings
RD: 0x08188 = 0x190B
WR: 0x08188 = 0x1D83
RD: 0x08189 = 0x0C30
WR: 0x08189 = 0x0820
RD: 0x0818A = 0x0030
WR: 0x0818A = 0x0218
ten_hl_n40g_config_lom_from_traffic
ten_hl_n40g_config_lom_from_traffic() Module B, OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =43018413560.000000
ten_hl_n40g_config_lom_from_traffic() signal_rate = 43018413560.000000
ten_hl_n40g_config_lom_from_bps
ten_hl_n40g_config_lom_from_bps(), Module B, 43018413560.000000
sysclk = 425000000
temp_tdel_on_double = 625.500000
tdel_on = 625
ten_n40g_oohr_lomcfg_tdelon_tdeloff() Module B, tdelon=625, tdeloff=1
ten_n40g_oohr_lomcfg_tdelon_tdeloff
RD: 0x085C5 = 0x0001
WR: 0x085C5 = 0x0271
RD: 0x085C6 = 0x0001
WR: 0x085C6 = 0x0001
ten_n40g_oohr_cfg11_flomen
RD: 0x08573 = 0x0000
WR: 0x08573 = 0x0002
ten_n40g_oohr_cfg0
RD: 0x0840A = 0x0202
WR: 0x0840A = 0x0502
ten_hl_n40g_config_lom_obfa2_from_traffic
ten_hl_n40g_config_lom_obfa2_from_traffic() Module B, OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =43018413560.000000
ten_hl_n40g_config_lom_obfa2_from_traffic() signal_rate = 43018413560.000000
ten_hl_n40g_config_lom_obfa2_from_bps
ten_hl_n40g_config_lom_obfa2_from_bps(), Module B, 43018413560.000000
temp_tdel_on_off = 494
tdel_on_off = 494
ten_n40g_otnr4x_obfa2_lomcfg_tdelon_tdeloff() Module B, tdelon=494, tdeloff=1
ten_n40g_otnr4x_obfa2_lomcfg_tdelon_tdeloff
RD: 0x081EB = 0x0001
WR: 0x081EB = 0x01EE
RD: 0x081EC = 0x0001
WR: 0x081EC = 0x0001
ten_hl_n40g_config_lof_from_traffic
ten_hl_n40g_config_lof_from_traffic() Module B, OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =43018413560.000000
ten_hl_n40g_config_lof_from_traffic() signal_rate = 43018413560.000000
ten_hl_n40g_config_lof_from_bps
ten_hl_n40g_config_lof_from_bps(), Module B, 43018413560.000000
ten_hl_n40g_config_lof_from_bps() temp_tdel_on_off = 494
ten_hl_n40g_config_lof_from_bps() tdel_on_off = 494
ten_n40g_otnr4x_lofcfg_tdelon_tdeloff() Module B, tdelon=494, tdeloff=494
ten_n40g_otnr4x_lofcfg_tdelon_tdeloff
RD: 0x0818D = 0x0001
WR: 0x0818D = 0x01EE
RD: 0x0818E = 0x0001
WR: 0x0818E = 0x01EE
ten_hl_n40g_config_lof_obfa2_from_traffic
ten_hl_n40g_config_lof_obfa2_from_traffic() Module B, OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() OTU3, FEC_MODE_GFEC
ten_calculate_signal_rate() signal_rate =43018413560.000000
ten_hl_n40g_config_lof_obfa2_from_traffic() signal_rate = 43018413560.000000
ten_hl_n40g_config_lof_obfa2_from_bps
ten_hl_n40g_config_lof_obfa2_from_bps(), Module B, 43018413560.000000
ten_hl_n40g_config_lof_obfa2_from_bps() temp_tdel_on_off = 494
ten_hl_n40g_config_lof_obfa2_from_bps() tdel_on_off = 494
ten_n40g_otnr4x_obfa2_lofcfg_tdelon_tdeloff() Module B, tdelon=494, tdeloff=494
ten_n40g_otnr4x_obfa2_lofcfg_tdelon_tdeloff
RD: 0x081E3 = 0x0001
WR: 0x081E3 = 0x01EE
RD: 0x081E4 = 0x0001
WR: 0x081E4 = 0x01EE
ten_n40g_sdfr_lofcfg2_m0byte
RD: 0x08205 = 0x0000
WR: 0x08205 = 0x0080
ten_hl_n40g_config_pti_t41() Module B, OTU3, map_proc=BMP, timeslots=0x10, KPG_PN31
ten_n40g_otnt4x_set_ptie
ten_n40g_otnt4x_set_ptie() Module B, ptie=1
RD: 0x0833A = 0x0003
WR: 0x0833A = 0x0007
ten_n40g_set_pti_byte
ten_n40g_set_pti_byte() Module B, pti=0xFE
RD: 0x0833C = 0x0000
WR: 0x0833C = 0x00FE
ten_n40g_set_expected_pti_byte
ten_n40g_set_expected_pti_byte() Module B, expti=0xFE
RD: 0x08415 = 0x0000
WR: 0x08415 = 0x00FE
ten_hl_ohpp_force_odu3_maintenance_signal
ten_hl_ohpp_force_odu3_maintenance_signal() Module B, OHPP_INSERT_OCI, OHPP_WIDTH_FRAME state=0
ten_ohpp_sfu_set_msignal
ten_ohpp_sfu_set_msignal() Module B row 0, value 0
RD: 0x0D224 = 0x0000
WR: 0x0D224 = 0x0000
ten_mpif_global_clock_disable_n40g
RD: 0x0001B = 0x0000
WR: 0x0001B = 0x0000
RD: 0x0001B = 0x0000
WR: 0x0001B = 0x0000
ten_mpif_global_reset_n40g
ten_mpif_global_reset_n40g() Module B, RX, RESET_DEASSERT
RD: 0x0000B = 0x0015
WR: 0x0000B = 0x0015
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000B = 0x0015
WR: 0x0000B = 0x0015
ten_mpif_global_clock_disable_n40g
RD: 0x0001B = 0x0000
WR: 0x0001B = 0x0000
RD: 0x0001B = 0x0000
WR: 0x0001B = 0x0000
ten_mpif_global_reset_n40g
ten_mpif_global_reset_n40g() Module B, TX, RESET_DEASSERT
RD: 0x0000B = 0x0015
WR: 0x0000B = 0x0015
TEN_UDELAY:  20 ms (20000 us)
RD: 0x0000B = 0x0015
WR: 0x0000B = 0x0015
ten_hl_config_fec_t41
ten_hl_config_fec_t41() Module B, Slice 0, 40G, FEC_MODE_GFEC
ten_hl_config_fec_t41() provision registers, GFEC_40G, MPIF_FEC_EN_GFEC
ten_hl_mpif_fec_init()  Module B, Slice 0, GFEC_40G]
ten_mpif_global_clock_disable_gfec_40g
RD: 0x00018 = 0x03FF
WR: 0x00018 = 0x03F5
ten_mpif_global_reset_gfec_40g
RD: 0x00009 = 0x03FF
WR: 0x00009 = 0x03F5
TEN_UDELAY:  20 ms (20000 us)
TEN_UDELAY:  100 ms (100000 us)
ten_mpif_gfec_cfg_port1
RD: 0x00027 = 0x000F
WR: 0x00027 = 0x0005
ten_hl_fec_config()  slice = 0, fec_type=1, action=1, overhead=13
ten_gfec_40g_reset
RD: 0x05050 = 0x6000
WR: 0x05050 = 0x6000
TEN_UDELAY:  20 ms (20000 us)
RD: 0x05070 = 0x0000
WR: 0x05070 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_n40g_otnt4x_scrambling
RD: 0x08326 = 0x0003
WR: 0x08326 = 0x0005
ten_n40g_otnr4x_descrambling
RD: 0x08188 = 0x1D83
WR: 0x08188 = 0x1D83
ten_gfec_40g_stats_enable_scrambler
RD: 0x05050 = 0x6000
WR: 0x05050 = 0x7000
ten_n40g_otnr4x_ocfg
RD: 0x08188 = 0x1D83
WR: 0x08188 = 0x1D83
ten_n40g_otnt4x_ocfg
RD: 0x08326 = 0x0005
WR: 0x08326 = 0x0005
ten_hl_n40g_otn_aligner_settings
RD: 0x08188 = 0x1D83
WR: 0x08188 = 0x1D83
RD: 0x08189 = 0x0820
WR: 0x08189 = 0x0820
RD: 0x0818A = 0x0218
WR: 0x0818A = 0x0218
ten_n40g_sdfr_lofcfg2_m0byte
RD: 0x08205 = 0x0080
WR: 0x08205 = 0x0080
--> (cs_status) ten_hsif_set_ok_ctrl( 0x1, 0xff, 0x0, 0x0 );
ten_hsif_set_ok_ctrl
RD: 0x02007 = 0xFFFF
WR: 0x02007 = 0xFFF0
--> (cs_status) ten_hl_cfp_config_clockmux( 0x1, 0xff, 0x0 );
ten_hl_cfp_config_clockmux, mod_id=0x0001, sl=255, aux_clk=0
ten_cfp32x1_set_rxlockd0_force_lock_t41
RD: 0x1B218 = 0x2099
WR: 0x1B218 = 0x2098
RD: 0x1B298 = 0x2099
WR: 0x1B298 = 0x2098
RD: 0x1B318 = 0x2099
WR: 0x1B318 = 0x2098
RD: 0x1B398 = 0x2099
WR: 0x1B398 = 0x2098
ten_cfp32x1_set_rxlockd0_pd_mode_t41
RD: 0x1B218 = 0x2098
WR: 0x1B218 = 0x2098
RD: 0x1B298 = 0x2098
WR: 0x1B298 = 0x2098
RD: 0x1B318 = 0x2098
WR: 0x1B318 = 0x2098
RD: 0x1B398 = 0x2098
WR: 0x1B398 = 0x2098
ten_mpif_set_clock_switch_lockdet_mr
RD: 0x00030 = 0x0000
WR: 0x00030 = 0x00F0
--> (cs_status) ten_mpif_clock_select_gpll_in( 0x0, 0x1, 0xff, 0x0, 0x0 );
ten_mpif_clock_select_gpll_in() Module B, SLICE_ALL, TX, select=0
ten_mpif_clock_select_gpll_in
RD: 0x00021 = 0x00F0
WR: 0x00021 = 0x00F0
--> (cs_status) ten_hl_gpllx1_waitfor_gpll_lock_40g( 0x0, 0x9 );
ten_hl_gpllx1_waitfor_gpll_lock_40g
ten_hl_gpllx1_waitfor_gpll_lock_40g() RX_B_SLICE_0
RD: 0x00C41 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_0
RD: 0x00C59 = 0x0049
RD: 0x00C81 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_1
RD: 0x00C99 = 0x0049
RD: 0x00CC1 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_2
RD: 0x00CD9 = 0x0049
RD: 0x00D01 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_3
RD: 0x00D19 = 0x0049
RD: 0x00D41 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_0
RD: 0x00D59 = 0x0049
RD: 0x00D81 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_1
RD: 0x00D99 = 0x0049
RD: 0x00DC1 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_2
RD: 0x00DD9 = 0x0049
RD: 0x00E01 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_3
RD: 0x00E19 = 0x0049
--> (cs_status) ten_hl_gpllx1_waitfor_gpll_lock( 0x0, 0x9 );
ten_hl_gpllx1_waitfor_gpll_lock() RX_B_SLICE_0
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_0
RD: 0x00C59 = 0x0049
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_0
RD: 0x00D59 = 0x0049
--> (cs_status) ten_n40g_set_global_resets( 0x1, 0x0, 0x177 );
ten_n40g_set_global_resets
ten_n40g_set_global_resets() Module B, RESET_DEASSERT, bitfield=0x177
RD: 0x08000 = 0x0177
WR: 0x08000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_n10g_set_global_resets( 0x1, 0x0, 0x0, 0x17f );
ten_n10g_set_global_resets
RD: 0x15000 = 0x017F
WR: 0x15000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_n10g_set_global_resets( 0x1, 0x1, 0x0, 0x17f );
ten_n10g_set_global_resets
RD: 0x16000 = 0x017F
WR: 0x16000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_n10g_set_global_resets( 0x1, 0x2, 0x0, 0x17f );
ten_n10g_set_global_resets
RD: 0x17000 = 0x017F
WR: 0x17000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_n10g_set_global_resets( 0x1, 0x3, 0x0, 0x17f );
ten_n10g_set_global_resets
RD: 0x18000 = 0x017F
WR: 0x18000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_datapath_reset( 0x0, 0x0 );
ten_xcon_datapath_reset
RD: 0x04000 = 0x0001
WR: 0x04000 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x0, 0x0 );
ten_xcon_es_reset
RD: 0x04080 = 0x0001
WR: 0x04080 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x1, 0x0 );
ten_xcon_es_reset
RD: 0x040C0 = 0x0001
WR: 0x040C0 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x2, 0x0 );
ten_xcon_es_reset
RD: 0x04100 = 0x0001
WR: 0x04100 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x3, 0x0 );
ten_xcon_es_reset
RD: 0x04140 = 0x0001
WR: 0x04140 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x4, 0x0 );
ten_xcon_es_reset
RD: 0x04180 = 0x0001
WR: 0x04180 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x5, 0x0 );
ten_xcon_es_reset
RD: 0x041C0 = 0x0001
WR: 0x041C0 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x6, 0x0 );
ten_xcon_es_reset
RD: 0x04200 = 0x0001
WR: 0x04200 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_xcon_es_reset( 0x0, 0x7, 0x0 );
ten_xcon_es_reset
RD: 0x04240 = 0x0001
WR: 0x04240 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_mpif_global_reset_syncdsync( 0x0, 0x1, 0xff, 0x2, 0x0 );
ten_mpif_global_reset_syncdsync
RD: 0x00010 = 0xFFFF
WR: 0x00010 = 0x0F0F
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_hl_resets_block( 0x1, 0x0, 0x0, 0x1 );
ten_hl_resets_block()  Module B, Slice 0, RESET_DEASSERT, SYNCDSYNC, 
ten_syncdsynctx_control_sreset
module_id=0x0001, slice=0, action=0
RD: 0x00010 = 0x0F0F
sl=0, tmp=0010
RD: 0x00910 = 0x0001
WR: 0x00910 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
ten_syncdsyncrx_control_sreset
RD: 0x00710 = 0x0001
WR: 0x00710 = 0x0000
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_mpif_set_clock_switch_force( 0x0, 0x1, 0xff, 0x2, 0x0 );
ten_mpif_set_clock_switch_force()  Module B, SLICE_ALL, TX_AND_RX, DISABLE
ten_mpif_set_clock_switch_force
RD: 0x00029 = 0x0000
WR: 0x00029 = 0x0000
RD: 0x0002E = 0x0000
WR: 0x0002E = 0x0000
--> (cs_status) ten_mpif_global_reset_hsif( 0x0, 0x1, 0x2, 0x0 );
ten_mpif_global_reset_hsif
RD: 0x00004 = 0x000F
WR: 0x00004 = 0x0005
TEN_UDELAY:  20 ms (20000 us)
--> (int) cs_trans_write_reg( 0x1b0, 0x5000, 0x80a );
--> (int) cs_trans_write_reg( 0x1b0, 0x5400, 0x80a );
--> (int) cs_trans_write_reg( 0x1b0, 0x5000, 0x803 );
--> (int) cs_trans_write_reg( 0x1b0, 0x5400, 0x803 );
--> (cs_status) ten_hl_gpllx1_waitfor_gpll_lock_40g( 0x0, 0x9 );
ten_hl_gpllx1_waitfor_gpll_lock_40g
ten_hl_gpllx1_waitfor_gpll_lock_40g() RX_B_SLICE_0
RD: 0x00C41 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_0
RD: 0x00C59 = 0x0049
RD: 0x00C81 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_1
RD: 0x00C99 = 0x0049
RD: 0x00CC1 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_2
RD: 0x00CD9 = 0x0049
RD: 0x00D01 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() RX_B_SLICE_3
RD: 0x00D19 = 0x0049
RD: 0x00D41 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_0
RD: 0x00D59 = 0x0049
RD: 0x00D81 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_1
RD: 0x00D99 = 0x0049
RD: 0x00DC1 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_2
RD: 0x00DD9 = 0x0049
RD: 0x00E01 = 0x0000
ten_gpllx1_txlockd0_lock
ten_gpllx1_txlockd0_lock() TX_B_SLICE_3
RD: 0x00E19 = 0x0049
--> (cs_status) ten_n40g_sdfr_select_global_timing_source( 0x1, 0x6 );
ten_n40g_sdfr_select_global_timing_source
RD: 0x08205 = 0x0080
WR: 0x08205 = 0x0086
--> (cs_status) ten_glb_misc_set_gsti( 0x0, 0x0, 0x17d7, 0x8400 );
ten_glb_misc_set_gsti
RD: 0x00300 = 0x0000
WR: 0x00300 = 0x17D7
RD: 0x00301 = 0x0000
WR: 0x00301 = 0x8400
--> (cs_status) ten_mpif_global_reset_common( 0x0, 0x0, 0x20 );
ten_mpif_global_reset_common
RD: 0x00003 = 0x0080
WR: 0x00003 = 0x0080
TEN_UDELAY:  20 ms (20000 us)
--> (cs_status) ten_reg_write( 0x0, 0x4400, 0x100 );
WR: 0x04400 = 0x0100
--> (cs_status) ten_reg_write( 0x0, 0x1b22c, 0xf0 );
WR: 0x1B22C = 0x00F0
--> (cs_status) ten_reg_write( 0x0, 0x1b32c, 0xf0 );
WR: 0x1B32C = 0x00F0
--> (cs_status) ten_reg_write( 0x0, 0x1b224, 0x8902 );
WR: 0x1B224 = 0x8902
--> (cs_status) ten_reg_write( 0x0, 0x1b324, 0x8902 );
WR: 0x1B324 = 0x8902
--> (cs_status) ten_reg_write( 0x0, 0x1b226, 0x3501 );
WR: 0x1B226 = 0x3501
--> (cs_status) ten_reg_write( 0x0, 0x1b326, 0x3501 );
WR: 0x1B326 = 0x3501
--> (cs_status) ten_reg_write( 0x0, 0x1b201, 0x3101 );
WR: 0x1B201 = 0x3101
--> (cs_status) ten_reg_write( 0x0, 0x1b281, 0x3101 );
WR: 0x1B281 = 0x3101
--> (cs_status) ten_reg_write( 0x0, 0x1b301, 0x3101 );
WR: 0x1B301 = 0x3101
--> (cs_status) ten_reg_write( 0x0, 0x1b381, 0x3101 );
WR: 0x1B381 = 0x3101
--> (cs_status) ten_reg_write( 0x0, 0x1b218, 0x2009 );
WR: 0x1B218 = 0x2009
--> (cs_status) ten_reg_write( 0x0, 0x1b298, 0x2009 );
WR: 0x1B298 = 0x2009
--> (cs_status) ten_reg_write( 0x0, 0x1b318, 0x2009 );
WR: 0x1B318 = 0x2009
--> (cs_status) ten_reg_write( 0x0, 0x1b398, 0x2009 );
WR: 0x1B398 = 0x2009
--> (cs_status) ten_reg_write( 0x0, 0x1b256, 0x9 );
WR: 0x1B256 = 0x0009
--> (cs_status) ten_reg_write( 0x0, 0x1b2d6, 0x9 );
WR: 0x1B2D6 = 0x0009
--> (cs_status) ten_reg_write( 0x0, 0x1b356, 0x9 );
WR: 0x1B356 = 0x0009
--> (cs_status) ten_reg_write( 0x0, 0x1b3d6, 0x9 );
WR: 0x1B3D6 = 0x0009
--> (cs_status) ten_reg_write( 0x0, 0x2008, 0xf0f0 );
WR: 0x02008 = 0xF0F0
--> (cs_status) ten_reg_write( 0x0, 0x2007, 0xf0f0 );
WR: 0x02007 = 0xF0F0
--> (cs_uint16) ten_reg_read( 0x0, 0x8127 );
RD: 0x08127 = 0x0003
--> (cs_uint16) ten_n40g_get_kpa_status( 0x1 );
ten_n40g_get_kpa_status
RD: 0x08127 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x8127 );
RD: 0x08127 = 0x0003
--> cs_trans_server_stop( 0x1 );
ten_drvr_unload
ten_dev_unregister
ten_mod_close
module id 0x0000 closed.
ten_mod_close
module id 0x0001 closed.
T41 device (0) unregistered!
T41 Driver Unloaded.
No driver caused errors found while closing phy
SERVER: cs_trans_server_stop() ... exiting!
