INFO: [VRFC 10-163] Analyzing VHDL file "D:/research/git/sMDT_FPGA/Project/sMDT.srcs/sources_1/new/rate_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rate_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/research/git/sMDT_FPGA/Project/sMDT.srcs/sources_1/new/hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/research/git/sMDT_FPGA/Project/sMDT.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
