// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Gamelogic2,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.880875,HLS_SYN_LAT=69,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=1329,HLS_SYN_LUT=1498,HLS_VERSION=2018_3}" *)

module Gamelogic2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rst,
        btn1,
        btn2,
        btn3,
        lose,
        time_remaining_out_V,
        time_remaining_in_V,
        verify1_out,
        verify2_out,
        verify3_out
);

parameter    ap_ST_fsm_state1 = 103'd1;
parameter    ap_ST_fsm_state2 = 103'd2;
parameter    ap_ST_fsm_state3 = 103'd4;
parameter    ap_ST_fsm_state4 = 103'd8;
parameter    ap_ST_fsm_state5 = 103'd16;
parameter    ap_ST_fsm_state6 = 103'd32;
parameter    ap_ST_fsm_state7 = 103'd64;
parameter    ap_ST_fsm_state8 = 103'd128;
parameter    ap_ST_fsm_state9 = 103'd256;
parameter    ap_ST_fsm_state10 = 103'd512;
parameter    ap_ST_fsm_state11 = 103'd1024;
parameter    ap_ST_fsm_state12 = 103'd2048;
parameter    ap_ST_fsm_state13 = 103'd4096;
parameter    ap_ST_fsm_state14 = 103'd8192;
parameter    ap_ST_fsm_state15 = 103'd16384;
parameter    ap_ST_fsm_state16 = 103'd32768;
parameter    ap_ST_fsm_state17 = 103'd65536;
parameter    ap_ST_fsm_state18 = 103'd131072;
parameter    ap_ST_fsm_state19 = 103'd262144;
parameter    ap_ST_fsm_state20 = 103'd524288;
parameter    ap_ST_fsm_state21 = 103'd1048576;
parameter    ap_ST_fsm_state22 = 103'd2097152;
parameter    ap_ST_fsm_state23 = 103'd4194304;
parameter    ap_ST_fsm_state24 = 103'd8388608;
parameter    ap_ST_fsm_state25 = 103'd16777216;
parameter    ap_ST_fsm_state26 = 103'd33554432;
parameter    ap_ST_fsm_state27 = 103'd67108864;
parameter    ap_ST_fsm_state28 = 103'd134217728;
parameter    ap_ST_fsm_state29 = 103'd268435456;
parameter    ap_ST_fsm_state30 = 103'd536870912;
parameter    ap_ST_fsm_state31 = 103'd1073741824;
parameter    ap_ST_fsm_state32 = 103'd2147483648;
parameter    ap_ST_fsm_state33 = 103'd4294967296;
parameter    ap_ST_fsm_state34 = 103'd8589934592;
parameter    ap_ST_fsm_state35 = 103'd17179869184;
parameter    ap_ST_fsm_state36 = 103'd34359738368;
parameter    ap_ST_fsm_state37 = 103'd68719476736;
parameter    ap_ST_fsm_state38 = 103'd137438953472;
parameter    ap_ST_fsm_state39 = 103'd274877906944;
parameter    ap_ST_fsm_state40 = 103'd549755813888;
parameter    ap_ST_fsm_state41 = 103'd1099511627776;
parameter    ap_ST_fsm_state42 = 103'd2199023255552;
parameter    ap_ST_fsm_state43 = 103'd4398046511104;
parameter    ap_ST_fsm_state44 = 103'd8796093022208;
parameter    ap_ST_fsm_state45 = 103'd17592186044416;
parameter    ap_ST_fsm_state46 = 103'd35184372088832;
parameter    ap_ST_fsm_state47 = 103'd70368744177664;
parameter    ap_ST_fsm_state48 = 103'd140737488355328;
parameter    ap_ST_fsm_state49 = 103'd281474976710656;
parameter    ap_ST_fsm_state50 = 103'd562949953421312;
parameter    ap_ST_fsm_state51 = 103'd1125899906842624;
parameter    ap_ST_fsm_state52 = 103'd2251799813685248;
parameter    ap_ST_fsm_state53 = 103'd4503599627370496;
parameter    ap_ST_fsm_state54 = 103'd9007199254740992;
parameter    ap_ST_fsm_state55 = 103'd18014398509481984;
parameter    ap_ST_fsm_state56 = 103'd36028797018963968;
parameter    ap_ST_fsm_state57 = 103'd72057594037927936;
parameter    ap_ST_fsm_state58 = 103'd144115188075855872;
parameter    ap_ST_fsm_state59 = 103'd288230376151711744;
parameter    ap_ST_fsm_state60 = 103'd576460752303423488;
parameter    ap_ST_fsm_state61 = 103'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 103'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 103'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 103'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 103'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 103'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 103'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 103'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 103'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 103'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 103'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 103'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 103'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 103'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 103'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 103'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 103'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 103'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 103'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 103'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 103'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 103'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 103'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 103'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 103'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 103'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 103'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 103'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 103'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 103'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 103'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 103'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 103'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 103'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 103'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 103'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 103'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 103'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 103'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 103'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 103'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 103'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 103'd5070602400912917605986812821504;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   rst;
input   btn1;
input   btn2;
input   btn3;
output   lose;
output  [9:0] time_remaining_out_V;
input  [9:0] time_remaining_in_V;
output   verify1_out;
output   verify2_out;
output   verify3_out;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] time_remaining_out_V;
reg verify1_out;
reg verify2_out;
reg verify3_out;

(* fsm_encoding = "none" *) reg   [102:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] btn1_verify;
reg   [0:0] btn2_verify;
reg   [0:0] btn3_verify;
reg   [31:0] decrement_value;
reg   [0:0] newRound;
reg   [31:0] slow_down_clock;
reg   [31:0] RandSeed;
wire   [31:0] slow_down_clock_assi_fu_266_p2;
wire   [31:0] tmp_i_i_fu_312_p2;
reg   [31:0] tmp_i_i_reg_518;
wire    ap_CS_fsm_state36;
wire   [0:0] newRound_load_load_fu_304_p1;
wire    ap_CS_fsm_state37;
wire   [10:0] grp_fu_323_p2;
reg   [10:0] last_num_assign_1_reg_528;
wire    ap_CS_fsm_state72;
wire   [0:0] tmp_3_i1_fu_333_p2;
reg   [0:0] tmp_3_i1_reg_533;
wire  signed [10:0] grp_fu_452_p3;
wire    ap_CS_fsm_state73;
wire  signed [10:0] grp_fu_348_p2;
reg  signed [10:0] last_num_assign_2_reg_544;
wire    ap_CS_fsm_state87;
wire   [0:0] tmp_3_i6_fu_357_p2;
reg   [0:0] tmp_3_i6_reg_549;
wire  signed [10:0] grp_fu_461_p3;
wire    ap_CS_fsm_state88;
wire   [0:0] tmp_3_i2_fu_388_p2;
wire    ap_CS_fsm_state102;
reg   [0:0] btn3_verify_load_s_reg_147;
wire   [0:0] rst_read_read_fu_104_p2;
reg   [0:0] btn2_verify_load_s_reg_159;
reg   [0:0] btn1_verify_load_s_reg_171;
reg   [0:0] btn3_verify_load_1_reg_183;
reg   [0:0] btn2_verify_load_2_reg_193;
reg   [0:0] btn1_verify_load_1_reg_203;
wire   [31:0] tmp_s_fu_401_p2;
wire   [0:0] tmp_i_2_fu_288_p2;
wire   [0:0] not_or_cond3_i_fu_440_p2;
wire    ap_CS_fsm_state103;
wire   [31:0] tmp_2_i_i_cast_fu_378_p1;
reg    verify1_out_preg;
reg    verify2_out_preg;
reg    verify3_out_preg;
reg   [9:0] time_remaining_out_V_preg;
wire   [9:0] tmp_3_i_fu_298_p2;
wire   [31:0] grp_fu_278_p0;
wire   [20:0] grp_fu_278_p1;
wire   [20:0] grp_fu_278_p2;
wire   [20:0] tmp_1_fu_284_p1;
wire   [9:0] tmp_2_fu_294_p1;
wire  signed [31:0] tmp_i_i_fu_312_p1;
wire   [31:0] grp_fu_323_p0;
wire   [7:0] grp_fu_323_p1;
wire   [6:0] tmp_4_fu_329_p1;
wire   [7:0] grp_fu_348_p1;
wire   [6:0] tmp_5_fu_353_p1;
wire   [7:0] grp_fu_369_p1;
wire   [10:0] grp_fu_369_p2;
wire   [6:0] tmp_6_fu_374_p1;
wire   [0:0] tmp_i1_fu_413_p1;
wire   [0:0] tmp1_i_fu_418_p1;
wire   [0:0] tmp2_i_fu_423_p1;
wire   [0:0] tmp1_i_fu_418_p2;
wire   [0:0] tmp2_i_fu_423_p2;
wire   [0:0] tmp_fu_428_p2;
wire   [0:0] tmp_i1_fu_413_p2;
wire   [0:0] or_cond3_i_fu_434_p2;
wire   [4:0] grp_fu_452_p0;
wire  signed [10:0] grp_fu_452_p1;
wire   [7:0] grp_fu_452_p2;
wire   [4:0] grp_fu_461_p0;
wire  signed [7:0] grp_fu_461_p1;
wire   [7:0] grp_fu_461_p2;
reg    grp_fu_278_ap_start;
wire    grp_fu_278_ap_done;
reg    grp_fu_323_ap_start;
wire    grp_fu_323_ap_done;
reg    grp_fu_348_ap_start;
wire    grp_fu_348_ap_done;
reg    grp_fu_369_ap_start;
wire    grp_fu_369_ap_done;
reg   [102:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 103'd1;
#0 btn1_verify = 1'd0;
#0 btn2_verify = 1'd0;
#0 btn3_verify = 1'd0;
#0 decrement_value = 32'd1;
#0 newRound = 1'd0;
#0 slow_down_clock = 32'd0;
#0 RandSeed = 32'd7;
#0 verify1_out_preg = 1'b0;
#0 verify2_out_preg = 1'b0;
#0 verify3_out_preg = 1'b0;
#0 time_remaining_out_V_preg = 10'd0;
end

Gamelogic2_urem_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
Gamelogic2_urem_3bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_278_ap_start),
    .done(grp_fu_278_ap_done),
    .din0(grp_fu_278_p0),
    .din1(grp_fu_278_p1),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

Gamelogic2_urem_3cud #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
Gamelogic2_urem_3cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_323_ap_start),
    .done(grp_fu_323_ap_done),
    .din0(grp_fu_323_p0),
    .din1(grp_fu_323_p1),
    .ce(1'b1),
    .dout(grp_fu_323_p2)
);

Gamelogic2_urem_1dEe #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
Gamelogic2_urem_1dEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_348_ap_start),
    .done(grp_fu_348_ap_done),
    .din0(grp_fu_452_p3),
    .din1(grp_fu_348_p1),
    .ce(1'b1),
    .dout(grp_fu_348_p2)
);

Gamelogic2_urem_1dEe #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
Gamelogic2_urem_1dEe_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_369_ap_start),
    .done(grp_fu_369_ap_done),
    .din0(grp_fu_461_p3),
    .din1(grp_fu_369_p1),
    .ce(1'b1),
    .dout(grp_fu_369_p2)
);

Gamelogic2_mac_mueOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
Gamelogic2_mac_mueOg_U5(
    .din0(grp_fu_452_p0),
    .din1(grp_fu_452_p1),
    .din2(grp_fu_452_p2),
    .dout(grp_fu_452_p3)
);

Gamelogic2_mac_mufYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
Gamelogic2_mac_mufYi_U6(
    .din0(grp_fu_461_p0),
    .din1(grp_fu_461_p1),
    .din2(grp_fu_461_p2),
    .dout(grp_fu_461_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        time_remaining_out_V_preg <= 10'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state36) & (tmp_i_2_fu_288_p2 == 1'd1))) begin
            time_remaining_out_V_preg <= tmp_3_i_fu_298_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
            time_remaining_out_V_preg <= 10'd640;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        verify1_out_preg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state102)) begin
            verify1_out_preg <= tmp_3_i1_reg_533;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            verify1_out_preg <= btn1_verify;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        verify2_out_preg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state102)) begin
            verify2_out_preg <= tmp_3_i6_reg_549;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            verify2_out_preg <= btn2_verify;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        verify3_out_preg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state102)) begin
            verify3_out_preg <= tmp_3_i2_fu_388_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            verify3_out_preg <= btn3_verify;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        btn1_verify <= tmp_3_i1_fu_333_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        btn1_verify <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (newRound_load_load_fu_304_p1 == 1'd0))) begin
        btn1_verify_load_1_reg_203 <= btn1_verify_load_s_reg_171;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        btn1_verify_load_1_reg_203 <= tmp_3_i1_reg_533;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((rst_read_read_fu_104_p2 == 1'd0)) begin
            btn1_verify_load_s_reg_171 <= btn1_verify;
        end else if ((rst_read_read_fu_104_p2 == 1'd1)) begin
            btn1_verify_load_s_reg_171 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        btn2_verify <= tmp_3_i6_fu_357_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        btn2_verify <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (newRound_load_load_fu_304_p1 == 1'd0))) begin
        btn2_verify_load_2_reg_193 <= btn2_verify_load_s_reg_159;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        btn2_verify_load_2_reg_193 <= tmp_3_i6_reg_549;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((rst_read_read_fu_104_p2 == 1'd0)) begin
            btn2_verify_load_s_reg_159 <= btn2_verify;
        end else if ((rst_read_read_fu_104_p2 == 1'd1)) begin
            btn2_verify_load_s_reg_159 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        btn3_verify <= tmp_3_i2_fu_388_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        btn3_verify <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (newRound_load_load_fu_304_p1 == 1'd0))) begin
        btn3_verify_load_1_reg_183 <= btn3_verify_load_s_reg_147;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        btn3_verify_load_1_reg_183 <= tmp_3_i2_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((rst_read_read_fu_104_p2 == 1'd0)) begin
            btn3_verify_load_s_reg_147 <= btn3_verify;
        end else if ((rst_read_read_fu_104_p2 == 1'd1)) begin
            btn3_verify_load_s_reg_147 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        decrement_value <= tmp_s_fu_401_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        decrement_value <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        newRound <= not_or_cond3_i_fu_440_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        newRound <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        RandSeed[10 : 0] <= tmp_2_i_i_cast_fu_378_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        last_num_assign_1_reg_528 <= grp_fu_323_p2;
        tmp_3_i1_reg_533 <= tmp_3_i1_fu_333_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        last_num_assign_2_reg_544 <= grp_fu_348_p2;
        tmp_3_i6_reg_549 <= tmp_3_i6_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        slow_down_clock <= slow_down_clock_assi_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (newRound_load_load_fu_304_p1 == 1'd1))) begin
        tmp_i_i_reg_518 <= tmp_i_i_fu_312_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        grp_fu_278_ap_start = 1'b1;
    end else begin
        grp_fu_278_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_323_ap_start = 1'b1;
    end else begin
        grp_fu_323_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_348_ap_start = 1'b1;
    end else begin
        grp_fu_348_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_fu_369_ap_start = 1'b1;
    end else begin
        grp_fu_369_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_i_2_fu_288_p2 == 1'd1))) begin
        time_remaining_out_V = tmp_3_i_fu_298_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (rst_read_read_fu_104_p2 == 1'd1) & (ap_start == 1'b1))) begin
        time_remaining_out_V = 10'd640;
    end else begin
        time_remaining_out_V = time_remaining_out_V_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        verify1_out = tmp_3_i1_reg_533;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        verify1_out = btn1_verify;
    end else begin
        verify1_out = verify1_out_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        verify2_out = tmp_3_i6_reg_549;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        verify2_out = btn2_verify;
    end else begin
        verify2_out = verify2_out_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        verify3_out = tmp_3_i2_fu_388_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        verify3_out = btn3_verify;
    end else begin
        verify3_out = verify3_out_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (newRound_load_load_fu_304_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign grp_fu_278_p0 = (32'd1 + slow_down_clock);

assign grp_fu_278_p1 = 32'd1000000;

assign grp_fu_323_p0 = (32'd100 + tmp_i_i_reg_518);

assign grp_fu_323_p1 = 32'd100;

assign grp_fu_348_p1 = 11'd100;

assign grp_fu_369_p1 = 11'd100;

assign grp_fu_452_p0 = 11'd13;

assign grp_fu_452_p1 = last_num_assign_1_reg_528[10:0];

assign grp_fu_452_p2 = 11'd100;

assign grp_fu_461_p0 = 11'd13;

assign grp_fu_461_p1 = last_num_assign_2_reg_544;

assign grp_fu_461_p2 = 11'd100;

assign lose = 1'd0;

assign newRound_load_load_fu_304_p1 = newRound;

assign not_or_cond3_i_fu_440_p2 = (or_cond3_i_fu_434_p2 ^ 1'd1);

assign or_cond3_i_fu_434_p2 = (tmp_i1_fu_413_p2 | tmp_fu_428_p2);

assign rst_read_read_fu_104_p2 = rst;

assign slow_down_clock_assi_fu_266_p2 = (32'd1 + slow_down_clock);

assign tmp1_i_fu_418_p1 = btn2;

assign tmp1_i_fu_418_p2 = (tmp1_i_fu_418_p1 ^ btn2_verify_load_2_reg_193);

assign tmp2_i_fu_423_p1 = btn3;

assign tmp2_i_fu_423_p2 = (tmp2_i_fu_423_p1 ^ btn3_verify_load_1_reg_183);

assign tmp_1_fu_284_p1 = grp_fu_278_p2[20:0];

assign tmp_2_fu_294_p1 = decrement_value[9:0];

assign tmp_2_i_i_cast_fu_378_p1 = grp_fu_369_p2;

assign tmp_3_i1_fu_333_p2 = ((tmp_4_fu_329_p1 > 7'd50) ? 1'b1 : 1'b0);

assign tmp_3_i2_fu_388_p2 = ((tmp_6_fu_374_p1 > 7'd50) ? 1'b1 : 1'b0);

assign tmp_3_i6_fu_357_p2 = ((tmp_5_fu_353_p1 > 7'd50) ? 1'b1 : 1'b0);

assign tmp_3_i_fu_298_p2 = (time_remaining_in_V - tmp_2_fu_294_p1);

assign tmp_4_fu_329_p1 = grp_fu_323_p2[6:0];

assign tmp_5_fu_353_p1 = grp_fu_348_p2[6:0];

assign tmp_6_fu_374_p1 = grp_fu_369_p2[6:0];

assign tmp_fu_428_p2 = (tmp2_i_fu_423_p2 | tmp1_i_fu_418_p2);

assign tmp_i1_fu_413_p1 = btn1;

assign tmp_i1_fu_413_p2 = (tmp_i1_fu_413_p1 ^ btn1_verify_load_1_reg_203);

assign tmp_i_2_fu_288_p2 = ((tmp_1_fu_284_p1 == 21'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_312_p1 = RandSeed;

assign tmp_i_i_fu_312_p2 = ($signed({{1'b0}, {32'd13}}) * $signed(tmp_i_i_fu_312_p1));

assign tmp_s_fu_401_p2 = (32'd2 + decrement_value);

always @ (posedge ap_clk) begin
    RandSeed[31:11] <= 21'b000000000000000000000;
end

endmodule //Gamelogic2
