{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682941805096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682941805101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 19:50:04 2023 " "Processing started: Mon May 01 19:50:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682941805101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941805101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rooth -c rooth " "Command: quartus_map --read_settings_files=on --write_settings_files=off rooth -c rooth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941805101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682941805610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682941805610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "rtl/sd_boot/sd_write.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "rtl/sd_boot/sd_read.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_read.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "rtl/sd_boot/sd_init.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "rtl/sd_boot/sd_ctrl_top.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_boot_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_boot_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_boot_top " "Found entity 1: sd_boot_top" {  } { { "rtl/sd_boot/sd_boot_top.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_boot_ctrl.v(126) " "Verilog HDL information at sd_boot_ctrl.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682941815352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_boot/sd_boot_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_boot/sd_boot_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_boot_ctrl " "Found entity 1: sd_boot_ctrl" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/inst_mem/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/inst_mem/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/data_mem/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/data_mem/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_pll/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_pll/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/soc/rooth_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/soc/rooth_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rooth_soc " "Found entity 1: rooth_soc" {  } { { "rtl/soc/rooth_soc.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(64) " "Verilog HDL Declaration information at uart.v(64): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_STATUS uart_status uart.v(65) " "Verilog HDL Declaration information at uart.v(65): object \"UART_STATUS\" differs only in case from object \"uart_status\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_BAUD uart_baud uart.v(66) " "Verilog HDL Declaration information at uart.v(66): object \"UART_BAUD\" differs only in case from object \"uart_baud\" in the same scope" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "rtl/perips/timer.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/timer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/clint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_CTRL spi_ctrl spi.v(38) " "Verilog HDL Declaration information at spi.v(38): object \"SPI_CTRL\" differs only in case from object \"spi_ctrl\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_DATA spi_data spi.v(39) " "Verilog HDL Declaration information at spi.v(39): object \"SPI_DATA\" differs only in case from object \"spi_data\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_STATUS spi_status spi.v(40) " "Verilog HDL Declaration information at spi.v(40): object \"SPI_STATUS\" differs only in case from object \"spi_status\" in the same scope" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_CTRL gpio_ctrl gpio.v(38) " "Verilog HDL Declaration information at gpio.v(38): object \"GPIO_CTRL\" differs only in case from object \"gpio_ctrl\" in the same scope" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_DATA gpio_data gpio.v(40) " "Verilog HDL Declaration information at gpio.v(40): object \"GPIO_DATA\" differs only in case from object \"gpio_data\" in the same scope" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/perips/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/perips/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "rtl/perips/gpio.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/gpio.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_top " "Found entity 1: jtag_top" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_driver " "Found entity 1: jtag_driver" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcsr DCSR jtag_dm.v(86) " "Verilog HDL Declaration information at jtag_dm.v(86): object \"dcsr\" differs only in case from object \"DCSR\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmstatus DMSTATUS jtag_dm.v(87) " "Verilog HDL Declaration information at jtag_dm.v(87): object \"dmstatus\" differs only in case from object \"DMSTATUS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmcontrol DMCONTROL jtag_dm.v(88) " "Verilog HDL Declaration information at jtag_dm.v(88): object \"dmcontrol\" differs only in case from object \"DMCONTROL\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hartinfo HARTINFO jtag_dm.v(89) " "Verilog HDL Declaration information at jtag_dm.v(89): object \"hartinfo\" differs only in case from object \"HARTINFO\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "abstractcs ABSTRACTCS jtag_dm.v(90) " "Verilog HDL Declaration information at jtag_dm.v(90): object \"abstractcs\" differs only in case from object \"ABSTRACTCS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data0 DATA0 jtag_dm.v(91) " "Verilog HDL Declaration information at jtag_dm.v(91): object \"data0\" differs only in case from object \"DATA0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbcs SBCS jtag_dm.v(92) " "Verilog HDL Declaration information at jtag_dm.v(92): object \"sbcs\" differs only in case from object \"SBCS\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbaddress0 SBADDRESS0 jtag_dm.v(93) " "Verilog HDL Declaration information at jtag_dm.v(93): object \"sbaddress0\" differs only in case from object \"SBADDRESS0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sbdata0 SBDATA0 jtag_dm.v(94) " "Verilog HDL Declaration information at jtag_dm.v(94): object \"sbdata0\" differs only in case from object \"SBDATA0\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "command COMMAND jtag_dm.v(95) " "Verilog HDL Declaration information at jtag_dm.v(95): object \"command\" differs only in case from object \"COMMAND\" in the same scope" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682941815386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/jtag_dm.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/jtag_dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_dm " "Found entity 1: jtag_dm" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/full_handshake_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_handshake_tx " "Found entity 1: full_handshake_tx" {  } { { "rtl/jtag/full_handshake_tx.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/jtag/full_handshake_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/jtag/full_handshake_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_handshake_rx " "Found entity 1: full_handshake_rx" {  } { { "rtl/jtag/full_handshake_rx.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bus/rib.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bus/rib.v" { { "Info" "ISGN_ENTITY_NAME" "1 rib " "Found entity 1: rib" {  } { { "rtl/bus/rib.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/bus/rib.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/rooth_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/core/rooth_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/rooth.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/rooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 rooth " "Found entity 1: rooth" {  } { { "rtl/core/rooth.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/regs_file.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/regs_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 regs_file " "Found entity 1: regs_file" {  } { { "rtl/core/regs_file.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/regs_file.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/reg_clash_fb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/reg_clash_fb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_clash_fb " "Found entity 1: reg_clash_fb" {  } { { "rtl/core/reg_clash_fb.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/reg_clash_fb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "rtl/core/pc_reg.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/pc_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu " "Found entity 1: mux_alu" {  } { { "rtl/core/mux_alu.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/mux_alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "rtl/core/imm_gen.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/imm_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_wb " "Found entity 1: if_wb" {  } { { "rtl/core/if_wb.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_wb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_ex " "Found entity 1: if_ex" {  } { { "rtl/core/if_ex.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_ex.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_de.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_de " "Found entity 1: if_de" {  } { { "rtl/core/if_de.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_de.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/if_as.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/if_as.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_as " "Found entity 1: if_as" {  } { { "rtl/core/if_as.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/if_as.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_ctrl " "Found entity 1: flow_ctrl" {  } { { "rtl/core/flow_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/div.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "rtl/core/div.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/div.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "rtl/core/decode.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/decode.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/csr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/csr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_reg " "Found entity 1: csr_reg" {  } { { "rtl/core/csr_reg.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/csr_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/alu_res_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/alu_res_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_res_ctrl " "Found entity 1: alu_res_ctrl" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_core " "Found entity 1: alu_core" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soc_rst_n rooth_soc.v(136) " "Verilog HDL Implicit Net warning at rooth_soc.v(136): created implicit net for \"soc_rst_n\"" {  } { { "rtl/soc/rooth_soc.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_idle jtag_dm.v(325) " "Verilog HDL Implicit Net warning at jtag_dm.v(325): created implicit net for \"tx_idle\"" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_top jtag_top.v(46) " "Verilog HDL Parameter Declaration warning at jtag_top.v(46): Parameter Declaration in module \"jtag_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_top jtag_top.v(47) " "Verilog HDL Parameter Declaration warning at jtag_top.v(47): Parameter Declaration in module \"jtag_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_top.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(47) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(47): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(48) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(48): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(49) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(49): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(51) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(51): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(52) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(52): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(54) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(54): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(55) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(55): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(56) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(56): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(72) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(72): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(73) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(73): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(74) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(74): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(75) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(75): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815478 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(76) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(76): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(77) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(77): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(78) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(78): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(79) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(79): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(80) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(80): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(81) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(81): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(82) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(82): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(83) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(83): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(84) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(84): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(85) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(85): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815479 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(86) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(86): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(87) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(87): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(90) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(90): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(91) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(91): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(92) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(92): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_driver jtag_driver.v(93) " "Verilog HDL Parameter Declaration warning at jtag_driver.v(93): Parameter Declaration in module \"jtag_driver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(60) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(60): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(61) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(61): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "jtag_dm jtag_dm.v(62) " "Verilog HDL Parameter Declaration warning at jtag_dm.v(62): Parameter Declaration in module \"jtag_dm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 62 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682941815482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rooth_soc " "Elaborating entity \"rooth_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682941815697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll clk_pll:clk_pll_inst " "Elaborating entity \"clk_pll\" for hierarchy \"clk_pll:clk_pll_inst\"" {  } { { "rtl/soc/rooth_soc.v" "clk_pll_inst" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_pll:clk_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_pll:clk_pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_pll/clk_pll.v" "altpll_component" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_pll:clk_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_pll:clk_pll_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_pll:clk_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_pll:clk_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941815795 ""}  } { { "ip_core/clk_pll/clk_pll.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/clk_pll/clk_pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682941815795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll " "Found entity 1: clk_pll_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941815841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941815841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated " "Elaborating entity \"clk_pll_altpll\" for hierarchy \"clk_pll:clk_pll_inst\|altpll:altpll_component\|clk_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rooth rooth:u_rooth_0 " "Elaborating entity \"rooth\" for hierarchy \"rooth:u_rooth_0\"" {  } { { "rtl/soc/rooth_soc.v" "u_rooth_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_ctrl rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0 " "Elaborating entity \"flow_ctrl\" for hierarchy \"rooth:u_rooth_0\|flow_ctrl:u_flow_ctrl_0\"" {  } { { "rtl/core/rooth.v" "u_flow_ctrl_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg rooth:u_rooth_0\|pc_reg:u_pc_reg_0 " "Elaborating entity \"pc_reg\" for hierarchy \"rooth:u_rooth_0\|pc_reg:u_pc_reg_0\"" {  } { { "rtl/core/rooth.v" "u_pc_reg_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_de rooth:u_rooth_0\|if_de:u_if_de_0 " "Elaborating entity \"if_de\" for hierarchy \"rooth:u_rooth_0\|if_de:u_if_de_0\"" {  } { { "rtl/core/rooth.v" "u_if_de_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode rooth:u_rooth_0\|decode:u_decode_0 " "Elaborating entity \"decode\" for hierarchy \"rooth:u_rooth_0\|decode:u_decode_0\"" {  } { { "rtl/core/rooth.v" "u_decode_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815926 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode.v(175) " "Verilog HDL Case Statement warning at decode.v(175): incomplete case statement has no default case item" {  } { { "rtl/core/decode.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/decode.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682941815927 "|rooth_soc|rooth:u_rooth_0|decode:u_decode_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen rooth:u_rooth_0\|imm_gen:u_imm_gen_0 " "Elaborating entity \"imm_gen\" for hierarchy \"rooth:u_rooth_0\|imm_gen:u_imm_gen_0\"" {  } { { "rtl/core/rooth.v" "u_imm_gen_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_ex rooth:u_rooth_0\|if_ex:u_if_ex_0 " "Elaborating entity \"if_ex\" for hierarchy \"rooth:u_rooth_0\|if_ex:u_if_ex_0\"" {  } { { "rtl/core/rooth.v" "u_if_ex_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu rooth:u_rooth_0\|mux_alu:u_mux_alu_0 " "Elaborating entity \"mux_alu\" for hierarchy \"rooth:u_rooth_0\|mux_alu:u_mux_alu_0\"" {  } { { "rtl/core/rooth.v" "u_mux_alu_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_core rooth:u_rooth_0\|alu_core:u_alu_core_0 " "Elaborating entity \"alu_core\" for hierarchy \"rooth:u_rooth_0\|alu_core:u_alu_core_0\"" {  } { { "rtl/core/rooth.v" "u_alu_core_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941815973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(96) " "Verilog HDL assignment warning at alu_core.v(96): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941815975 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(97) " "Verilog HDL assignment warning at alu_core.v(97): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941815975 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(101) " "Verilog HDL assignment warning at alu_core.v(101): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941815975 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_core.v(102) " "Verilog HDL assignment warning at alu_core.v(102): truncated value with size 32 to match size of target (1)" {  } { { "rtl/core/alu_core.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941815975 "|rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div rooth:u_rooth_0\|div:u_div_0 " "Elaborating entity \"div\" for hierarchy \"rooth:u_rooth_0\|div:u_div_0\"" {  } { { "rtl/core/rooth.v" "u_div_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_remu div.v(59) " "Verilog HDL or VHDL warning at div.v(59): object \"op_remu\" assigned a value but never read" {  } { { "rtl/core/div.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/div.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816001 "|rooth_soc|rooth:u_rooth_0|div:u_div_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_as rooth:u_rooth_0\|if_as:u_if_as_0 " "Elaborating entity \"if_as\" for hierarchy \"rooth:u_rooth_0\|if_as:u_if_as_0\"" {  } { { "rtl/core/rooth.v" "u_if_as_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_res_ctrl rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0 " "Elaborating entity \"alu_res_ctrl\" for hierarchy \"rooth:u_rooth_0\|alu_res_ctrl:u_alu_res_ctrl_0\"" {  } { { "rtl/core/rooth.v" "u_alu_res_ctrl_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816088 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_res_ctrl.v(76) " "Verilog HDL Case Statement warning at alu_res_ctrl.v(76): incomplete case statement has no default case item" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682941816089 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_res_ctrl.v(108) " "Verilog HDL Case Statement warning at alu_res_ctrl.v(108): incomplete case statement has no default case item" {  } { { "rtl/core/alu_res_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_res_ctrl.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682941816090 "|rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_wb rooth:u_rooth_0\|if_wb:u_if_wb_0 " "Elaborating entity \"if_wb\" for hierarchy \"rooth:u_rooth_0\|if_wb:u_if_wb_0\"" {  } { { "rtl/core/rooth.v" "u_if_wb_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_clash_fb rooth:u_rooth_0\|reg_clash_fb:u_reg_clash_fb_0 " "Elaborating entity \"reg_clash_fb\" for hierarchy \"rooth:u_rooth_0\|reg_clash_fb:u_reg_clash_fb_0\"" {  } { { "rtl/core/rooth.v" "u_reg_clash_fb_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs_file rooth:u_rooth_0\|regs_file:u_regs_file_0 " "Elaborating entity \"regs_file\" for hierarchy \"rooth:u_rooth_0\|regs_file:u_regs_file_0\"" {  } { { "rtl/core/rooth.v" "u_regs_file_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_reg rooth:u_rooth_0\|csr_reg:u_csr_reg_0 " "Elaborating entity \"csr_reg\" for hierarchy \"rooth:u_rooth_0\|csr_reg:u_csr_reg_0\"" {  } { { "rtl/core/rooth.v" "u_csr_reg_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint rooth:u_rooth_0\|clint:u_clint_0 " "Elaborating entity \"clint\" for hierarchy \"rooth:u_rooth_0\|clint:u_clint_0\"" {  } { { "rtl/core/rooth.v" "u_clint_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/rooth.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816325 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "clint.v(108) " "Verilog HDL Case Statement warning at clint.v(108): can't check case statement for completeness because the case expression has too many possible states" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 108 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1682941816326 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(173) " "Verilog HDL assignment warning at clint.v(173): truncated value with size 32 to match size of target (12)" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(179) " "Verilog HDL assignment warning at clint.v(179): truncated value with size 32 to match size of target (12)" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(185) " "Verilog HDL assignment warning at clint.v(185): truncated value with size 32 to match size of target (12)" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(191) " "Verilog HDL assignment warning at clint.v(191): truncated value with size 32 to match size of target (12)" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(169) " "Verilog HDL Case Statement information at clint.v(169): all case item expressions in this case statement are onehot" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(209) " "Verilog HDL Case Statement information at clint.v(209): all case item expressions in this case statement are onehot" {  } { { "rtl/core/clint.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/core/clint.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682941816328 "|rooth_soc|rooth:u_rooth_0|clint:u_clint_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rib rib:u_rib_0 " "Elaborating entity \"rib\" for hierarchy \"rib:u_rib_0\"" {  } { { "rtl/soc/rooth_soc.v" "u_rib_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_boot_top sd_boot_top:u_sd_boot_top " "Elaborating entity \"sd_boot_top\" for hierarchy \"sd_boot_top:u_sd_boot_top\"" {  } { { "rtl/soc/rooth_soc.v" "u_sd_boot_top" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_boot_ctrl sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl " "Elaborating entity \"sd_boot_ctrl\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\"" {  } { { "rtl/sd_boot/sd_boot_top.v" "u_sd_boot_ctrl" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_a sd_boot_ctrl.v(55) " "Verilog HDL or VHDL warning at sd_boot_ctrl.v(55): object \"data_a\" assigned a value but never read" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren_a sd_boot_ctrl.v(57) " "Verilog HDL or VHDL warning at sd_boot_ctrl.v(57): object \"wren_a\" assigned a value but never read" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_en sd_boot_ctrl.v(72) " "Verilog HDL or VHDL warning at sd_boot_ctrl.v(72): object \"key_en\" assigned a value but never read" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sd_boot_ctrl.v(95) " "Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ena sd_boot_ctrl.v(95) " "Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable \"ena\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enb sd_boot_ctrl.v(95) " "Verilog HDL Always Construct warning at sd_boot_ctrl.v(95): inferring latch(es) for variable \"enb\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_sec_addr sd_boot_ctrl.v(22) " "Output port \"wr_sec_addr\" at sd_boot_ctrl.v(22) has no driver" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_data sd_boot_ctrl.v(23) " "Output port \"wr_data\" at sd_boot_ctrl.v(23) has no driver" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_start_en sd_boot_ctrl.v(21) " "Output port \"wr_start_en\" at sd_boot_ctrl.v(21) has no driver" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enb sd_boot_ctrl.v(101) " "Inferred latch for \"enb\" at sd_boot_ctrl.v(101)" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ena sd_boot_ctrl.v(101) " "Inferred latch for \"ena\" at sd_boot_ctrl.v(101)" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SD_IDLE sd_boot_ctrl.v(101) " "Inferred latch for \"next_state.SD_IDLE\" at sd_boot_ctrl.v(101)" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SD_RSD_WRAM sd_boot_ctrl.v(101) " "Inferred latch for \"next_state.SD_RSD_WRAM\" at sd_boot_ctrl.v(101)" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SD_INITIAL sd_boot_ctrl.v(101) " "Inferred latch for \"next_state.SD_INITIAL\" at sd_boot_ctrl.v(101)" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816423 "|rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0 " "Elaborating entity \"inst_mem\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\"" {  } { { "rtl/sd_boot/sd_boot_ctrl.v" "u_inst_mem_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/inst_mem/inst_mem.v" "altsyncram_component" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816504 ""}  } { { "ip_core/inst_mem/inst_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/inst_mem/inst_mem.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682941816504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgh2 " "Found entity 1: altsyncram_fgh2" {  } { { "db/altsyncram_fgh2.tdf" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_fgh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941816555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgh2 sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_fgh2:auto_generated " "Elaborating entity \"altsyncram_fgh2\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_boot_ctrl:u_sd_boot_ctrl\|inst_mem:u_inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_fgh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "rtl/sd_boot/sd_boot_top.v" "u_sd_ctrl_top" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "rtl/sd_boot/sd_ctrl_top.v" "u_sd_init" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "rtl/sd_boot/sd_ctrl_top.v" "u_sd_write" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"sd_boot_top:u_sd_boot_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "rtl/sd_boot/sd_ctrl_top.v" "u_sd_read" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem_0 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem_0\"" {  } { { "rtl/soc/rooth_soc.v" "data_mem_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:data_mem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:data_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_mem/data_mem.v" "altsyncram_component" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:data_mem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:data_mem_0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:data_mem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:data_mem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682941816616 ""}  } { { "ip_core/data_mem/data_mem.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/ip_core/data_mem/data_mem.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682941816616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhq1 " "Found entity 1: altsyncram_vhq1" {  } { { "db/altsyncram_vhq1.tdf" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/db/altsyncram_vhq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682941816665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941816665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhq1 data_mem:data_mem_0\|altsyncram:altsyncram_component\|altsyncram_vhq1:auto_generated " "Elaborating entity \"altsyncram_vhq1\" for hierarchy \"data_mem:data_mem_0\|altsyncram:altsyncram_component\|altsyncram_vhq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer_0\"" {  } { { "rtl/soc/rooth_soc.v" "timer_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart_0\"" {  } { { "rtl/soc/rooth_soc.v" "uart_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816700 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(183) " "Verilog HDL Case Statement information at uart.v(183): all case item expressions in this case statement are onehot" {  } { { "rtl/perips/uart.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682941816706 "|rooth_soc|uart:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio_0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio_0\"" {  } { { "rtl/soc/rooth_soc.v" "gpio_0" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:u_spi_O " "Elaborating entity \"spi\" for hierarchy \"spi:u_spi_O\"" {  } { { "rtl/soc/rooth_soc.v" "u_spi_O" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816748 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi.v(145) " "Verilog HDL or VHDL warning at the spi.v(145): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 145 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1682941816750 "|rooth_soc|spi:u_spi_O"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi.v(157) " "Verilog HDL or VHDL warning at the spi.v(157): index expression is not wide enough to address all of the elements in the array" {  } { { "rtl/perips/spi.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v" 157 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1682941816750 "|rooth_soc|spi:u_spi_O"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_top jtag_top:u_jtag_top " "Elaborating entity \"jtag_top\" for hierarchy \"jtag_top:u_jtag_top\"" {  } { { "rtl/soc/rooth_soc.v" "u_jtag_top" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_driver jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver " "Elaborating entity \"jtag_driver\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\"" {  } { { "rtl/jtag/jtag_top.v" "u_jtag_driver" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816772 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_driver.v(162) " "Verilog HDL Case Statement information at jtag_driver.v(162): all case item expressions in this case statement are onehot" {  } { { "rtl/jtag/jtag_driver.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682941816776 "|rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_handshake_tx jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx " "Elaborating entity \"full_handshake_tx\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_tx:tx\"" {  } { { "rtl/jtag/jtag_driver.v" "tx" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_handshake_rx jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_rx:rx " "Elaborating entity \"full_handshake_rx\" for hierarchy \"jtag_top:u_jtag_top\|jtag_driver:u_jtag_driver\|full_handshake_rx:rx\"" {  } { { "rtl/jtag/jtag_driver.v" "rx" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_driver.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_dm jtag_top:u_jtag_top\|jtag_dm:u_jtag_dm " "Elaborating entity \"jtag_dm\" for hierarchy \"jtag_top:u_jtag_top\|jtag_dm:u_jtag_dm\"" {  } { { "rtl/jtag/jtag_top.v" "u_jtag_dm" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941816783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sbdata0 jtag_dm.v(94) " "Verilog HDL or VHDL warning at jtag_dm.v(94): object \"sbdata0\" assigned a value but never read" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816791 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command jtag_dm.v(95) " "Verilog HDL or VHDL warning at jtag_dm.v(95): object \"command\" assigned a value but never read" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682941816791 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 jtag_dm.v(242) " "Verilog HDL assignment warning at jtag_dm.v(242): truncated value with size 16 to match size of target (5)" {  } { { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682941816791 "|rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682941826315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/sd_boot/sd_init.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v" 18 -1 0 } } { "rtl/sd_boot/sd_read.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_read.v" 18 -1 0 } } { "rtl/sd_boot/sd_init.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v" 19 -1 0 } } { "rtl/sd_boot/sd_read.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_read.v" 19 -1 0 } } { "rtl/jtag/full_handshake_tx.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/full_handshake_tx.v" 114 -1 0 } } { "rtl/jtag/jtag_dm.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/jtag/jtag_dm.v" 159 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682941826414 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682941826415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682941830916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682941836686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg " "Generated suppressed messages file D:/rooth/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941836925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682941837299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682941837299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_ctrl " "No output dependent on input pin \"key_ctrl\"" {  } { { "rtl/soc/rooth_soc.v" "" { Text "D:/rooth/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682941837796 "|rooth_soc|key_ctrl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682941837796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10005 " "Implemented 10005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682941837797 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682941837797 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682941837797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9921 " "Implemented 9921 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682941837797 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682941837797 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682941837797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682941837797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682941837829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 19:50:37 2023 " "Processing ended: Mon May 01 19:50:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682941837829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682941837829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682941837829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682941837829 ""}
