# compile vhdl design source files
vhdl work  \
"../../../../median_filter.srcs/sources_1/new/edge_detector.vhd" \
"../../../../median_filter.srcs/sim_1/new/edge_detector_tb.vhd" \

# Do not sort compile order
nosort
