$date
	Sun Oct 23 08:44:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#987430
b10000 &
b10000 %
1$
b10000 !
1"
#987431
0"
#987434
b1000 &
b1000 %
#987438
b100 &
b100 %
#987442
b10 &
b10 %
#987446
b1 &
1#
b1 %
#987450
b0 &
b0 %
0#
0$
#2001949
b100 !
1"
#2001950
b100 &
b100 %
1$
#2001951
0"
#2001954
b10 &
b10 %
#2001958
b1 &
1#
b1 %
#2001962
b0 &
b0 %
0#
0$
#3008141
b1101 !
1"
#3008142
b1101 &
b1101 %
1$
#3008143
0"
#3008146
b101000 &
b101000 %
#3008150
b10100 &
b10100 %
#3008154
b1010 &
b1010 %
#3008158
b101 &
b101 %
#3008162
b10000 &
b10000 %
#3008166
b1000 &
b1000 %
#3008170
b100 &
b100 %
#3008174
b10 &
b10 %
#3008178
b1 &
b1 %
1#
#3008182
b0 &
0#
b0 %
0$
#4500012
