
*** Running vivado
    with args -log top_calculator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_calculator_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_calculator_0_0.tcl -notrace
Command: synth_design -top top_calculator_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 297.586 ; gain = 87.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_calculator_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/synth/top_calculator_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'calculator' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/961e/src/calculator.v:13]
INFO: [Synth 8-638] synthesizing module 'calculator_complement_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/synth/calculator_complement_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'complement' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/ipshared/360c/src/complement.v:13]
INFO: [Synth 8-638] synthesizing module 'complement_full_adder_4_bit_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/synth/complement_full_adder_4_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/ipshared/a5f8/src/full_adder_4_bit.v:13]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/synth/full_adder_4_bit_full_adder_1_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/ipshared/49fc/src/full_adder_1_bit.v:13]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_inv_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_inv_0_0/synth/full_adder_1_bit_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (1#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_inv_0_0' (2#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_inv_0_0/synth/full_adder_1_bit_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_0_0/synth/full_adder_1_bit_xup_nand2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_nand2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_nand2' (3#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_0_0' (4#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_0_0/synth/full_adder_1_bit_xup_nand2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_1_0/synth/full_adder_1_bit_xup_nand2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_1_0' (5#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_1_0/synth/full_adder_1_bit_xup_nand2_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_nand2_2_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_2_0/synth/full_adder_1_bit_xup_nand2_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_nand2_2_0' (6#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_2_0/synth/full_adder_1_bit_xup_nand2_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_xnor2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xnor2_0_0/synth/full_adder_1_bit_xup_xnor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xnor2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xnor2' (7#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_xnor2_0_0' (8#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xnor2_0_0/synth/full_adder_1_bit_xup_xnor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_1_bit_xup_xor2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xor2_0_0/synth/full_adder_1_bit_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (9#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit_xup_xor2_0_0' (10#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xor2_0_0/synth/full_adder_1_bit_xup_xor2_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_1_bit' (11#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/ipshared/49fc/src/full_adder_1_bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_0' (12#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/synth/full_adder_4_bit_full_adder_1_bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_1' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_1/synth/full_adder_4_bit_full_adder_1_bit_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_1' (13#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_1/synth/full_adder_4_bit_full_adder_1_bit_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_2' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_2/synth/full_adder_4_bit_full_adder_1_bit_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_2' (14#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_2/synth/full_adder_4_bit_full_adder_1_bit_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_3' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_3/synth/full_adder_4_bit_full_adder_1_bit_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit_full_adder_1_bit_0_3' (15#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_3/synth/full_adder_4_bit_full_adder_1_bit_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4_bit' (16#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/ipshared/a5f8/src/full_adder_4_bit.v:13]
INFO: [Synth 8-256] done synthesizing module 'complement_full_adder_4_bit_0_0' (17#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_full_adder_4_bit_0_0/synth/complement_full_adder_4_bit_0_0.v:57]
WARNING: [Synth 8-350] instance 'full_adder_4_bit_0' of module 'complement_full_adder_4_bit_0_0' requires 14 connections, but only 13 given [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/ipshared/360c/src/complement.v:57]
INFO: [Synth 8-638] synthesizing module 'complement_xlconstant_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xlconstant_1_0/sim/complement_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (18#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'complement_xlconstant_1_0' (19#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xlconstant_1_0/sim/complement_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'complement_xup_xor2_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_0_0/synth/complement_xup_xor2_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'complement_xup_xor2_0_0' (20#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_0_0/synth/complement_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'complement_xup_xor2_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_1_0/synth/complement_xup_xor2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'complement_xup_xor2_1_0' (21#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_1_0/synth/complement_xup_xor2_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'complement_xup_xor2_2_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_2_0/synth/complement_xup_xor2_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'complement_xup_xor2_2_0' (22#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_2_0/synth/complement_xup_xor2_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'complement_xup_xor2_3_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_3_0/synth/complement_xup_xor2_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'complement_xup_xor2_3_0' (23#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/src/complement_xup_xor2_3_0/synth/complement_xup_xor2_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'complement' (24#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/ipshared/360c/src/complement.v:13]
INFO: [Synth 8-256] done synthesizing module 'calculator_complement_0_0' (25#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_0_0/synth/calculator_complement_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'calculator_complement_1_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_1_0/synth/calculator_complement_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'calculator_complement_1_0' (26#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_1_0/synth/calculator_complement_1_0.v:57]
WARNING: [Synth 8-350] instance 'complement_1' of module 'calculator_complement_1_0' requires 9 connections, but only 8 given [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/961e/src/calculator.v:78]
INFO: [Synth 8-638] synthesizing module 'calculator_complement_2_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_2_0/synth/calculator_complement_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'calculator_complement_2_0' (27#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_complement_2_0/synth/calculator_complement_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'calculator_full_adder_4_bit_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_full_adder_4_bit_0_0/synth/calculator_full_adder_4_bit_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'calculator_full_adder_4_bit_0_0' (28#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_full_adder_4_bit_0_0/synth/calculator_full_adder_4_bit_0_0.v:57]
WARNING: [Synth 8-350] instance 'full_adder_4_bit_0' of module 'calculator_full_adder_4_bit_0_0' requires 14 connections, but only 13 given [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/961e/src/calculator.v:97]
INFO: [Synth 8-638] synthesizing module 'calculator_xlconstant_0_0' [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_xlconstant_0_0/sim/calculator_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'calculator_xlconstant_0_0' (29#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_xlconstant_0_0/sim/calculator_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'calculator' (30#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ipshared/961e/src/calculator.v:13]
INFO: [Synth 8-256] done synthesizing module 'top_calculator_0_0' (31#1) [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/synth/top_calculator_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 334.840 ; gain = 125.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 334.840 ; gain = 125.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/peter/adder/adder.runs/top_calculator_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/peter/adder/adder.runs/top_calculator_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 622.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/xup_xor2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_0/inst/xup_xor2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/xup_xor2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_1/inst/xup_xor2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/xup_xor2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/complement_2/inst/xup_xor2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_0/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_1/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_2/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_nand2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xnor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/full_adder_4_bit_0/inst/full_adder_1_bit_3/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xnor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    16|
|2     |LUT2 |    92|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------------------------------+------+
|      |Instance                       |Module                                           |Cells |
+------+-------------------------------+-------------------------------------------------+------+
|1     |top                            |                                                 |   108|
|2     |  inst                         |calculator                                       |   108|
|3     |    complement_0               |calculator_complement_0_0                        |    28|
|4     |      inst                     |complement__xdcDup__1                            |    28|
|5     |        full_adder_4_bit_0     |complement_full_adder_4_bit_0_0__xdcDup__1       |    24|
|6     |          inst                 |full_adder_4_bit__xdcDup__1                      |    24|
|7     |            full_adder_1_bit_0 |full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1 |     6|
|8     |              inst             |full_adder_1_bit__xdcDup__1                      |     6|
|9     |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__16                 |     1|
|10    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__16               |     1|
|11    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__16               |     1|
|12    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__16               |     1|
|13    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__16               |     1|
|14    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__16                |     1|
|15    |            full_adder_1_bit_1 |full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1 |     6|
|16    |              inst             |full_adder_1_bit__xdcDup__2                      |     6|
|17    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__17                 |     1|
|18    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__17               |     1|
|19    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__17               |     1|
|20    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__17               |     1|
|21    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__17               |     1|
|22    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__17                |     1|
|23    |            full_adder_1_bit_2 |full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1 |     6|
|24    |              inst             |full_adder_1_bit__xdcDup__3                      |     6|
|25    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__18                 |     1|
|26    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__18               |     1|
|27    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__18               |     1|
|28    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__18               |     1|
|29    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__18               |     1|
|30    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__18                |     1|
|31    |            full_adder_1_bit_3 |full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1 |     6|
|32    |              inst             |full_adder_1_bit__xdcDup__4                      |     6|
|33    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__19                 |     1|
|34    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__19               |     1|
|35    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__19               |     1|
|36    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__19               |     1|
|37    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__19               |     1|
|38    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__19                |     1|
|39    |        xlconstant_1           |complement_xlconstant_1_0__3                     |     0|
|40    |        xup_xor2_0             |complement_xup_xor2_0_0__3                       |     1|
|41    |        xup_xor2_1             |complement_xup_xor2_1_0__3                       |     1|
|42    |        xup_xor2_2             |complement_xup_xor2_2_0__3                       |     1|
|43    |        xup_xor2_3             |complement_xup_xor2_3_0__3                       |     1|
|44    |    complement_1               |calculator_complement_1_0                        |    28|
|45    |      inst                     |complement__xdcDup__2                            |    28|
|46    |        full_adder_4_bit_0     |complement_full_adder_4_bit_0_0__xdcDup__2       |    24|
|47    |          inst                 |full_adder_4_bit__xdcDup__2                      |    24|
|48    |            full_adder_1_bit_0 |full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2 |     6|
|49    |              inst             |full_adder_1_bit__xdcDup__5                      |     6|
|50    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__20                 |     1|
|51    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__20               |     1|
|52    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__20               |     1|
|53    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__20               |     1|
|54    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__20               |     1|
|55    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__20                |     1|
|56    |            full_adder_1_bit_1 |full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2 |     6|
|57    |              inst             |full_adder_1_bit__xdcDup__6                      |     6|
|58    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__21                 |     1|
|59    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__21               |     1|
|60    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__21               |     1|
|61    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__21               |     1|
|62    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__21               |     1|
|63    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__21                |     1|
|64    |            full_adder_1_bit_2 |full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2 |     6|
|65    |              inst             |full_adder_1_bit__xdcDup__7                      |     6|
|66    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__22                 |     1|
|67    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__22               |     1|
|68    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__22               |     1|
|69    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__22               |     1|
|70    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__22               |     1|
|71    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__22                |     1|
|72    |            full_adder_1_bit_3 |full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__2 |     6|
|73    |              inst             |full_adder_1_bit__xdcDup__8                      |     6|
|74    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__23                 |     1|
|75    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__23               |     1|
|76    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__23               |     1|
|77    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__23               |     1|
|78    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__23               |     1|
|79    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__23                |     1|
|80    |        xlconstant_1           |complement_xlconstant_1_0__4                     |     0|
|81    |        xup_xor2_0             |complement_xup_xor2_0_0__4                       |     1|
|82    |        xup_xor2_1             |complement_xup_xor2_1_0__4                       |     1|
|83    |        xup_xor2_2             |complement_xup_xor2_2_0__4                       |     1|
|84    |        xup_xor2_3             |complement_xup_xor2_3_0__4                       |     1|
|85    |    complement_2               |calculator_complement_2_0                        |    28|
|86    |      inst                     |complement                                       |    28|
|87    |        full_adder_4_bit_0     |complement_full_adder_4_bit_0_0                  |    24|
|88    |          inst                 |full_adder_4_bit__xdcDup__3                      |    24|
|89    |            full_adder_1_bit_0 |full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3 |     6|
|90    |              inst             |full_adder_1_bit__xdcDup__9                      |     6|
|91    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__24                 |     1|
|92    |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__24               |     1|
|93    |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__24               |     1|
|94    |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__24               |     1|
|95    |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__24               |     1|
|96    |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__24                |     1|
|97    |            full_adder_1_bit_1 |full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3 |     6|
|98    |              inst             |full_adder_1_bit__xdcDup__10                     |     6|
|99    |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__25                 |     1|
|100   |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__25               |     1|
|101   |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__25               |     1|
|102   |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__25               |     1|
|103   |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__25               |     1|
|104   |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__25                |     1|
|105   |            full_adder_1_bit_2 |full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3 |     6|
|106   |              inst             |full_adder_1_bit__xdcDup__11                     |     6|
|107   |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__26                 |     1|
|108   |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__26               |     1|
|109   |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__26               |     1|
|110   |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__26               |     1|
|111   |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__26               |     1|
|112   |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__26                |     1|
|113   |            full_adder_1_bit_3 |full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3 |     6|
|114   |              inst             |full_adder_1_bit__xdcDup__12                     |     6|
|115   |                xup_inv_0      |full_adder_1_bit_xup_inv_0_0__27                 |     1|
|116   |                xup_nand2_0    |full_adder_1_bit_xup_nand2_0_0__27               |     1|
|117   |                xup_nand2_1    |full_adder_1_bit_xup_nand2_1_0__27               |     1|
|118   |                xup_nand2_2    |full_adder_1_bit_xup_nand2_2_0__27               |     1|
|119   |                xup_xnor2_0    |full_adder_1_bit_xup_xnor2_0_0__27               |     1|
|120   |                xup_xor2_0     |full_adder_1_bit_xup_xor2_0_0__27                |     1|
|121   |        xlconstant_1           |complement_xlconstant_1_0                        |     0|
|122   |        xup_xor2_0             |complement_xup_xor2_0_0                          |     1|
|123   |        xup_xor2_1             |complement_xup_xor2_1_0                          |     1|
|124   |        xup_xor2_2             |complement_xup_xor2_2_0                          |     1|
|125   |        xup_xor2_3             |complement_xup_xor2_3_0                          |     1|
|126   |    full_adder_4_bit_0         |calculator_full_adder_4_bit_0_0                  |    24|
|127   |      inst                     |full_adder_4_bit                                 |    24|
|128   |        full_adder_1_bit_0     |full_adder_4_bit_full_adder_1_bit_0_0            |     6|
|129   |          inst                 |full_adder_1_bit__xdcDup__13                     |     6|
|130   |            xup_inv_0          |full_adder_1_bit_xup_inv_0_0__28                 |     1|
|131   |            xup_nand2_0        |full_adder_1_bit_xup_nand2_0_0__28               |     1|
|132   |            xup_nand2_1        |full_adder_1_bit_xup_nand2_1_0__28               |     1|
|133   |            xup_nand2_2        |full_adder_1_bit_xup_nand2_2_0__28               |     1|
|134   |            xup_xnor2_0        |full_adder_1_bit_xup_xnor2_0_0__28               |     1|
|135   |            xup_xor2_0         |full_adder_1_bit_xup_xor2_0_0__28                |     1|
|136   |        full_adder_1_bit_1     |full_adder_4_bit_full_adder_1_bit_0_1            |     6|
|137   |          inst                 |full_adder_1_bit__xdcDup__14                     |     6|
|138   |            xup_inv_0          |full_adder_1_bit_xup_inv_0_0__29                 |     1|
|139   |            xup_nand2_0        |full_adder_1_bit_xup_nand2_0_0__29               |     1|
|140   |            xup_nand2_1        |full_adder_1_bit_xup_nand2_1_0__29               |     1|
|141   |            xup_nand2_2        |full_adder_1_bit_xup_nand2_2_0__29               |     1|
|142   |            xup_xnor2_0        |full_adder_1_bit_xup_xnor2_0_0__29               |     1|
|143   |            xup_xor2_0         |full_adder_1_bit_xup_xor2_0_0__29                |     1|
|144   |        full_adder_1_bit_2     |full_adder_4_bit_full_adder_1_bit_0_2            |     6|
|145   |          inst                 |full_adder_1_bit__xdcDup__15                     |     6|
|146   |            xup_inv_0          |full_adder_1_bit_xup_inv_0_0__30                 |     1|
|147   |            xup_nand2_0        |full_adder_1_bit_xup_nand2_0_0__30               |     1|
|148   |            xup_nand2_1        |full_adder_1_bit_xup_nand2_1_0__30               |     1|
|149   |            xup_nand2_2        |full_adder_1_bit_xup_nand2_2_0__30               |     1|
|150   |            xup_xnor2_0        |full_adder_1_bit_xup_xnor2_0_0__30               |     1|
|151   |            xup_xor2_0         |full_adder_1_bit_xup_xor2_0_0__30                |     1|
|152   |        full_adder_1_bit_3     |full_adder_4_bit_full_adder_1_bit_0_3            |     6|
|153   |          inst                 |full_adder_1_bit                                 |     6|
|154   |            xup_inv_0          |full_adder_1_bit_xup_inv_0_0                     |     1|
|155   |            xup_nand2_0        |full_adder_1_bit_xup_nand2_0_0                   |     1|
|156   |            xup_nand2_1        |full_adder_1_bit_xup_nand2_1_0                   |     1|
|157   |            xup_nand2_2        |full_adder_1_bit_xup_nand2_2_0                   |     1|
|158   |            xup_xnor2_0        |full_adder_1_bit_xup_xnor2_0_0                   |     1|
|159   |            xup_xor2_0         |full_adder_1_bit_xup_xor2_0_0                    |     1|
|160   |    xlconstant_0               |calculator_xlconstant_0_0                        |     0|
+------+-------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 622.676 ; gain = 412.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 622.676 ; gain = 117.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 622.676 ; gain = 412.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/src/calculator_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 622.676 ; gain = 407.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/top_calculator_0_0_synth_1/top_calculator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/peter/adder/adder.srcs/sources_1/bd/top/ip/top_calculator_0_0_1/top_calculator_0_0.xci
INFO: [Coretcl 2-1174] Renamed 159 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/adder/adder.runs/top_calculator_0_0_synth_1/top_calculator_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 622.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 19:33:13 2016...
