Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec  2 14:52:36 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_MIPS_control_sets_placed.rpt
| Design       : top_MIPS
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              41 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                            |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | DIV/u6/eo_10M              | reset_IBUF                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                            | reset_IBUF                   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                            | DIV/u0/Q[3]_i_1__4_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                            | U5/Seg_U4/u0/Q[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u2/Q_reg[3]_0[0] | U5/Seg_U4/u3/Q[3]_i_1__2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u3/Q_reg[1]_0[0] | U5/Seg_U4/u4/Q[3]_i_1__3_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u4/Q_reg[1]_0[0]       | DIV/u5/Q[3]_i_1__9_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u0/Q_reg[1]_0          | DIV/u1/Q[3]_i_1__5_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u5/Q_reg[1]_0[0]       | DIV/u6/Q[3]_i_1__10_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u1/E[0]                | DIV/u2/Q[3]_i_1__6_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u3/Q_reg[1]_0[0]       | DIV/u4/Q[3]_i_1__8_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | DIV/u2/Q_reg[3]_0[0]       | DIV/u3/Q[3]_i_1__7_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u0/Q_reg[1]_0    | U5/Seg_U4/u1/Q[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U5/Seg_U4/u1/E[0]          | U5/Seg_U4/u2/Q[3]_i_1__1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U0/U0/PCWrite              | reset_IBUF                   |                8 |             32 |         4.00 |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+


