
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: open_checkpoint /tmp/marti/sha256/top.runs/impl_1/top_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1161.441 ; gain = 0.000 ; free physical = 3393 ; free virtual = 7353
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/marti/sha256/top.runs/impl_1/.Xil/Vivado-14825-marti-UX330UAK/dcp1/top_wrapper_board.xdc]
Finished Parsing XDC File [/tmp/marti/sha256/top.runs/impl_1/.Xil/Vivado-14825-marti-UX330UAK/dcp1/top_wrapper_board.xdc]
Parsing XDC File [/tmp/marti/sha256/top.runs/impl_1/.Xil/Vivado-14825-marti-UX330UAK/dcp1/top_wrapper_early.xdc]
Finished Parsing XDC File [/tmp/marti/sha256/top.runs/impl_1/.Xil/Vivado-14825-marti-UX330UAK/dcp1/top_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1426.117 ; gain = 0.000 ; free physical = 3102 ; free virtual = 7065
Restored from archive | CPU: 0.090000 secs | Memory: 0.014923 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1426.117 ; gain = 0.000 ; free physical = 3102 ; free virtual = 7065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4.1 (64-bit) build 2117270
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1426.117 ; gain = 264.676 ; free physical = 3105 ; free virtual = 7065
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.133 ; gain = 45.016 ; free physical = 3101 ; free virtual = 7061
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11c91a780

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ba6a696a

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ed0cadc5

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 248 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ed0cadc5

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ed0cadc5

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6692
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691
Ending Logic Optimization Task | Checksum: 13d5a9b9b

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1921.625 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6691

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f4d89977

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1945.637 ; gain = 0.000 ; free physical = 2730 ; free virtual = 6691
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.637 ; gain = 519.520 ; free physical = 2730 ; free virtual = 6691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1969.648 ; gain = 0.000 ; free physical = 2725 ; free virtual = 6688
INFO: [Common 17-1381] The checkpoint '/tmp/marti/sha256/top.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/marti/sha256/sha256_ctrl_axi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/marti/sha256/top.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.652 ; gain = 0.000 ; free physical = 2712 ; free virtual = 6674
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1812af2f3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1977.652 ; gain = 0.000 ; free physical = 2712 ; free virtual = 6674
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.652 ; gain = 0.000 ; free physical = 2712 ; free virtual = 6675

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ace220c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1977.652 ; gain = 0.000 ; free physical = 2707 ; free virtual = 6670

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a8e0258c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.664 ; gain = 3.012 ; free physical = 2697 ; free virtual = 6661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a8e0258c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.664 ; gain = 3.012 ; free physical = 2697 ; free virtual = 6661
Phase 1 Placer Initialization | Checksum: 1a8e0258c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1980.664 ; gain = 3.012 ; free physical = 2697 ; free virtual = 6661

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21775354b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2690 ; free virtual = 6655

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21775354b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2690 ; free virtual = 6655

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104ebfe75

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3fe49f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10aa119f9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 120b0e079

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2688 ; free virtual = 6653

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1958fc2a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1958fc2a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654
Phase 3 Detail Placement | Checksum: 1958fc2a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6654

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18065cdd4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18065cdd4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2688 ; free virtual = 6653
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12ecc3212

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2688 ; free virtual = 6653
Phase 4.1 Post Commit Optimization | Checksum: 12ecc3212

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2688 ; free virtual = 6653

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12ecc3212

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6655

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12ecc3212

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6655

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1978c4120

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6655
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1978c4120

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2689 ; free virtual = 6655
Ending Placer Task | Checksum: 138c266c7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2692 ; free virtual = 6658
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2012.680 ; gain = 35.027 ; free physical = 2692 ; free virtual = 6658
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2012.680 ; gain = 0.000 ; free physical = 2685 ; free virtual = 6655
INFO: [Common 17-1381] The checkpoint '/tmp/marti/sha256/top.runs/impl_1/top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2012.680 ; gain = 0.000 ; free physical = 2678 ; free virtual = 6645
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2012.680 ; gain = 0.000 ; free physical = 2687 ; free virtual = 6654
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2012.680 ; gain = 0.000 ; free physical = 2687 ; free virtual = 6655
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9b3fd893 ConstDB: 0 ShapeSum: 9d828e34 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13e1fb998

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.668 ; gain = 53.988 ; free physical = 2607 ; free virtual = 6575
Post Restoration Checksum: NetGraph: 892c9687 NumContArr: b4f32311 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e1fb998

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.668 ; gain = 53.988 ; free physical = 2607 ; free virtual = 6575

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13e1fb998

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.668 ; gain = 53.988 ; free physical = 2592 ; free virtual = 6560

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13e1fb998

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2066.668 ; gain = 53.988 ; free physical = 2592 ; free virtual = 6560
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 113ce7956

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2584 ; free virtual = 6552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.187  | TNS=0.000  | WHS=-0.195 | THS=-24.834|

Phase 2 Router Initialization | Checksum: 10b5dab4a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6552

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132fe53d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2585 ; free virtual = 6553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 465
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 239758441

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
Phase 4 Rip-up And Reroute | Checksum: 239758441

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1abdeb7a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.140  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1abdeb7a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1abdeb7a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
Phase 5 Delay and Skew Optimization | Checksum: 1abdeb7a1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 202b68344

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.140  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29330dc7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
Phase 6 Post Hold Fix | Checksum: 29330dc7a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.72128 %
  Global Horizontal Routing Utilization  = 2.12983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21d5e0350

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21d5e0350

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2582 ; free virtual = 6551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14f55abe7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.140  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14f55abe7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2583 ; free virtual = 6551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2600 ; free virtual = 6568

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2070.668 ; gain = 57.988 ; free physical = 2600 ; free virtual = 6568
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2070.668 ; gain = 0.000 ; free physical = 2592 ; free virtual = 6566
INFO: [Common 17-1381] The checkpoint '/tmp/marti/sha256/top.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/marti/sha256/top.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/marti/sha256/top.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force top_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
Writing bitstream ./top_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/tmp/marti/sha256/top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jun  9 09:30:06 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2438.418 ; gain = 291.441 ; free physical = 2539 ; free virtual = 6523
INFO: [Common 17-206] Exiting Vivado at Sat Jun  9 09:30:06 2018...
