===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.9014 seconds

  ----Wall Time----  ----Name----
    4.1832 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4782 ( 10.3%)    Parse modules
    0.6749 (  2.0%)    Verify circuit
   17.8885 ( 52.8%)  'firrtl.circuit' Pipeline
    1.3927 (  4.1%)    'firrtl.module' Pipeline
    1.2969 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0957 (  0.3%)      LowerCHIRRTLPass
    0.1023 (  0.3%)    InferWidths
    0.8356 (  2.5%)    InferResets
    0.0428 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0835 (  0.2%)    WireDFT
    0.0909 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8027 (  2.4%)    LowerFIRRTLTypes
    7.3098 ( 21.6%)    'firrtl.module' Pipeline
    0.8582 (  2.5%)      ExpandWhens
    0.0183 (  0.1%)      RemoveInvalid
    6.0274 ( 17.8%)      Canonicalizer
    0.4058 (  1.2%)      InferReadWrite
    0.5310 (  1.6%)    Inliner
    1.0391 (  3.1%)    IMConstProp
    0.0562 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0549 (  0.2%)    BlackBoxReader
    0.0549 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6604 ( 13.7%)    'firrtl.module' Pipeline
    4.6604 ( 13.7%)      Canonicalizer
    0.4363 (  1.3%)    RemoveUnusedPorts
    0.0579 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4174 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6025 ( 10.6%)  LowerFIRRTLToHW
    0.0568 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7304 ( 11.0%)  'hw.module' Pipeline
    0.8274 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3458 (  6.9%)    Canonicalizer
    0.5572 (  1.6%)    HWCleanup
    0.7892 (  2.3%)  'hw.module' Pipeline
    0.0867 (  0.3%)    HWLegalizeModules
    0.7025 (  2.1%)    PrettifyVerilog
    3.5091 ( 10.4%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   33.9014 (100.0%)  Total

{
  totalTime: 33.926,
  maxMemory: 699879424
}
