<!--
/*************************************************************************
*
* Copyright © Microsoft Corporation. All rights reserved.
* Copyright © Broadcom Inc. All rights reserved.
* Licensed under the MIT License.
*
*************************************************************************/


!-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html lang="en">
<head>
  <meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
  <meta name="generator" content="Adobe GoLive 5">
  <title>CR_KME</title>
</head>

<body>

<p>Generated on Wed Apr 10 06:14:26 2019</p>
<H1><a ID="Regs_Registers">CR_KME Regs Registers</a></H1>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="10%">Offset<br>(byte space)</th><th align="center" width="8%">Flags</th><th align="center" width="22%">Register Name </th><th align="center" width="60%">Description</th></tr>
  <tr><td align="center">0x0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_blkid_revid_config" >CR_KME_blkid_revid_config</A></td><td>&nbsp;Block ID and Revision ID read only register<br></td></tr>
  <tr><td align="center">0x4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_revision_config" >CR_KME_revision_config</A></td><td>&nbsp;Revision read only register<br></td></tr>
  <tr><td align="center">0x8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_spare_config" >CR_KME_spare_config</A></td><td>&nbsp;Spare configuration register<br></td></tr>
  <tr><td align="center">0xc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_capability" >CR_KME_cceip0_out_ia_capability</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x10</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_status" >CR_KME_cceip0_out_ia_status</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x14</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_wdata_part0" >CR_KME_cceip0_out_ia_wdata_part0</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x18</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_wdata_part1" >CR_KME_cceip0_out_ia_wdata_part1</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x1c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_wdata_part2" >CR_KME_cceip0_out_ia_wdata_part2</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x20</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_config" >CR_KME_cceip0_out_ia_config</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x24</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_rdata_part0" >CR_KME_cceip0_out_ia_rdata_part0</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x28</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_rdata_part1" >CR_KME_cceip0_out_ia_rdata_part1</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x2c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_ia_rdata_part2" >CR_KME_cceip0_out_ia_rdata_part2</A></td><td>&nbsp;CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x30</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_im_config" >CR_KME_cceip0_out_im_config</A></td><td>&nbsp;CCEIP0_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x34</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_im_status" >CR_KME_cceip0_out_im_status</A></td><td>&nbsp;CCEIP0_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x38</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cceip0_out_im_read_done" >CR_KME_cceip0_out_im_read_done</A></td><td>&nbsp;CCEIP0_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x3c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_capability" >CR_KME_cceip1_out_ia_capability</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x40</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_status" >CR_KME_cceip1_out_ia_status</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x44</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_wdata_part0" >CR_KME_cceip1_out_ia_wdata_part0</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x48</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_wdata_part1" >CR_KME_cceip1_out_ia_wdata_part1</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x4c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_wdata_part2" >CR_KME_cceip1_out_ia_wdata_part2</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x50</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_config" >CR_KME_cceip1_out_ia_config</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x54</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_rdata_part0" >CR_KME_cceip1_out_ia_rdata_part0</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x58</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_rdata_part1" >CR_KME_cceip1_out_ia_rdata_part1</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x5c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_ia_rdata_part2" >CR_KME_cceip1_out_ia_rdata_part2</A></td><td>&nbsp;CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x60</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_im_config" >CR_KME_cceip1_out_im_config</A></td><td>&nbsp;CCEIP1_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x64</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_im_status" >CR_KME_cceip1_out_im_status</A></td><td>&nbsp;CCEIP1_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x68</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cceip1_out_im_read_done" >CR_KME_cceip1_out_im_read_done</A></td><td>&nbsp;CCEIP1_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x6c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_capability" >CR_KME_cceip2_out_ia_capability</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x70</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_status" >CR_KME_cceip2_out_ia_status</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x74</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_wdata_part0" >CR_KME_cceip2_out_ia_wdata_part0</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x78</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_wdata_part1" >CR_KME_cceip2_out_ia_wdata_part1</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x7c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_wdata_part2" >CR_KME_cceip2_out_ia_wdata_part2</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x80</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_config" >CR_KME_cceip2_out_ia_config</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x84</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_rdata_part0" >CR_KME_cceip2_out_ia_rdata_part0</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x88</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_rdata_part1" >CR_KME_cceip2_out_ia_rdata_part1</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x8c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_ia_rdata_part2" >CR_KME_cceip2_out_ia_rdata_part2</A></td><td>&nbsp;CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x90</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_im_config" >CR_KME_cceip2_out_im_config</A></td><td>&nbsp;CCEIP2_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x94</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_im_status" >CR_KME_cceip2_out_im_status</A></td><td>&nbsp;CCEIP2_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x98</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cceip2_out_im_read_done" >CR_KME_cceip2_out_im_read_done</A></td><td>&nbsp;CCEIP2_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x9c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_capability" >CR_KME_cceip3_out_ia_capability</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0xa0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_status" >CR_KME_cceip3_out_ia_status</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0xa4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_wdata_part0" >CR_KME_cceip3_out_ia_wdata_part0</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0xa8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_wdata_part1" >CR_KME_cceip3_out_ia_wdata_part1</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0xac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_wdata_part2" >CR_KME_cceip3_out_ia_wdata_part2</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0xb0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_config" >CR_KME_cceip3_out_ia_config</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0xb4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_rdata_part0" >CR_KME_cceip3_out_ia_rdata_part0</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0xb8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_rdata_part1" >CR_KME_cceip3_out_ia_rdata_part1</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0xbc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_ia_rdata_part2" >CR_KME_cceip3_out_ia_rdata_part2</A></td><td>&nbsp;CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0xc0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_im_config" >CR_KME_cceip3_out_im_config</A></td><td>&nbsp;CCEIP3_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0xc4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_im_status" >CR_KME_cceip3_out_im_status</A></td><td>&nbsp;CCEIP3_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0xc8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cceip3_out_im_read_done" >CR_KME_cceip3_out_im_read_done</A></td><td>&nbsp;CCEIP3_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0xcc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_capability" >CR_KME_cddip0_out_ia_capability</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0xd0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_status" >CR_KME_cddip0_out_ia_status</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0xd4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_wdata_part0" >CR_KME_cddip0_out_ia_wdata_part0</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0xd8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_wdata_part1" >CR_KME_cddip0_out_ia_wdata_part1</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0xdc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_wdata_part2" >CR_KME_cddip0_out_ia_wdata_part2</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0xe0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_config" >CR_KME_cddip0_out_ia_config</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0xe4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_rdata_part0" >CR_KME_cddip0_out_ia_rdata_part0</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0xe8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_rdata_part1" >CR_KME_cddip0_out_ia_rdata_part1</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0xec</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_ia_rdata_part2" >CR_KME_cddip0_out_ia_rdata_part2</A></td><td>&nbsp;CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0xf0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_im_config" >CR_KME_cddip0_out_im_config</A></td><td>&nbsp;CDDIP0_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0xf4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_im_status" >CR_KME_cddip0_out_im_status</A></td><td>&nbsp;CDDIP0_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0xf8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cddip0_out_im_read_done" >CR_KME_cddip0_out_im_read_done</A></td><td>&nbsp;CDDIP0_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0xfc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_capability" >CR_KME_cddip1_out_ia_capability</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x100</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_status" >CR_KME_cddip1_out_ia_status</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x104</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_wdata_part0" >CR_KME_cddip1_out_ia_wdata_part0</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x108</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_wdata_part1" >CR_KME_cddip1_out_ia_wdata_part1</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x10c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_wdata_part2" >CR_KME_cddip1_out_ia_wdata_part2</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x110</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_config" >CR_KME_cddip1_out_ia_config</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x114</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_rdata_part0" >CR_KME_cddip1_out_ia_rdata_part0</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x118</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_rdata_part1" >CR_KME_cddip1_out_ia_rdata_part1</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x11c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_ia_rdata_part2" >CR_KME_cddip1_out_ia_rdata_part2</A></td><td>&nbsp;CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x120</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_im_config" >CR_KME_cddip1_out_im_config</A></td><td>&nbsp;CDDIP1_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x124</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_im_status" >CR_KME_cddip1_out_im_status</A></td><td>&nbsp;CDDIP1_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x128</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cddip1_out_im_read_done" >CR_KME_cddip1_out_im_read_done</A></td><td>&nbsp;CDDIP1_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x12c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_capability" >CR_KME_cddip2_out_ia_capability</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x130</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_status" >CR_KME_cddip2_out_ia_status</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x134</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_wdata_part0" >CR_KME_cddip2_out_ia_wdata_part0</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x138</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_wdata_part1" >CR_KME_cddip2_out_ia_wdata_part1</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x13c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_wdata_part2" >CR_KME_cddip2_out_ia_wdata_part2</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x140</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_config" >CR_KME_cddip2_out_ia_config</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x144</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_rdata_part0" >CR_KME_cddip2_out_ia_rdata_part0</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x148</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_rdata_part1" >CR_KME_cddip2_out_ia_rdata_part1</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x14c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_ia_rdata_part2" >CR_KME_cddip2_out_ia_rdata_part2</A></td><td>&nbsp;CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x150</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_im_config" >CR_KME_cddip2_out_im_config</A></td><td>&nbsp;CDDIP2_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x154</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_im_status" >CR_KME_cddip2_out_im_status</A></td><td>&nbsp;CDDIP2_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x158</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cddip2_out_im_read_done" >CR_KME_cddip2_out_im_read_done</A></td><td>&nbsp;CDDIP2_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x15c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_capability" >CR_KME_cddip3_out_ia_capability</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x160</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_status" >CR_KME_cddip3_out_ia_status</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x164</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_wdata_part0" >CR_KME_cddip3_out_ia_wdata_part0</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x168</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_wdata_part1" >CR_KME_cddip3_out_ia_wdata_part1</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x16c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_wdata_part2" >CR_KME_cddip3_out_ia_wdata_part2</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x170</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_config" >CR_KME_cddip3_out_ia_config</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x174</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_rdata_part0" >CR_KME_cddip3_out_ia_rdata_part0</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part0_t)<br></td></tr>
  <tr><td align="center">0x178</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_rdata_part1" >CR_KME_cddip3_out_ia_rdata_part1</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part1_t)<br></td></tr>
  <tr><td align="center">0x17c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_ia_rdata_part2" >CR_KME_cddip3_out_ia_rdata_part2</A></td><td>&nbsp;CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part2_t)<br></td></tr>
  <tr><td align="center">0x180</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_im_config" >CR_KME_cddip3_out_im_config</A></td><td>&nbsp;CDDIP3_OUT Interface Monitor Configuration Register<br></td></tr>
  <tr><td align="center">0x184</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_im_status" >CR_KME_cddip3_out_im_status</A></td><td>&nbsp;CDDIP3_OUT Interface Monitor Status Register<br></td></tr>
  <tr><td align="center">0x188</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_cddip3_out_im_read_done" >CR_KME_cddip3_out_im_read_done</A></td><td>&nbsp;CDDIP3_OUT Interface Monitor Read Done<br></td></tr>
  <tr><td align="center">0x18c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_capability" >CR_KME_ckv_ia_capability</A></td><td>&nbsp;CKV Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x190</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_status" >CR_KME_ckv_ia_status</A></td><td>&nbsp;CKV Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x194</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_wdata_part0" >CR_KME_ckv_ia_wdata_part0</A></td><td>&nbsp;CKV Indirect Access Write Data Register (CKV_Part0_t)<br></td></tr>
  <tr><td align="center">0x198</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_wdata_part1" >CR_KME_ckv_ia_wdata_part1</A></td><td>&nbsp;CKV Indirect Access Write Data Register (CKV_Part1_t)<br></td></tr>
  <tr><td align="center">0x19c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_config" >CR_KME_ckv_ia_config</A></td><td>&nbsp;CKV Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x1a0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_rdata_part0" >CR_KME_ckv_ia_rdata_part0</A></td><td>&nbsp;CKV Indirect Access Read Data Register (CKV_Part0_t)<br></td></tr>
  <tr><td align="center">0x1a4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_ckv_ia_rdata_part1" >CR_KME_ckv_ia_rdata_part1</A></td><td>&nbsp;CKV Indirect Access Read Data Register (CKV_Part1_t)<br></td></tr>
  <tr><td align="center">0x1a8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_capability" >CR_KME_kim_ia_capability</A></td><td>&nbsp;KIM Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x1ac</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_status" >CR_KME_kim_ia_status</A></td><td>&nbsp;KIM Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x1b0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_wdata_part0" >CR_KME_kim_ia_wdata_part0</A></td><td>&nbsp;KIM Indirect Access Write Data Register (KIM_entry0_t)<br></td></tr>
  <tr><td align="center">0x1b4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_wdata_part1" >CR_KME_kim_ia_wdata_part1</A></td><td>&nbsp;KIM Indirect Access Write Data Register (KIM_entry1_t)<br></td></tr>
  <tr><td align="center">0x1b8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_config" >CR_KME_kim_ia_config</A></td><td>&nbsp;KIM Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x1bc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_rdata_part0" >CR_KME_kim_ia_rdata_part0</A></td><td>&nbsp;KIM Indirect Access Read Data Register (KIM_entry0_t)<br></td></tr>
  <tr><td align="center">0x1c0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_kim_ia_rdata_part1" >CR_KME_kim_ia_rdata_part1</A></td><td>&nbsp;KIM Indirect Access Read Data Register (KIM_entry1_t)<br></td></tr>
  <tr><td align="center">0x1c8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_config" >CR_KME_label0_config</A></td><td>&nbsp;Label0 Configuration<br></td></tr>
  <tr><td align="center">0x1cc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data7" >CR_KME_label0_data7</A></td><td>&nbsp;Label0 Data 255:224<br></td></tr>
  <tr><td align="center">0x1d0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data6" >CR_KME_label0_data6</A></td><td>&nbsp;Label0 Data 223:192<br></td></tr>
  <tr><td align="center">0x1d4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data5" >CR_KME_label0_data5</A></td><td>&nbsp;Label0 Data 191:160<br></td></tr>
  <tr><td align="center">0x1d8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data4" >CR_KME_label0_data4</A></td><td>&nbsp;Label0 Data 159:128<br></td></tr>
  <tr><td align="center">0x1dc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data3" >CR_KME_label0_data3</A></td><td>&nbsp;Label0 Data 127:96<br></td></tr>
  <tr><td align="center">0x1e0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data2" >CR_KME_label0_data2</A></td><td>&nbsp;Label0 Data 95:64<br></td></tr>
  <tr><td align="center">0x1e4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data1" >CR_KME_label0_data1</A></td><td>&nbsp;Label0 Data 63:32<br></td></tr>
  <tr><td align="center">0x1e8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label0_data0" >CR_KME_label0_data0</A></td><td>&nbsp;Label0 Data 31:0<br></td></tr>
  <tr><td align="center">0x1f0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_config" >CR_KME_label1_config</A></td><td>&nbsp;Label1 Configuration<br></td></tr>
  <tr><td align="center">0x1f4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data7" >CR_KME_label1_data7</A></td><td>&nbsp;Label1 Data 255:224<br></td></tr>
  <tr><td align="center">0x1f8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data6" >CR_KME_label1_data6</A></td><td>&nbsp;Label1 Data 223:192<br></td></tr>
  <tr><td align="center">0x1fc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data5" >CR_KME_label1_data5</A></td><td>&nbsp;Label1 Data 191:160<br></td></tr>
  <tr><td align="center">0x200</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data4" >CR_KME_label1_data4</A></td><td>&nbsp;Label1 Data 159:128<br></td></tr>
  <tr><td align="center">0x204</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data3" >CR_KME_label1_data3</A></td><td>&nbsp;Label1 Data 127:96<br></td></tr>
  <tr><td align="center">0x208</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data2" >CR_KME_label1_data2</A></td><td>&nbsp;Label1 Data 95:64<br></td></tr>
  <tr><td align="center">0x20c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data1" >CR_KME_label1_data1</A></td><td>&nbsp;Label1 Data 63:32<br></td></tr>
  <tr><td align="center">0x210</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label1_data0" >CR_KME_label1_data0</A></td><td>&nbsp;Label1 Data 31:0<br></td></tr>
  <tr><td align="center">0x218</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_config" >CR_KME_label2_config</A></td><td>&nbsp;Label2 Configuration<br></td></tr>
  <tr><td align="center">0x21c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data7" >CR_KME_label2_data7</A></td><td>&nbsp;Label2 Data 255:224<br></td></tr>
  <tr><td align="center">0x220</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data6" >CR_KME_label2_data6</A></td><td>&nbsp;Label2 Data 223:192<br></td></tr>
  <tr><td align="center">0x224</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data5" >CR_KME_label2_data5</A></td><td>&nbsp;Label2 Data 191:160<br></td></tr>
  <tr><td align="center">0x228</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data4" >CR_KME_label2_data4</A></td><td>&nbsp;Label2 Data 159:128<br></td></tr>
  <tr><td align="center">0x22c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data3" >CR_KME_label2_data3</A></td><td>&nbsp;Label2 Data 127:96<br></td></tr>
  <tr><td align="center">0x230</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data2" >CR_KME_label2_data2</A></td><td>&nbsp;Label2 Data 95:64<br></td></tr>
  <tr><td align="center">0x234</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data1" >CR_KME_label2_data1</A></td><td>&nbsp;Label2 Data 63:32<br></td></tr>
  <tr><td align="center">0x238</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label2_data0" >CR_KME_label2_data0</A></td><td>&nbsp;Label2 Data 31:0<br></td></tr>
  <tr><td align="center">0x240</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_config" >CR_KME_label3_config</A></td><td>&nbsp;Label3 Configuration<br></td></tr>
  <tr><td align="center">0x244</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data7" >CR_KME_label3_data7</A></td><td>&nbsp;Label3 Data 255:224<br></td></tr>
  <tr><td align="center">0x248</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data6" >CR_KME_label3_data6</A></td><td>&nbsp;Label3 Data 223:192<br></td></tr>
  <tr><td align="center">0x24c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data5" >CR_KME_label3_data5</A></td><td>&nbsp;Label3 Data 191:160<br></td></tr>
  <tr><td align="center">0x250</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data4" >CR_KME_label3_data4</A></td><td>&nbsp;Label3 Data 159:128<br></td></tr>
  <tr><td align="center">0x254</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data3" >CR_KME_label3_data3</A></td><td>&nbsp;Label3 Data 127:96<br></td></tr>
  <tr><td align="center">0x258</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data2" >CR_KME_label3_data2</A></td><td>&nbsp;Label3 Data 95:64<br></td></tr>
  <tr><td align="center">0x25c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data1" >CR_KME_label3_data1</A></td><td>&nbsp;Label3 Data 63:32<br></td></tr>
  <tr><td align="center">0x260</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label3_data0" >CR_KME_label3_data0</A></td><td>&nbsp;Label3 Data 31:0<br></td></tr>
  <tr><td align="center">0x268</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_config" >CR_KME_label4_config</A></td><td>&nbsp;Label4 Configuration<br></td></tr>
  <tr><td align="center">0x26c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data7" >CR_KME_label4_data7</A></td><td>&nbsp;Label4 Data 255:224<br></td></tr>
  <tr><td align="center">0x270</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data6" >CR_KME_label4_data6</A></td><td>&nbsp;Label4 Data 223:192<br></td></tr>
  <tr><td align="center">0x274</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data5" >CR_KME_label4_data5</A></td><td>&nbsp;Label4 Data 191:160<br></td></tr>
  <tr><td align="center">0x278</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data4" >CR_KME_label4_data4</A></td><td>&nbsp;Label4 Data 159:128<br></td></tr>
  <tr><td align="center">0x27c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data3" >CR_KME_label4_data3</A></td><td>&nbsp;Label4 Data 127:96<br></td></tr>
  <tr><td align="center">0x280</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data2" >CR_KME_label4_data2</A></td><td>&nbsp;Label4 Data 95:64<br></td></tr>
  <tr><td align="center">0x284</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data1" >CR_KME_label4_data1</A></td><td>&nbsp;Label4 Data 63:32<br></td></tr>
  <tr><td align="center">0x288</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label4_data0" >CR_KME_label4_data0</A></td><td>&nbsp;Label4 Data 31:0<br></td></tr>
  <tr><td align="center">0x290</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_config" >CR_KME_label5_config</A></td><td>&nbsp;Label5 Configuration<br></td></tr>
  <tr><td align="center">0x294</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data7" >CR_KME_label5_data7</A></td><td>&nbsp;Label5 Data 255:224<br></td></tr>
  <tr><td align="center">0x298</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data6" >CR_KME_label5_data6</A></td><td>&nbsp;Label5 Data 223:192<br></td></tr>
  <tr><td align="center">0x29c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data5" >CR_KME_label5_data5</A></td><td>&nbsp;Label5 Data 191:160<br></td></tr>
  <tr><td align="center">0x2a0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data4" >CR_KME_label5_data4</A></td><td>&nbsp;Label5 Data 159:128<br></td></tr>
  <tr><td align="center">0x2a4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data3" >CR_KME_label5_data3</A></td><td>&nbsp;Label5 Data 127:96<br></td></tr>
  <tr><td align="center">0x2a8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data2" >CR_KME_label5_data2</A></td><td>&nbsp;Label5 Data 95:64<br></td></tr>
  <tr><td align="center">0x2ac</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data1" >CR_KME_label5_data1</A></td><td>&nbsp;Label5 Data 63:32<br></td></tr>
  <tr><td align="center">0x2b0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label5_data0" >CR_KME_label5_data0</A></td><td>&nbsp;Label5 Data 31:0<br></td></tr>
  <tr><td align="center">0x2b8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_config" >CR_KME_label6_config</A></td><td>&nbsp;Label6 Configuration<br></td></tr>
  <tr><td align="center">0x2bc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data7" >CR_KME_label6_data7</A></td><td>&nbsp;Label6 Data 255:224<br></td></tr>
  <tr><td align="center">0x2c0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data6" >CR_KME_label6_data6</A></td><td>&nbsp;Label6 Data 223:192<br></td></tr>
  <tr><td align="center">0x2c4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data5" >CR_KME_label6_data5</A></td><td>&nbsp;Label6 Data 191:160<br></td></tr>
  <tr><td align="center">0x2c8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data4" >CR_KME_label6_data4</A></td><td>&nbsp;Label6 Data 159:128<br></td></tr>
  <tr><td align="center">0x2cc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data3" >CR_KME_label6_data3</A></td><td>&nbsp;Label6 Data 127:96<br></td></tr>
  <tr><td align="center">0x2d0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data2" >CR_KME_label6_data2</A></td><td>&nbsp;Label6 Data 95:64<br></td></tr>
  <tr><td align="center">0x2d4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data1" >CR_KME_label6_data1</A></td><td>&nbsp;Label6 Data 63:32<br></td></tr>
  <tr><td align="center">0x2d8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label6_data0" >CR_KME_label6_data0</A></td><td>&nbsp;Label6 Data 31:0<br></td></tr>
  <tr><td align="center">0x2e0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_config" >CR_KME_label7_config</A></td><td>&nbsp;Label7 Configuration<br></td></tr>
  <tr><td align="center">0x2e4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data7" >CR_KME_label7_data7</A></td><td>&nbsp;Label7 Data 255:224<br></td></tr>
  <tr><td align="center">0x2e8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data6" >CR_KME_label7_data6</A></td><td>&nbsp;Label7 Data 223:192<br></td></tr>
  <tr><td align="center">0x2ec</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data5" >CR_KME_label7_data5</A></td><td>&nbsp;Label7 Data 191:160<br></td></tr>
  <tr><td align="center">0x2f0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data4" >CR_KME_label7_data4</A></td><td>&nbsp;Label7 Data 159:128<br></td></tr>
  <tr><td align="center">0x2f4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data3" >CR_KME_label7_data3</A></td><td>&nbsp;Label7 Data 127:96<br></td></tr>
  <tr><td align="center">0x2f8</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data2" >CR_KME_label7_data2</A></td><td>&nbsp;Label7 Data 95:64<br></td></tr>
  <tr><td align="center">0x2fc</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data1" >CR_KME_label7_data1</A></td><td>&nbsp;Label7 Data 63:32<br></td></tr>
  <tr><td align="center">0x300</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_label7_data0" >CR_KME_label7_data0</A></td><td>&nbsp;Label7 Data 31:0<br></td></tr>
  <tr><td align="center">0x308</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_CTRL" >CR_KME_KDF_DRBG_CTRL</A></td><td>&nbsp;Control for DRBG Seeds.<br></td></tr>
  <tr><td align="center">0x30c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_31_0" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_31_0</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [31:0]<br></td></tr>
  <tr><td align="center">0x310</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_63_32" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_63_32</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [63:32]<br></td></tr>
  <tr><td align="center">0x314</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_95_64" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_95_64</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [95:64]<br></td></tr>
  <tr><td align="center">0x318</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_127_96" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_127_96</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [127:96]<br></td></tr>
  <tr><td align="center">0x31c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_159_128" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_159_128</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [159:128]<br></td></tr>
  <tr><td align="center">0x320</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_191_160" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_191_160</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [191:160]<br></td></tr>
  <tr><td align="center">0x324</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_223_192" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_223_192</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [223:192]<br></td></tr>
  <tr><td align="center">0x328</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_KEY_255_224" >CR_KME_KDF_DRBG_SEED_0_STATE_KEY_255_224</A></td><td>&nbsp;Internal State Key of DRBG Seed 0 Bits [255:224]<br></td></tr>
  <tr><td align="center">0x32c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_31_0" >CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_31_0</A></td><td>&nbsp;Internal State Value of DRBG Seed 0 Bits [31:0]<br></td></tr>
  <tr><td align="center">0x330</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_63_32" >CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_63_32</A></td><td>&nbsp;Internal State Value of DRBG Seed 0 Bits [63:32]<br></td></tr>
  <tr><td align="center">0x334</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_95_64" >CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_95_64</A></td><td>&nbsp;Internal State Value of DRBG Seed 0 Bits [95:64]<br></td></tr>
  <tr><td align="center">0x338</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_127_96" >CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_127_96</A></td><td>&nbsp;Internal State Value of DRBG Seed 0 Bits [127:96]<br></td></tr>
  <tr><td align="center">0x33c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_0" >CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_0</A></td><td>&nbsp;DRBG Seed 0 Expiry Value. Bits [31:0].<br></td></tr>
  <tr><td align="center">0x340</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_1" >CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_1</A></td><td>&nbsp;DRBG Seed 0 Expiry Value. Bits [47:32].<br></td></tr>
  <tr><td align="center">0x344</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_31_0" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_31_0</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [31:0]<br></td></tr>
  <tr><td align="center">0x348</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_63_32" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_63_32</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [63:32]<br></td></tr>
  <tr><td align="center">0x34c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_95_64" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_95_64</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [95:64]<br></td></tr>
  <tr><td align="center">0x350</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_127_96" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_127_96</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [127:96]<br></td></tr>
  <tr><td align="center">0x354</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_159_128" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_159_128</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [159:128]<br></td></tr>
  <tr><td align="center">0x358</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_191_160" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_191_160</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [191:160]<br></td></tr>
  <tr><td align="center">0x35c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_223_192" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_223_192</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [223:192]<br></td></tr>
  <tr><td align="center">0x360</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_KEY_255_224" >CR_KME_KDF_DRBG_SEED_1_STATE_KEY_255_224</A></td><td>&nbsp;Internal State Key of DRBG Seed 1 Bits [255:224]<br></td></tr>
  <tr><td align="center">0x364</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_31_0" >CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_31_0</A></td><td>&nbsp;Internal State Value of DRBG Seed 1 Bits [31:0]<br></td></tr>
  <tr><td align="center">0x368</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_63_32" >CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_63_32</A></td><td>&nbsp;Internal State Value of DRBG Seed 1 Bits [63:32]<br></td></tr>
  <tr><td align="center">0x36c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_95_64" >CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_95_64</A></td><td>&nbsp;Internal State Value of DRBG Seed 1 Bits [95:64]<br></td></tr>
  <tr><td align="center">0x370</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_127_96" >CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_127_96</A></td><td>&nbsp;Internal State Value of DRBG Seed 1 Bits [127:96]<br></td></tr>
  <tr><td align="center">0x374</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_0" >CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_0</A></td><td>&nbsp;DRBG Seed 1 Expiry Value. Bits [31:0].<br></td></tr>
  <tr><td align="center">0x378</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_1" >CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_1</A></td><td>&nbsp;DRBG Seed 1 Expiry Value. Bits [47:32].<br></td></tr>
  <tr><td align="center">0x37c</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_interrupt_status" >CR_KME_interrupt_status</A></td><td>&nbsp;Interrupt Event Register. See also BIMC_MONITOR.<br></td></tr>
  <tr><td align="center">0x380</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_interrupt_mask" >CR_KME_interrupt_mask</A></td><td>&nbsp;Interrupt Mask Register. See also BIMC_MONITOR_MASK.<br></td></tr>
  <tr><td align="center">0x384</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_engine_sticky_status" >CR_KME_engine_sticky_status</A></td><td>&nbsp;Engine Backpressure Sticky Status. This is pre-HTOL (RSM) FIFO. This should never happen in normal operation.<br></td></tr>
  <tr><td align="center">0x38c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_MONITOR" >CR_KME_BIMC_MONITOR</A></td><td>&nbsp;Interrupt Event Register (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x390</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_BIMC_MONITOR_MASK" >CR_KME_BIMC_MONITOR_MASK</A></td><td>&nbsp;BIMC Interrupt Mask Register (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x394</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_ECC_UNCORRECTABLE_ERROR_CNT" >CR_KME_BIMC_ECC_UNCORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting an uncorrectable ECC error. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x398</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_ECC_CORRECTABLE_ERROR_CNT" >CR_KME_BIMC_ECC_CORRECTABLE_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a correctable ECC error. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x39c</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_PARITY_ERROR_CNT" >CR_KME_BIMC_PARITY_ERROR_CNT</A></td><td>&nbsp;Counter logging the number of polling events reporting a parity error. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3a0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_GLOBAL_CONFIG" >CR_KME_BIMC_GLOBAL_CONFIG</A></td><td>&nbsp;Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3a4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_MEMID" >CR_KME_BIMC_MEMID</A></td><td>&nbsp;Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3a8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_ECCPAR_DEBUG" >CR_KME_BIMC_ECCPAR_DEBUG</A></td><td>&nbsp;Control data integrity errors (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3ac</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_CMD2" >CR_KME_BIMC_CMD2</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3b0</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_BIMC_CMD1" >CR_KME_BIMC_CMD1</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3b4</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_BIMC_CMD0" >CR_KME_BIMC_CMD0</A></td><td>&nbsp;Transmit command to memories on the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3b8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXCMD2" >CR_KME_BIMC_RXCMD2</A></td><td>&nbsp;Command received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3bc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXCMD1" >CR_KME_BIMC_RXCMD1</A></td><td>&nbsp;Command received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3c0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXCMD0" >CR_KME_BIMC_RXCMD0</A></td><td>&nbsp;Command received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3c4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXRSP2" >CR_KME_BIMC_RXRSP2</A></td><td>&nbsp;Response [71:64] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3c8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXRSP1" >CR_KME_BIMC_RXRSP1</A></td><td>&nbsp;Response [63:32] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3cc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_RXRSP0" >CR_KME_BIMC_RXRSP0</A></td><td>&nbsp;Response [31:0] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3d0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_POLLRSP2" >CR_KME_BIMC_POLLRSP2</A></td><td>&nbsp;ECC/parity error polling response [71:64] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3d4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_POLLRSP1" >CR_KME_BIMC_POLLRSP1</A></td><td>&nbsp;ECC/parity error polling response [63:32] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3d8</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_POLLRSP0" >CR_KME_BIMC_POLLRSP0</A></td><td>&nbsp;ECC/parity polling response [31:0] received from the BIMC memory chain. (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3dc</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_BIMC_DBGCMD2" >CR_KME_BIMC_DBGCMD2</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3e0</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_DBGCMD1" >CR_KME_BIMC_DBGCMD1</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3e4</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_BIMC_DBGCMD0" >CR_KME_BIMC_DBGCMD0</A></td><td>&nbsp;Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)<br></td></tr>
  <tr><td align="center">0x3ec</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_im_available" >CR_KME_im_available</A></td><td>&nbsp;Interface Monitor Status register<br></td></tr>
  <tr><td align="center">0x3f0</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_im_consumed" >CR_KME_im_consumed</A></td><td>&nbsp;Interface Monitor Clear register<br></td></tr>
  <tr><td align="center">0x3f4</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_tready_override" >CR_KME_tready_override</A></td><td>&nbsp;This is to override TREADY signals at input and output interfaces.<br></td></tr>
  <tr><td align="center">0x3f8</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_regs_sa_ctrl" >CR_KME_regs_sa_ctrl</A></td><td>&nbsp;(Deprecated) Statistic Accumulator (SA) Control register<br></td></tr>
  <tr><td align="center">0x3fc</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_capability" >CR_KME_sa_snapshot_ia_capability</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x400</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_status" >CR_KME_sa_snapshot_ia_status</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x404</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_wdata_part0" >CR_KME_sa_snapshot_ia_wdata_part0</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Write Data Register (SA_SNAPSHOT_Part1_t)<br></td></tr>
  <tr><td align="center">0x408</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_wdata_part1" >CR_KME_sa_snapshot_ia_wdata_part1</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Write Data Register (SA_SNAPSHOT_Part0_t)<br></td></tr>
  <tr><td align="center">0x40c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_config" >CR_KME_sa_snapshot_ia_config</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x410</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_rdata_part0" >CR_KME_sa_snapshot_ia_rdata_part0</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Read Data Register (SA_SNAPSHOT_Part1_t)<br></td></tr>
  <tr><td align="center">0x414</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_snapshot_ia_rdata_part1" >CR_KME_sa_snapshot_ia_rdata_part1</A></td><td>&nbsp;SA_SNAPSHOT Indirect Access Read Data Register (SA_SNAPSHOT_Part0_t)<br></td></tr>
  <tr><td align="center">0x418</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_capability" >CR_KME_sa_count_ia_capability</A></td><td>&nbsp;SA_COUNT Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x41c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_status" >CR_KME_sa_count_ia_status</A></td><td>&nbsp;SA_COUNT Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x420</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_wdata_part0" >CR_KME_sa_count_ia_wdata_part0</A></td><td>&nbsp;SA_COUNT Indirect Access Write Data Register (SA_COUNT_Part1_t)<br></td></tr>
  <tr><td align="center">0x424</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_wdata_part1" >CR_KME_sa_count_ia_wdata_part1</A></td><td>&nbsp;SA_COUNT Indirect Access Write Data Register (SA_COUNT_Part0_t)<br></td></tr>
  <tr><td align="center">0x428</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_config" >CR_KME_sa_count_ia_config</A></td><td>&nbsp;SA_COUNT Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x42c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_rdata_part0" >CR_KME_sa_count_ia_rdata_part0</A></td><td>&nbsp;SA_COUNT Indirect Access Read Data Register (SA_COUNT_Part1_t)<br></td></tr>
  <tr><td align="center">0x430</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_count_ia_rdata_part1" >CR_KME_sa_count_ia_rdata_part1</A></td><td>&nbsp;SA_COUNT Indirect Access Read Data Register (SA_COUNT_Part0_t)<br></td></tr>
  <tr><td align="center">0x434</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_idle_components" >CR_KME_idle_components</A></td><td>&nbsp;Idle Components<br></td></tr>
  <tr><td align="center">0x438</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip_encrypt_kop_fifo_override" >CR_KME_cceip_encrypt_kop_fifo_override</A></td><td>&nbsp;CCEIP Encrypt KOP Override.<br></td></tr>
  <tr><td align="center">0x43c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cceip_validate_kop_fifo_override" >CR_KME_cceip_validate_kop_fifo_override</A></td><td>&nbsp;CCEIP Validate KOP Override.<br></td></tr>
  <tr><td align="center">0x440</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_cddip_decrypt_kop_fifo_override" >CR_KME_cddip_decrypt_kop_fifo_override</A></td><td>&nbsp;CDDIP Decrypt KOP Override.<br></td></tr>
  <tr><td align="center">0x444</td><td valign="top"> acc=RW</td><td>&nbsp;<A HREF="#CR_KME_sa_global_ctrl" >CR_KME_sa_global_ctrl</A></td><td>&nbsp;Global Control register<br></td></tr>
  <tr><td align="center">0x448</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_ctrl_ia_capability" >CR_KME_sa_ctrl_ia_capability</A></td><td>&nbsp;SA_CTRL Indirect Access Capability Register<br></td></tr>
  <tr><td align="center">0x44c</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_ctrl_ia_status" >CR_KME_sa_ctrl_ia_status</A></td><td>&nbsp;SA_CTRL Indirect Access Status Register<br></td></tr>
  <tr><td align="center">0x450</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_ctrl_ia_wdata_part0" >CR_KME_sa_ctrl_ia_wdata_part0</A></td><td>&nbsp;SA_CTRL Indirect Access Write Data Register (SA_CTRL_t)<br></td></tr>
  <tr><td align="center">0x454</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_sa_ctrl_ia_config" >CR_KME_sa_ctrl_ia_config</A></td><td>&nbsp;SA_CTRL Indirect Access Config Register<br></td></tr>
  <tr><td align="center">0x458</td><td valign="top"> acc=RO</td><td>&nbsp;<A HREF="#CR_KME_sa_ctrl_ia_rdata_part0" >CR_KME_sa_ctrl_ia_rdata_part0</A></td><td>&nbsp;SA_CTRL Indirect Access Read Data Register (SA_CTRL_t)<br></td></tr>
  <tr><td align="center">0x45c</td><td valign="top"> acc=CFG</td><td>&nbsp;<A HREF="#CR_KME_kdf_test_key_size_config" >CR_KME_kdf_test_key_size_config</A></td><td>&nbsp;KDF Test Key Size register<br></td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p>
  <b><a ID="CR_KME_blkid_revid_config">CR_KME_blkid_revid_config - Block ID and Revision ID read only register</a></b><br>
  Offset (byte space) = 32'h0<br>
  Verilog Macro Address = `CR_KME_BLKID_REVID_CONFIG<br>
  Reset Value = 32'hcf00_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;blkid</td><td align="left">Block ID for KME = 0xCF00h<br>Reset value is <i>0xcf00</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;revid</td><td align="left">Revision control register.<br>Connect to TIE cells in order to change<br>via 1 layer metal spin.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_revision_config">CR_KME_revision_config - Revision read only register</a></b><br>
  Offset (byte space) = 32'h4<br>
  Verilog Macro Address = `CR_KME_REVISION_CONFIG<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;revid</td><td align="left">Revision control register.<br>Connect to TIE cells in order to change<br>via 1 layer metal spin.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_spare_config">CR_KME_spare_config - Spare configuration register</a></b><br>
  Offset (byte space) = 32'h8<br>
  Verilog Macro Address = `CR_KME_SPARE_CONFIG<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>spare[31:6] = Unused<br>spare[6] = Write 1 to enable the KDF Test mode that uses value from KDF Test Key Size register<br>spare[5] = Write 1 to enable KIM validations for DEK/DAK on every AUX_CMD.<br>spare[4] = Enable Manual AXI Mode. This will ignore traffic from TXC and allow traffic to be injected beat by beat through spare[0].<br>spare[3] = Unused<br>spare[2] = Value to drive to TREADY when TREADY_OVERRIDE is set. Default is 0.<br>spare[1] = Write 1 to disable reads from CKV, KIM and ISM. All reads will return 0. This write will be permanent and cannot be undone!<br>spare[0] = Write to AXI Inbound Interface beat by beat. Write the full beat of AXI transaction in CR_KME_cceip0_out_ia_wdata_part0/1/2.<br>Then write 1 to spare[0]. Then poll spare[0] until it is back to 0 before writing the next beat of AXI transaction.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_capability">CR_KME_cceip0_out_ia_capability - CCEIP0_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'hc<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP0_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CCEIP0_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_status">CR_KME_cceip0_out_ia_status - CCEIP0_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h10<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP0_OUT indirect access status register is used to provide<br>information about CCEIP0_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_wdata_part0">CR_KME_cceip0_out_ia_wdata_part0 - CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h14<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_wdata_part1">CR_KME_cceip0_out_ia_wdata_part1 - CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h18<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_wdata_part2">CR_KME_cceip0_out_ia_wdata_part2 - CCEIP0_OUT Indirect Access Write Data Register (CCEIP0_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h1c<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_config">CR_KME_cceip0_out_ia_config - CCEIP0_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h20<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CCEIP0_OUT indirect access config register is used to initiate<br>read/write accesses to the CCEIP0_OUT table. The data to be written<br>is provided via the CCEIP0_OUT_IA_WData register(s). Read<br>data is returned via the CCEIP0_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CCEIP0_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_rdata_part0">CR_KME_cceip0_out_ia_rdata_part0 - CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h24<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_rdata_part1">CR_KME_cceip0_out_ia_rdata_part1 - CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h28<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_ia_rdata_part2">CR_KME_cceip0_out_ia_rdata_part2 - CCEIP0_OUT Indirect Access Read Data Register (CCEIP0_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h2c<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_im_config">CR_KME_cceip0_out_im_config - CCEIP0_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h30<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_im_status">CR_KME_cceip0_out_im_status - CCEIP0_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h34<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip0_out_im_read_done">CR_KME_cceip0_out_im_read_done - CCEIP0_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h38<br>
  Verilog Macro Address = `CR_KME_CCEIP0_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_capability">CR_KME_cceip1_out_ia_capability - CCEIP1_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h3c<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP1_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CCEIP1_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_status">CR_KME_cceip1_out_ia_status - CCEIP1_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h40<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP1_OUT indirect access status register is used to provide<br>information about CCEIP1_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_wdata_part0">CR_KME_cceip1_out_ia_wdata_part0 - CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h44<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_wdata_part1">CR_KME_cceip1_out_ia_wdata_part1 - CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h48<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_wdata_part2">CR_KME_cceip1_out_ia_wdata_part2 - CCEIP1_OUT Indirect Access Write Data Register (CCEIP1_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h4c<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_config">CR_KME_cceip1_out_ia_config - CCEIP1_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h50<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CCEIP1_OUT indirect access config register is used to initiate<br>read/write accesses to the CCEIP1_OUT table. The data to be written<br>is provided via the CCEIP1_OUT_IA_WData register(s). Read<br>data is returned via the CCEIP1_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CCEIP1_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_rdata_part0">CR_KME_cceip1_out_ia_rdata_part0 - CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h54<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_rdata_part1">CR_KME_cceip1_out_ia_rdata_part1 - CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h58<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_ia_rdata_part2">CR_KME_cceip1_out_ia_rdata_part2 - CCEIP1_OUT Indirect Access Read Data Register (CCEIP1_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h5c<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_im_config">CR_KME_cceip1_out_im_config - CCEIP1_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h60<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_im_status">CR_KME_cceip1_out_im_status - CCEIP1_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h64<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip1_out_im_read_done">CR_KME_cceip1_out_im_read_done - CCEIP1_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h68<br>
  Verilog Macro Address = `CR_KME_CCEIP1_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_capability">CR_KME_cceip2_out_ia_capability - CCEIP2_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h6c<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP2_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CCEIP2_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_status">CR_KME_cceip2_out_ia_status - CCEIP2_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h70<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP2_OUT indirect access status register is used to provide<br>information about CCEIP2_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_wdata_part0">CR_KME_cceip2_out_ia_wdata_part0 - CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h74<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_wdata_part1">CR_KME_cceip2_out_ia_wdata_part1 - CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h78<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_wdata_part2">CR_KME_cceip2_out_ia_wdata_part2 - CCEIP2_OUT Indirect Access Write Data Register (CCEIP2_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h7c<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_config">CR_KME_cceip2_out_ia_config - CCEIP2_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h80<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CCEIP2_OUT indirect access config register is used to initiate<br>read/write accesses to the CCEIP2_OUT table. The data to be written<br>is provided via the CCEIP2_OUT_IA_WData register(s). Read<br>data is returned via the CCEIP2_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CCEIP2_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_rdata_part0">CR_KME_cceip2_out_ia_rdata_part0 - CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h84<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_rdata_part1">CR_KME_cceip2_out_ia_rdata_part1 - CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h88<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_ia_rdata_part2">CR_KME_cceip2_out_ia_rdata_part2 - CCEIP2_OUT Indirect Access Read Data Register (CCEIP2_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h8c<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_im_config">CR_KME_cceip2_out_im_config - CCEIP2_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h90<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_im_status">CR_KME_cceip2_out_im_status - CCEIP2_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h94<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip2_out_im_read_done">CR_KME_cceip2_out_im_read_done - CCEIP2_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h98<br>
  Verilog Macro Address = `CR_KME_CCEIP2_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_capability">CR_KME_cceip3_out_ia_capability - CCEIP3_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h9c<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP3_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CCEIP3_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_status">CR_KME_cceip3_out_ia_status - CCEIP3_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'ha0<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CCEIP3_OUT indirect access status register is used to provide<br>information about CCEIP3_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_wdata_part0">CR_KME_cceip3_out_ia_wdata_part0 - CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'ha4<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_wdata_part1">CR_KME_cceip3_out_ia_wdata_part1 - CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'ha8<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_wdata_part2">CR_KME_cceip3_out_ia_wdata_part2 - CCEIP3_OUT Indirect Access Write Data Register (CCEIP3_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'hac<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_config">CR_KME_cceip3_out_ia_config - CCEIP3_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'hb0<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CCEIP3_OUT indirect access config register is used to initiate<br>read/write accesses to the CCEIP3_OUT table. The data to be written<br>is provided via the CCEIP3_OUT_IA_WData register(s). Read<br>data is returned via the CCEIP3_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CCEIP3_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_rdata_part0">CR_KME_cceip3_out_ia_rdata_part0 - CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'hb4<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_rdata_part1">CR_KME_cceip3_out_ia_rdata_part1 - CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'hb8<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_ia_rdata_part2">CR_KME_cceip3_out_ia_rdata_part2 - CCEIP3_OUT Indirect Access Read Data Register (CCEIP3_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'hbc<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_im_config">CR_KME_cceip3_out_im_config - CCEIP3_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'hc0<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_im_status">CR_KME_cceip3_out_im_status - CCEIP3_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'hc4<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip3_out_im_read_done">CR_KME_cceip3_out_im_read_done - CCEIP3_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'hc8<br>
  Verilog Macro Address = `CR_KME_CCEIP3_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_capability">CR_KME_cddip0_out_ia_capability - CDDIP0_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'hcc<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP0_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CDDIP0_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_status">CR_KME_cddip0_out_ia_status - CDDIP0_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'hd0<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP0_OUT indirect access status register is used to provide<br>information about CDDIP0_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_wdata_part0">CR_KME_cddip0_out_ia_wdata_part0 - CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'hd4<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_wdata_part1">CR_KME_cddip0_out_ia_wdata_part1 - CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'hd8<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_wdata_part2">CR_KME_cddip0_out_ia_wdata_part2 - CDDIP0_OUT Indirect Access Write Data Register (CDDIP0_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'hdc<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_config">CR_KME_cddip0_out_ia_config - CDDIP0_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'he0<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CDDIP0_OUT indirect access config register is used to initiate<br>read/write accesses to the CDDIP0_OUT table. The data to be written<br>is provided via the CDDIP0_OUT_IA_WData register(s). Read<br>data is returned via the CDDIP0_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CDDIP0_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_rdata_part0">CR_KME_cddip0_out_ia_rdata_part0 - CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'he4<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_rdata_part1">CR_KME_cddip0_out_ia_rdata_part1 - CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'he8<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_ia_rdata_part2">CR_KME_cddip0_out_ia_rdata_part2 - CDDIP0_OUT Indirect Access Read Data Register (CDDIP0_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'hec<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_im_config">CR_KME_cddip0_out_im_config - CDDIP0_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'hf0<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_im_status">CR_KME_cddip0_out_im_status - CDDIP0_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'hf4<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip0_out_im_read_done">CR_KME_cddip0_out_im_read_done - CDDIP0_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'hf8<br>
  Verilog Macro Address = `CR_KME_CDDIP0_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_capability">CR_KME_cddip1_out_ia_capability - CDDIP1_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'hfc<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP1_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CDDIP1_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_status">CR_KME_cddip1_out_ia_status - CDDIP1_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h100<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP1_OUT indirect access status register is used to provide<br>information about CDDIP1_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_wdata_part0">CR_KME_cddip1_out_ia_wdata_part0 - CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h104<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_wdata_part1">CR_KME_cddip1_out_ia_wdata_part1 - CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h108<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_wdata_part2">CR_KME_cddip1_out_ia_wdata_part2 - CDDIP1_OUT Indirect Access Write Data Register (CDDIP1_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h10c<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_config">CR_KME_cddip1_out_ia_config - CDDIP1_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h110<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CDDIP1_OUT indirect access config register is used to initiate<br>read/write accesses to the CDDIP1_OUT table. The data to be written<br>is provided via the CDDIP1_OUT_IA_WData register(s). Read<br>data is returned via the CDDIP1_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CDDIP1_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_rdata_part0">CR_KME_cddip1_out_ia_rdata_part0 - CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h114<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_rdata_part1">CR_KME_cddip1_out_ia_rdata_part1 - CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h118<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_ia_rdata_part2">CR_KME_cddip1_out_ia_rdata_part2 - CDDIP1_OUT Indirect Access Read Data Register (CDDIP1_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h11c<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_im_config">CR_KME_cddip1_out_im_config - CDDIP1_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h120<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_im_status">CR_KME_cddip1_out_im_status - CDDIP1_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h124<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip1_out_im_read_done">CR_KME_cddip1_out_im_read_done - CDDIP1_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h128<br>
  Verilog Macro Address = `CR_KME_CDDIP1_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_capability">CR_KME_cddip2_out_ia_capability - CDDIP2_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h12c<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP2_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CDDIP2_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_status">CR_KME_cddip2_out_ia_status - CDDIP2_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h130<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP2_OUT indirect access status register is used to provide<br>information about CDDIP2_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_wdata_part0">CR_KME_cddip2_out_ia_wdata_part0 - CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h134<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_wdata_part1">CR_KME_cddip2_out_ia_wdata_part1 - CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h138<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_wdata_part2">CR_KME_cddip2_out_ia_wdata_part2 - CDDIP2_OUT Indirect Access Write Data Register (CDDIP2_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h13c<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_config">CR_KME_cddip2_out_ia_config - CDDIP2_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h140<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CDDIP2_OUT indirect access config register is used to initiate<br>read/write accesses to the CDDIP2_OUT table. The data to be written<br>is provided via the CDDIP2_OUT_IA_WData register(s). Read<br>data is returned via the CDDIP2_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CDDIP2_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_rdata_part0">CR_KME_cddip2_out_ia_rdata_part0 - CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h144<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_rdata_part1">CR_KME_cddip2_out_ia_rdata_part1 - CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h148<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_ia_rdata_part2">CR_KME_cddip2_out_ia_rdata_part2 - CDDIP2_OUT Indirect Access Read Data Register (CDDIP2_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h14c<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_im_config">CR_KME_cddip2_out_im_config - CDDIP2_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h150<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_im_status">CR_KME_cddip2_out_im_status - CDDIP2_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h154<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip2_out_im_read_done">CR_KME_cddip2_out_im_read_done - CDDIP2_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h158<br>
  Verilog Macro Address = `CR_KME_CDDIP2_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_capability">CR_KME_cddip3_out_ia_capability - CDDIP3_OUT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h15c<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP3_OUT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CDDIP3_OUT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_status">CR_KME_cddip3_out_ia_status - CDDIP3_OUT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h160<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_STATUS<br>
  Reset Value = 32'b00000010_xxxxxxxx_xxxxxxx1_11111111<br>
  Access = RO (32-bit only)<br>
</p>
The CDDIP3_OUT indirect access status register is used to provide<br>information about CDDIP3_OUT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>2</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 511<br>indicating a memory with 512 entries.<br>Reset value is <i>511</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_wdata_part0">CR_KME_cddip3_out_ia_wdata_part0 - CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h164<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_WDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = CFG (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_wdata_part1">CR_KME_cddip3_out_ia_wdata_part1 - CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h168<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_wdata_part2">CR_KME_cddip3_out_ia_wdata_part2 - CDDIP3_OUT Indirect Access Write Data Register (CDDIP3_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h16c<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_WDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_config">CR_KME_cddip3_out_ia_config - CDDIP3_OUT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h170<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CDDIP3_OUT indirect access config register is used to initiate<br>read/write accesses to the CDDIP3_OUT table. The data to be written<br>is provided via the CDDIP3_OUT_IA_WData register(s). Read<br>data is returned via the CDDIP3_OUT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CDDIP3_OUT table has 512 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_rdata_part0">CR_KME_cddip3_out_ia_rdata_part0 - CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h174<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_RDATA_PART0<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xx000000<br>
  Access = RO (32-bit only)<br>
</p>
Interface monitor descriptor<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;eob</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:23</td><td valign="top"></td><td align="left" valign="top">&nbsp;bytes_vld</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused1</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;tid</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;tuser</td><td align="left">&nbsp;</td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_rdata_part1">CR_KME_cddip3_out_ia_rdata_part1 - CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h178<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_lo</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_ia_rdata_part2">CR_KME_cddip3_out_ia_rdata_part2 - CDDIP3_OUT Indirect Access Read Data Register (CDDIP3_OUT_Part2_t)</a></b><br>
  Offset (byte space) = 32'h17c<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IA_RDATA_PART2<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
AXI tdata bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;tdata_hi</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_im_config">CR_KME_cddip3_out_im_config - CDDIP3_OUT Interface Monitor Configuration Register</a></b><br>
  Offset (byte space) = 32'h180<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IM_CONFIG<br>
  Reset Value = 32'b11xxxxxx_xxxxxxxx_xxxxxx10_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:30</td><td valign="top"></td><td align="left" valign="top">&nbsp;mode</td><td align="left">Used to configure the interface mode operation<br>0 = <i>START</i><br>Capture the first burst of transaction.<br>1 = <i>END</i><br>Capture the last burst of transaction.<br>2 = <i>CONTINUOUS</i><br>Capture all transactions, software will have control of<br>half of monitor buffer for reading, hardware will have<br>control of the other half for writing. Back pressure<br>will be applied to hardware to prevent overflow.<br>3 = <i>OFF</i><br>Monitor mode is disabled<br>Can also be used to reset all registers, allows retrigger<br>operation in START and END modes.<br>Reset value is <i>OFF</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;wr_credit_config</td><td align="left">Configures the amount of credit available for hardware<br>writes.<br>Reset value is <i>512</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_im_status">CR_KME_cddip3_out_im_status - CDDIP3_OUT Interface Monitor Status Register</a></b><br>
  Offset (byte space) = 32'h184<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IM_STATUS<br>
  Reset Value = 32'b000xxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a 1 indicates that the upper bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a 1 indicates that the lower bank of<br>the monitor memory is ready to be read by software.<br>This bit will remain asserted until the consumed<br>register is written.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29</td><td valign="top"></td><td align="left" valign="top">&nbsp;overflow</td><td align="left">This status bit should never be set. Hardware should<br>never overwrite the monitor without first read by software<br>except in END mode. This bit is not set in END mode.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;wr_pointer</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the last location written by harware.<br>Useful in END mode to determine the last location written<br>by hardware.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip3_out_im_read_done">CR_KME_cddip3_out_im_read_done - CDDIP3_OUT Interface Monitor Read Done</a></b><br>
  Offset (byte space) = 32'h188<br>
  Verilog Macro Address = `CR_KME_CDDIP3_OUT_IM_READ_DONE<br>
  Reset Value = 32'b00xxxxxx_xxxxxxxx_xxxxxxxx_xxxxxxxx<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_hi</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the upper half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30</td><td valign="top"></td><td align="left" valign="top">&nbsp;bank_lo</td><td align="left">In CONTINUOUS mode, a write to this register will free<br>up the lower half of the monitor memory after being read by<br>software. Note, the register will always return a value<br>of 0.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">29:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_capability">CR_KME_ckv_ia_capability - CKV Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h18c<br>
  Verilog Macro Address = `CR_KME_CKV_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The CKV indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to CKV Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_status">CR_KME_ckv_ia_status - CKV Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h190<br>
  Verilog Macro Address = `CR_KME_CKV_IA_STATUS<br>
  Reset Value = 32'b11100001_xxxxxxxx_x0000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
The CKV indirect access status register is used to provide<br>information about CKV indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>PDN</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 32767<br>indicating a memory with 32768 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_wdata_part0">CR_KME_ckv_ia_wdata_part0 - CKV Indirect Access Write Data Register (CKV_Part0_t)</a></b><br>
  Offset (byte space) = 32'h194<br>
  Verilog Macro Address = `CR_KME_CKV_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Key Bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;key0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_wdata_part1">CR_KME_ckv_ia_wdata_part1 - CKV Indirect Access Write Data Register (CKV_Part1_t)</a></b><br>
  Offset (byte space) = 32'h198<br>
  Verilog Macro Address = `CR_KME_CKV_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Key Bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;key1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_config">CR_KME_ckv_ia_config - CKV Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h19c<br>
  Verilog Macro Address = `CR_KME_CKV_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_x0000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The CKV indirect access config register is used to initiate<br>read/write accesses to the CKV table. The data to be written<br>is provided via the CKV_IA_WData register(s). Read<br>data is returned via the CKV_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>CKV table has 32768 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_rdata_part0">CR_KME_ckv_ia_rdata_part0 - CKV Indirect Access Read Data Register (CKV_Part0_t)</a></b><br>
  Offset (byte space) = 32'h1a0<br>
  Verilog Macro Address = `CR_KME_CKV_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Key Bits 31:0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;key0</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_ckv_ia_rdata_part1">CR_KME_ckv_ia_rdata_part1 - CKV Indirect Access Read Data Register (CKV_Part1_t)</a></b><br>
  Offset (byte space) = 32'h1a4<br>
  Verilog Macro Address = `CR_KME_CKV_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
Key Bits 63:32<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;key1</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_capability">CR_KME_kim_ia_capability - KIM Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h1a8<br>
  Verilog Macro Address = `CR_KME_KIM_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The KIM indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to KIM Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_status">CR_KME_kim_ia_status - KIM Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h1ac<br>
  Verilog Macro Address = `CR_KME_KIM_IA_STATUS<br>
  Reset Value = 32'b11100000_xxxxxxxx_xx000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
The KIM indirect access status register is used to provide<br>information about KIM indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>PDN</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 16383<br>indicating a memory with 16384 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_wdata_part0">CR_KME_kim_ia_wdata_part0 - KIM Indirect Access Write Data Register (KIM_entry0_t)</a></b><br>
  Offset (byte space) = 32'h1b0<br>
  Verilog Macro Address = `CR_KME_KIM_IA_WDATA_PART0<br>
  Reset Value = 32'b000000xx_xxxxxxxx_x0000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Key Indirection Memory Entry 0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;valid</td><td align="left">This KIM entry is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_index</td><td align="left">Pointer to Label in Label Table.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;ckv_length</td><td align="left">Length of Key in zipline Key Vault in 256-bit words. Can be 0, 1 or 2.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ckv_pointer</td><td align="left">Pointer to keys in zipline Key Vault.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_wdata_part1">CR_KME_kim_ia_wdata_part1 - KIM Indirect Access Write Data Register (KIM_entry1_t)</a></b><br>
  Offset (byte space) = 32'h1b4<br>
  Verilog Macro Address = `CR_KME_KIM_IA_WDATA_PART1<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxx00000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Key Indirection Memory Entry 1<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;pf_num</td><td align="left">Bit 0: PF number. This will be compared against PF number LSB in incoming RQE for PF validation.<br>Bit 1: Reserved.<br>Bit 2: Reserved.<br>Bit 3: Mark the associated CKV entry as Key Encryption Key (KEK). It can only be used on Key Type 7-13 for key decryption. Optionally, the decrypted key can be used for KDF.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;vf_num</td><td align="left">VF Number. If valid, this will be compared against VF number in incoming RQE for VF validation.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;vf_valid</td><td align="left">VF field is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_config">CR_KME_kim_ia_config - KIM Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h1b8<br>
  Verilog Macro Address = `CR_KME_KIM_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xx000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
The KIM indirect access config register is used to initiate<br>read/write accesses to the KIM table. The data to be written<br>is provided via the KIM_IA_WData register(s). Read<br>data is returned via the KIM_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:14</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>KIM table has 16384 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_rdata_part0">CR_KME_kim_ia_rdata_part0 - KIM Indirect Access Read Data Register (KIM_entry0_t)</a></b><br>
  Offset (byte space) = 32'h1bc<br>
  Verilog Macro Address = `CR_KME_KIM_IA_RDATA_PART0<br>
  Reset Value = 32'b000000xx_xxxxxxxx_x0000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Key Indirection Memory Entry 0<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;valid</td><td align="left">This KIM entry is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_index</td><td align="left">Pointer to Label in Label Table.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:26</td><td valign="top"></td><td align="left" valign="top">&nbsp;ckv_length</td><td align="left">Length of Key in zipline Key Vault in 256-bit words. Can be 0, 1 or 2.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">25:15</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;ckv_pointer</td><td align="left">Pointer to keys in zipline Key Vault.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kim_ia_rdata_part1">CR_KME_kim_ia_rdata_part1 - KIM Indirect Access Read Data Register (KIM_entry1_t)</a></b><br>
  Offset (byte space) = 32'h1c0<br>
  Verilog Macro Address = `CR_KME_KIM_IA_RDATA_PART1<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxx00000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
Key Indirection Memory Entry 1<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;pf_num</td><td align="left">Bit 0: PF number. This will be compared against PF number LSB in incoming RQE for PF validation.<br>Bit 1: Reserved.<br>Bit 2: Reserved.<br>Bit 3: Mark the associated CKV entry as Key Encryption Key (KEK). It can only be used on Key Type 7-13 for key decryption. Optionally, the decrypted key can be used for KDF.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:01</td><td valign="top"></td><td align="left" valign="top">&nbsp;vf_num</td><td align="left">VF Number. If valid, this will be compared against VF number in incoming RQE for VF validation.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;vf_valid</td><td align="left">VF field is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_config">CR_KME_label0_config - Label0 Configuration</a></b><br>
  Offset (byte space) = 32'h1c8<br>
  Verilog Macro Address = `CR_KME_LABEL0_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data7">CR_KME_label0_data7 - Label0 Data 255:224</a></b><br>
  Offset (byte space) = 32'h1cc<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data6">CR_KME_label0_data6 - Label0 Data 223:192</a></b><br>
  Offset (byte space) = 32'h1d0<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data5">CR_KME_label0_data5 - Label0 Data 191:160</a></b><br>
  Offset (byte space) = 32'h1d4<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data4">CR_KME_label0_data4 - Label0 Data 159:128</a></b><br>
  Offset (byte space) = 32'h1d8<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data3">CR_KME_label0_data3 - Label0 Data 127:96</a></b><br>
  Offset (byte space) = 32'h1dc<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data2">CR_KME_label0_data2 - Label0 Data 95:64</a></b><br>
  Offset (byte space) = 32'h1e0<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data1">CR_KME_label0_data1 - Label0 Data 63:32</a></b><br>
  Offset (byte space) = 32'h1e4<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label0_data0">CR_KME_label0_data0 - Label0 Data 31:0</a></b><br>
  Offset (byte space) = 32'h1e8<br>
  Verilog Macro Address = `CR_KME_LABEL0_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_config">CR_KME_label1_config - Label1 Configuration</a></b><br>
  Offset (byte space) = 32'h1f0<br>
  Verilog Macro Address = `CR_KME_LABEL1_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data7">CR_KME_label1_data7 - Label1 Data 255:224</a></b><br>
  Offset (byte space) = 32'h1f4<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data6">CR_KME_label1_data6 - Label1 Data 223:192</a></b><br>
  Offset (byte space) = 32'h1f8<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data5">CR_KME_label1_data5 - Label1 Data 191:160</a></b><br>
  Offset (byte space) = 32'h1fc<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data4">CR_KME_label1_data4 - Label1 Data 159:128</a></b><br>
  Offset (byte space) = 32'h200<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data3">CR_KME_label1_data3 - Label1 Data 127:96</a></b><br>
  Offset (byte space) = 32'h204<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data2">CR_KME_label1_data2 - Label1 Data 95:64</a></b><br>
  Offset (byte space) = 32'h208<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data1">CR_KME_label1_data1 - Label1 Data 63:32</a></b><br>
  Offset (byte space) = 32'h20c<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label1_data0">CR_KME_label1_data0 - Label1 Data 31:0</a></b><br>
  Offset (byte space) = 32'h210<br>
  Verilog Macro Address = `CR_KME_LABEL1_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_config">CR_KME_label2_config - Label2 Configuration</a></b><br>
  Offset (byte space) = 32'h218<br>
  Verilog Macro Address = `CR_KME_LABEL2_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data7">CR_KME_label2_data7 - Label2 Data 255:224</a></b><br>
  Offset (byte space) = 32'h21c<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data6">CR_KME_label2_data6 - Label2 Data 223:192</a></b><br>
  Offset (byte space) = 32'h220<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data5">CR_KME_label2_data5 - Label2 Data 191:160</a></b><br>
  Offset (byte space) = 32'h224<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data4">CR_KME_label2_data4 - Label2 Data 159:128</a></b><br>
  Offset (byte space) = 32'h228<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data3">CR_KME_label2_data3 - Label2 Data 127:96</a></b><br>
  Offset (byte space) = 32'h22c<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data2">CR_KME_label2_data2 - Label2 Data 95:64</a></b><br>
  Offset (byte space) = 32'h230<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data1">CR_KME_label2_data1 - Label2 Data 63:32</a></b><br>
  Offset (byte space) = 32'h234<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label2_data0">CR_KME_label2_data0 - Label2 Data 31:0</a></b><br>
  Offset (byte space) = 32'h238<br>
  Verilog Macro Address = `CR_KME_LABEL2_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_config">CR_KME_label3_config - Label3 Configuration</a></b><br>
  Offset (byte space) = 32'h240<br>
  Verilog Macro Address = `CR_KME_LABEL3_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data7">CR_KME_label3_data7 - Label3 Data 255:224</a></b><br>
  Offset (byte space) = 32'h244<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data6">CR_KME_label3_data6 - Label3 Data 223:192</a></b><br>
  Offset (byte space) = 32'h248<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data5">CR_KME_label3_data5 - Label3 Data 191:160</a></b><br>
  Offset (byte space) = 32'h24c<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data4">CR_KME_label3_data4 - Label3 Data 159:128</a></b><br>
  Offset (byte space) = 32'h250<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data3">CR_KME_label3_data3 - Label3 Data 127:96</a></b><br>
  Offset (byte space) = 32'h254<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data2">CR_KME_label3_data2 - Label3 Data 95:64</a></b><br>
  Offset (byte space) = 32'h258<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data1">CR_KME_label3_data1 - Label3 Data 63:32</a></b><br>
  Offset (byte space) = 32'h25c<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label3_data0">CR_KME_label3_data0 - Label3 Data 31:0</a></b><br>
  Offset (byte space) = 32'h260<br>
  Verilog Macro Address = `CR_KME_LABEL3_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_config">CR_KME_label4_config - Label4 Configuration</a></b><br>
  Offset (byte space) = 32'h268<br>
  Verilog Macro Address = `CR_KME_LABEL4_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data7">CR_KME_label4_data7 - Label4 Data 255:224</a></b><br>
  Offset (byte space) = 32'h26c<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data6">CR_KME_label4_data6 - Label4 Data 223:192</a></b><br>
  Offset (byte space) = 32'h270<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data5">CR_KME_label4_data5 - Label4 Data 191:160</a></b><br>
  Offset (byte space) = 32'h274<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data4">CR_KME_label4_data4 - Label4 Data 159:128</a></b><br>
  Offset (byte space) = 32'h278<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data3">CR_KME_label4_data3 - Label4 Data 127:96</a></b><br>
  Offset (byte space) = 32'h27c<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data2">CR_KME_label4_data2 - Label4 Data 95:64</a></b><br>
  Offset (byte space) = 32'h280<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data1">CR_KME_label4_data1 - Label4 Data 63:32</a></b><br>
  Offset (byte space) = 32'h284<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label4_data0">CR_KME_label4_data0 - Label4 Data 31:0</a></b><br>
  Offset (byte space) = 32'h288<br>
  Verilog Macro Address = `CR_KME_LABEL4_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_config">CR_KME_label5_config - Label5 Configuration</a></b><br>
  Offset (byte space) = 32'h290<br>
  Verilog Macro Address = `CR_KME_LABEL5_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data7">CR_KME_label5_data7 - Label5 Data 255:224</a></b><br>
  Offset (byte space) = 32'h294<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data6">CR_KME_label5_data6 - Label5 Data 223:192</a></b><br>
  Offset (byte space) = 32'h298<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data5">CR_KME_label5_data5 - Label5 Data 191:160</a></b><br>
  Offset (byte space) = 32'h29c<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data4">CR_KME_label5_data4 - Label5 Data 159:128</a></b><br>
  Offset (byte space) = 32'h2a0<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data3">CR_KME_label5_data3 - Label5 Data 127:96</a></b><br>
  Offset (byte space) = 32'h2a4<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data2">CR_KME_label5_data2 - Label5 Data 95:64</a></b><br>
  Offset (byte space) = 32'h2a8<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data1">CR_KME_label5_data1 - Label5 Data 63:32</a></b><br>
  Offset (byte space) = 32'h2ac<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label5_data0">CR_KME_label5_data0 - Label5 Data 31:0</a></b><br>
  Offset (byte space) = 32'h2b0<br>
  Verilog Macro Address = `CR_KME_LABEL5_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_config">CR_KME_label6_config - Label6 Configuration</a></b><br>
  Offset (byte space) = 32'h2b8<br>
  Verilog Macro Address = `CR_KME_LABEL6_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data7">CR_KME_label6_data7 - Label6 Data 255:224</a></b><br>
  Offset (byte space) = 32'h2bc<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data6">CR_KME_label6_data6 - Label6 Data 223:192</a></b><br>
  Offset (byte space) = 32'h2c0<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data5">CR_KME_label6_data5 - Label6 Data 191:160</a></b><br>
  Offset (byte space) = 32'h2c4<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data4">CR_KME_label6_data4 - Label6 Data 159:128</a></b><br>
  Offset (byte space) = 32'h2c8<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data3">CR_KME_label6_data3 - Label6 Data 127:96</a></b><br>
  Offset (byte space) = 32'h2cc<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data2">CR_KME_label6_data2 - Label6 Data 95:64</a></b><br>
  Offset (byte space) = 32'h2d0<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data1">CR_KME_label6_data1 - Label6 Data 63:32</a></b><br>
  Offset (byte space) = 32'h2d4<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label6_data0">CR_KME_label6_data0 - Label6 Data 31:0</a></b><br>
  Offset (byte space) = 32'h2d8<br>
  Verilog Macro Address = `CR_KME_LABEL6_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_config">CR_KME_label7_config - Label7 Configuration</a></b><br>
  Offset (byte space) = 32'h2e0<br>
  Verilog Macro Address = `CR_KME_LABEL7_CONFIG<br>
  Reset Value = 32'b0000000x_xxxxxxxx_xxxxxxx1_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Metadata<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_guid_size</td><td align="left">Size of GUID Field. 0=128-bit. 1=256-bit.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">30:25</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_size</td><td align="left">Size of Label in bytes. 0 indicates no label will contribute to the fixed data in KDF.<br>Max Label Size is 32 bytes.<br>Label is MSB aligned. For example,<br>If Label is 1 byte long, it occupies Label[255:248]<br>If Lable is 2 byte long, it occupies Lable[255:240]<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">24:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter_valid</td><td align="left">Apply a 1-byte delimiter.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_delimiter</td><td align="left">This is referred to as the delimiter.<br>This must be set to 0x00 to comply with the NIST Specification.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data7">CR_KME_label7_data7 - Label7 Data 255:224</a></b><br>
  Offset (byte space) = 32'h2e4<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA7<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data6">CR_KME_label7_data6 - Label7 Data 223:192</a></b><br>
  Offset (byte space) = 32'h2e8<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA6<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data5">CR_KME_label7_data5 - Label7 Data 191:160</a></b><br>
  Offset (byte space) = 32'h2ec<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA5<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data4">CR_KME_label7_data4 - Label7 Data 159:128</a></b><br>
  Offset (byte space) = 32'h2f0<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA4<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data3">CR_KME_label7_data3 - Label7 Data 127:96</a></b><br>
  Offset (byte space) = 32'h2f4<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA3<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data2">CR_KME_label7_data2 - Label7 Data 95:64</a></b><br>
  Offset (byte space) = 32'h2f8<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA2<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data1">CR_KME_label7_data1 - Label7 Data 63:32</a></b><br>
  Offset (byte space) = 32'h2fc<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_label7_data0">CR_KME_label7_data0 - Label7 Data 31:0</a></b><br>
  Offset (byte space) = 32'h300<br>
  Verilog Macro Address = `CR_KME_LABEL7_DATA0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
Label Data<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;label_data</td><td align="left">Label Contents<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_CTRL">CR_KME_KDF_DRBG_CTRL - Control for DRBG Seeds.</a></b><br>
  Offset (byte space) = 32'h308<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_CTRL<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxxxxx00<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALID</td><td align="left">Indicates the seeds that are programmed and valid.<br>If Seed 0 is programmed, set bit 0 to 1.<br>On expiry of Seed 0, bit 0 will be cleared by HW.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_31_0">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_31_0 - Internal State Key of DRBG Seed 0 Bits [31:0]</a></b><br>
  Offset (byte space) = 32'h30c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_31_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_63_32">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_63_32 - Internal State Key of DRBG Seed 0 Bits [63:32]</a></b><br>
  Offset (byte space) = 32'h310<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_63_32<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_95_64">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_95_64 - Internal State Key of DRBG Seed 0 Bits [95:64]</a></b><br>
  Offset (byte space) = 32'h314<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_95_64<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_127_96">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_127_96 - Internal State Key of DRBG Seed 0 Bits [127:96]</a></b><br>
  Offset (byte space) = 32'h318<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_127_96<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_159_128">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_159_128 - Internal State Key of DRBG Seed 0 Bits [159:128]</a></b><br>
  Offset (byte space) = 32'h31c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_159_128<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_191_160">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_191_160 - Internal State Key of DRBG Seed 0 Bits [191:160]</a></b><br>
  Offset (byte space) = 32'h320<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_191_160<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_223_192">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_223_192 - Internal State Key of DRBG Seed 0 Bits [223:192]</a></b><br>
  Offset (byte space) = 32'h324<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_223_192<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_KEY_255_224">CR_KME_KDF_DRBG_SEED_0_STATE_KEY_255_224 - Internal State Key of DRBG Seed 0 Bits [255:224]</a></b><br>
  Offset (byte space) = 32'h328<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_KEY_255_224<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_31_0">CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_31_0 - Internal State Value of DRBG Seed 0 Bits [31:0]</a></b><br>
  Offset (byte space) = 32'h32c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_31_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_63_32">CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_63_32 - Internal State Value of DRBG Seed 0 Bits [63:32]</a></b><br>
  Offset (byte space) = 32'h330<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_63_32<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_95_64">CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_95_64 - Internal State Value of DRBG Seed 0 Bits [95:64]</a></b><br>
  Offset (byte space) = 32'h334<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_95_64<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_127_96">CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_127_96 - Internal State Value of DRBG Seed 0 Bits [127:96]</a></b><br>
  Offset (byte space) = 32'h338<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_STATE_VALUE_127_96<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_0">CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_0 - DRBG Seed 0 Expiry Value. Bits [31:0].</a></b><br>
  Offset (byte space) = 32'h33c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;EXPIRE_VAL</td><td align="left">Number of Random Numbers this seed can generate in CTR DRBG Mode before expiring. Bits [31:0].<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_1">CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_1 - DRBG Seed 0 Expiry Value. Bits [47:32].</a></b><br>
  Offset (byte space) = 32'h340<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_0_RESEED_INTERVAL_1<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;EXPIRE_VAL</td><td align="left">Number of Random Numbers this seed can generate in CTR DRBG Mode before expiring. Bits [47:32].<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_31_0">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_31_0 - Internal State Key of DRBG Seed 1 Bits [31:0]</a></b><br>
  Offset (byte space) = 32'h344<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_31_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_63_32">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_63_32 - Internal State Key of DRBG Seed 1 Bits [63:32]</a></b><br>
  Offset (byte space) = 32'h348<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_63_32<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_95_64">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_95_64 - Internal State Key of DRBG Seed 1 Bits [95:64]</a></b><br>
  Offset (byte space) = 32'h34c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_95_64<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_127_96">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_127_96 - Internal State Key of DRBG Seed 1 Bits [127:96]</a></b><br>
  Offset (byte space) = 32'h350<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_127_96<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_159_128">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_159_128 - Internal State Key of DRBG Seed 1 Bits [159:128]</a></b><br>
  Offset (byte space) = 32'h354<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_159_128<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_191_160">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_191_160 - Internal State Key of DRBG Seed 1 Bits [191:160]</a></b><br>
  Offset (byte space) = 32'h358<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_191_160<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_223_192">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_223_192 - Internal State Key of DRBG Seed 1 Bits [223:192]</a></b><br>
  Offset (byte space) = 32'h35c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_223_192<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_KEY_255_224">CR_KME_KDF_DRBG_SEED_1_STATE_KEY_255_224 - Internal State Key of DRBG Seed 1 Bits [255:224]</a></b><br>
  Offset (byte space) = 32'h360<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_KEY_255_224<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;KEY</td><td align="left">Key portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_31_0">CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_31_0 - Internal State Value of DRBG Seed 1 Bits [31:0]</a></b><br>
  Offset (byte space) = 32'h364<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_31_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_63_32">CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_63_32 - Internal State Value of DRBG Seed 1 Bits [63:32]</a></b><br>
  Offset (byte space) = 32'h368<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_63_32<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_95_64">CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_95_64 - Internal State Value of DRBG Seed 1 Bits [95:64]</a></b><br>
  Offset (byte space) = 32'h36c<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_95_64<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_127_96">CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_127_96 - Internal State Value of DRBG Seed 1 Bits [127:96]</a></b><br>
  Offset (byte space) = 32'h370<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_STATE_VALUE_127_96<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;VALUE</td><td align="left">Value portion of the Internal State of CTR DRBG.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_0">CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_0 - DRBG Seed 1 Expiry Value. Bits [31:0].</a></b><br>
  Offset (byte space) = 32'h374<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;EXPIRE_VAL</td><td align="left">Number of Random Numbers this seed can generate in CTR DRBG Mode before expiring. Bits [31:0].<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_1">CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_1 - DRBG Seed 1 Expiry Value. Bits [47:32].</a></b><br>
  Offset (byte space) = 32'h378<br>
  Verilog Macro Address = `CR_KME_KDF_DRBG_SEED_1_RESEED_INTERVAL_1<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_00000000_00000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;EXPIRE_VAL</td><td align="left">Number of Random Numbers this seed can generate in CTR DRBG Mode before expiring. Bits [47:32].<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_interrupt_status">CR_KME_interrupt_status - Interrupt Event Register. See also BIMC_MONITOR.</a></b><br>
  Offset (byte space) = 32'h37c<br>
  Verilog Macro Address = `CR_KME_INTERRUPT_STATUS<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxx00000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_miscomp</td><td align="left">Key TLV Miscompare between CCEIP and Validate KOP. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_tag_fail</td><td align="left">GCM Tag Failed during key blob decryption. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;txc_bp</td><td align="left">Backpressure to TXC occured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;ecc_mbe</td><td align="left">Uncorrectable ECC Multibit error. Write 1 to clear.<br>A seperate BIMC Status and Mask register is available for the BIMC module.<br>The BIMC module will capture the same error and can assert interrupt line.<br>However, this is the fast path for uncorrectable errors.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;drbg_seed_expired</td><td align="left">One of the DRBG Seeds Expired. Write 1 to clear.<br>Check the valid bit of the two DRBG seeds to find the expired one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_interrupt_mask">CR_KME_interrupt_mask - Interrupt Mask Register. See also BIMC_MONITOR_MASK.</a></b><br>
  Offset (byte space) = 32'h380<br>
  Verilog Macro Address = `CR_KME_INTERRUPT_MASK<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_xxx00000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_miscomp</td><td align="left">Enables CCEIP Key TLV Miscompare interrupt.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_tag_fail</td><td align="left">Enables GCM Tag Fail interrupt.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;txc_bp</td><td align="left">Enables TXC backpressure interrupt.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;ecc_mbe</td><td align="left">Enables BIMC interrupt.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;drbg_seed_expired</td><td align="left">Enable DRBG Seeds Expired interrupt.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_engine_sticky_status">CR_KME_engine_sticky_status - Engine Backpressure Sticky Status. This is pre-HTOL (RSM) FIFO. This should never happen in normal operation.</a></b><br>
  Offset (byte space) = 32'h384<br>
  Verilog Macro Address = `CR_KME_ENGINE_STICKY_STATUS<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_7_bp</td><td align="left">Engine 7 (CDDIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_6_bp</td><td align="left">Engine 6 (CDDIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_5_bp</td><td align="left">Engine 5 (CDDIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_4_bp</td><td align="left">Engine 4 (CDDIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_3_bp</td><td align="left">Engine 3 (CCEIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_2_bp</td><td align="left">Engine 2 (CCEIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_1_bp</td><td align="left">Engine 1 (CCEIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_0_bp</td><td align="left">Engine 0 (CCEIP) backpressured. Write 1 to clear.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_MONITOR">CR_KME_BIMC_MONITOR - Interrupt Event Register (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h38c<br>
  Verilog Macro Address = `CR_KME_BIMC_MONITOR<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Read command returned without response by any memories. Read<br>BIMC_RXCMD's to analyze what read_reg command went unanswered. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Opcode in received response frame is illegal. Corruption, or<br>slave operation error. Read BIMC_RXCMD's. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error</td><td align="left">Unrecognized BIMC chain command/data received. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error</td><td align="left">Parity Error event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error</td><td align="left">Correctable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error</td><td align="left">Uncorrectable ECC event occured. RO<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_MONITOR_MASK">CR_KME_BIMC_MONITOR_MASK - BIMC Interrupt Mask Register (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h390<br>
  Verilog Macro Address = `CR_KME_BIMC_MONITOR_MASK<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;unanswered_read</td><td align="left">Mask/Clear notification of unanswered read requests. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;rcv_invalid_opcode</td><td align="left">Mask/Clear illegal response frame Opcode interrupts. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_chain_rcv_error_enable</td><td align="left">Mask/Clear unrecognized BIMC chain command/data received. Deassert<br>after 1st complete frame sent following bimc_global_confic.soft_reset deassertion. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_error_enable</td><td align="left">Mask/Clear for Parity error event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc_error_enable</td><td align="left">Mask/Clear for Correctable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc_error_enable</td><td align="left">Mask/Clear for Uncorrectable ECC event and count. 1=mask event. cfg<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_ECC_UNCORRECTABLE_ERROR_CNT">CR_KME_BIMC_ECC_UNCORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting an uncorrectable ECC error. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h394<br>
  Verilog Macro Address = `CR_KME_BIMC_ECC_UNCORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;uncorrectable_ecc</td><td align="left">Number of polling events reporting a new uncorrectable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_ECC_CORRECTABLE_ERROR_CNT">CR_KME_BIMC_ECC_CORRECTABLE_ERROR_CNT - Counter logging the number of polling events reporting a correctable ECC error. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h398<br>
  Verilog Macro Address = `CR_KME_BIMC_ECC_CORRECTABLE_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;correctable_ecc</td><td align="left">Number of polling events reporting a new correctable ECC error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_PARITY_ERROR_CNT">CR_KME_BIMC_PARITY_ERROR_CNT - Counter logging the number of polling events reporting a parity error. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h39c<br>
  Verilog Macro Address = `CR_KME_BIMC_PARITY_ERROR_CNT<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;parity_errors</td><td align="left">Number of polling events reporting a new parity error event.<br>counter, clear on read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_GLOBAL_CONFIG">CR_KME_BIMC_GLOBAL_CONFIG - Main configuration register for BIMC Master. Reset, ECC polling, Timer, and mem init (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3a0<br>
  Verilog Macro Address = `CR_KME_BIMC_GLOBAL_CONFIG<br>
  Reset Value = 32'h0000_0001<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:06</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_timer</td><td align="left">Polling period for ECC/Parity error. Units is in increments of 40ns clock cycles.<br>Max of 1.34sec due to 26 bits. Never set value to be less than length of 4 BIMC<br>frames 2x(2x73) or other commands may not get serviced. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;debug_write_en</td><td align="left">When this bit is set bimc_error_detection_cnt can be written. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;poll_ecc_par_error</td><td align="left">Writing this bit to a logic 1 will turn on timer based ECC/Parity error polling<br>of the chain of BIMC memory slaves. BIMC_INTERRUPT asserts if error identified. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_wr_init</td><td align="left">Write 1 to start the memory content initialization process for internal memories<br>that have this memory wrapper feature. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;bimc_mem_init_done</td><td align="left">This bit is set at the conclusion of memory ID assignment which starts after<br>reset deassertion. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;soft_reset</td><td align="left">Software sets this active high to instigate reset to the BIMC chain slaves.<br>User must write zero to deassert the reset. Clear BIMC_MEM_INIT_DONE bit when<br>deasserting reset. rw<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_MEMID">CR_KME_BIMC_MEMID - Reports the last/max memid on the BIMC memory chain. Value is typically equivalent to the number of memories. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3a4<br>
  Verilog Macro Address = `CR_KME_BIMC_MEMID<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;max_memid</td><td align="left">Reports the last/max memid on the BIMC memory chain. Value is typically equivalent<br>to the number of memories. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_ECCPAR_DEBUG">CR_KME_BIMC_ECCPAR_DEBUG - Control data integrity errors (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3a8<br>
  Verilog Macro Address = `CR_KME_BIMC_ECCPAR_DEBUG<br>
  Reset Value = 32'bxxx00000_00000000_00000000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write 1 then 0 to clear sent ack bit23 indicating transmission of ECCPAR_DEBUG contents to the memories.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:24</td><td valign="top"></td><td align="left" valign="top">&nbsp;jabber_off</td><td align="left">Disable ECC or Parity error reporting of selected memory(s). Separate bits<br>for disabling for port c,b,a. Bit[1]=disable write side, Bit[0]=disable read side.<br>Memories with single disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Write 1 to clear ack indicating transmission of CMD0/1/2 contents to the memories.<br>Use this to check that SEND has taken place. w1tc<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">22</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission to the memories. Otherwise zero this<br>field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">21:20</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_disable</td><td align="left">Disable ECC or Parity of selected memory. Two bits to allow for separate write/read<br>disable. Bit[1]=disable write side, Bit[0]=disable read side. Memories with single<br>disable use Bit[0]. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">19:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserve</td><td align="left">Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;eccpar_corrupt</td><td align="left">cfg. 'b01:1-bit write side corrupt. 'b10:1-bit read side corrupt. 'b11:2-bit read side corrupt.<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type to force data integrity error. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;memaddr</td><td align="left">Memory id to execute the forced data integrity error. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_CMD2">CR_KME_BIMC_CMD2 - Transmit command to memories on the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3ac<br>
  Verilog Macro Address = `CR_KME_BIMC_CMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxx000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:11</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Write high then low to clear Sent Ack in bit9.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;sent</td><td align="left">Ack indicating transmission of CMD0/1/2 contents to<br>the memories. Use this to check that SEND has taken place. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;send</td><td align="left">Write 1 to initiate command transmission of CMD0/1/2 contents to the<br>memories. Otherwise zero this field if writing other fields. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. rw<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_CMD1">CR_KME_BIMC_CMD1 - Transmit command to memories on the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3b0<br>
  Verilog Macro Address = `CR_KME_BIMC_CMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Indicate memory type the command is targetted at. cfg<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_CMD0">CR_KME_BIMC_CMD0 - Transmit command to memories on the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3b4<br>
  Verilog Macro Address = `CR_KME_BIMC_CMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field to transmit along BIMC memory chain. rw<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXCMD2">CR_KME_BIMC_RXCMD2 - Command received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3b8<br>
  Verilog Macro Address = `CR_KME_BIMC_RXCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction for memory. ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXCMD1">CR_KME_BIMC_RXCMD1 - Command received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3bc<br>
  Verilog Macro Address = `CR_KME_BIMC_RXCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory type. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field transmitted/returned. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXCMD0">CR_KME_BIMC_RXCMD0 - Command received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3c0<br>
  Verilog Macro Address = `CR_KME_BIMC_RXCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;DATA</td><td align="left">Data field received from BIMC memory chain<br>Type: ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXRSP2">CR_KME_BIMC_RXRSP2 - Response [71:64] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3c4<br>
  Verilog Macro Address = `CR_KME_BIMC_RXRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge rxrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXRSP1">CR_KME_BIMC_RXRSP1 - Response [63:32] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3c8<br>
  Verilog Macro Address = `CR_KME_BIMC_RXRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_RXRSP0">CR_KME_BIMC_RXRSP0 - Response [31:0] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3cc<br>
  Verilog Macro Address = `CR_KME_BIMC_RXRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_POLLRSP2">CR_KME_BIMC_POLLRSP2 - ECC/parity error polling response [71:64] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3d0<br>
  Verilog Macro Address = `CR_KME_BIMC_POLLRSP2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge pollrsp reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [71:64] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_POLLRSP1">CR_KME_BIMC_POLLRSP1 - ECC/parity error polling response [63:32] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3d4<br>
  Verilog Macro Address = `CR_KME_BIMC_POLLRSP1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [63:32] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_POLLRSP0">CR_KME_BIMC_POLLRSP0 - ECC/parity polling response [31:0] received from the BIMC memory chain. (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3d8<br>
  Verilog Macro Address = `CR_KME_BIMC_POLLRSP0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field [31:0] received from BIMC memory chain. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_DBGCMD2">CR_KME_BIMC_DBGCMD2 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3dc<br>
  Verilog Macro Address = `CR_KME_BIMC_DBGCMD2<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack</td><td align="left">Set to 1 to acknowledge dbgcmd reg has been read.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;rxflag</td><td align="left">Indicates register content is valid.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;opcode</td><td align="left">OpCode field instruction (should match transmitted value). ro<br>ENCODINGS<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_DBGCMD1">CR_KME_BIMC_DBGCMD1 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3e0<br>
  Verilog Macro Address = `CR_KME_BIMC_DBGCMD1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;memtype</td><td align="left">Memory-type field. ro<br>ENCODINGS =><br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem</td><td align="left">Memory number to target. Value is typically greater than 0. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Data field to transmit. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_BIMC_DBGCMD0">CR_KME_BIMC_DBGCMD0 - Non-response command received from the BIMC memory chain. ex. write cmd, unanswered autopoll (Function Deprecated)</a></b><br>
  Offset (byte space) = 32'h3e4<br>
  Verilog Macro Address = `CR_KME_BIMC_DBGCMD0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;data</td><td align="left">Data field received from BIMC memory chain or<br>data field to transmit depending on context. ro<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_im_available">CR_KME_im_available - Interface Monitor Status register</a></b><br>
  Offset (byte space) = 32'h3ec<br>
  Verilog Macro Address = `CR_KME_IM_AVAILABLE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_00000000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
This regster will allow software to read status for all of the<br>KME Interface Monitor blocks.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip3_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip3_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip2_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip2_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip1_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip1_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip0_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip0_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip3_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip3_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip2_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip2_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip1_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip1_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip0_bank_hi</td><td align="left">upper bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip0_bank_lo</td><td align="left">lower bank is ready to be read<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_im_consumed">CR_KME_im_consumed - Interface Monitor Clear register</a></b><br>
  Offset (byte space) = 32'h3f0<br>
  Verilog Macro Address = `CR_KME_IM_CONSUMED<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_00000000_00000000<br>
  Access = RW (32-bit only)<br>
</p>
This regster will allow software to clear the read status<br>status for all of the Interface Monitor blocks. Software<br>must write a 1 to clear the status. A read of this register<br>will always return all 0s.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip3_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip3_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip2_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip2_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip1_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip1_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip0_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip0_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip3_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip3_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip2_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip2_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip1_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip1_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip0_bank_hi</td><td align="left">upper clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip0_bank_lo</td><td align="left">lower clear ready status<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_tready_override">CR_KME_tready_override - This is to override TREADY signals at input and output interfaces.</a></b><br>
  Offset (byte space) = 32'h3f4<br>
  Verilog Macro Address = `CR_KME_TREADY_OVERRIDE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxx0_00000000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:09</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;txc_tready_override</td><td align="left">TXC TREADY override. Write 1 to simulate backpressure to TXC.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_7_tready_override</td><td align="left">Engine 7 (CDDIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_6_tready_override</td><td align="left">Engine 6 (CDDIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_5_tready_override</td><td align="left">Engine 5 (CDDIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_4_tready_override</td><td align="left">Engine 4 (CDDIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_3_tready_override</td><td align="left">Engine 3 (CCEIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_2_tready_override</td><td align="left">Engine 2 (CCEIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_1_tready_override</td><td align="left">Engine 1 (CCEIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;engine_0_tready_override</td><td align="left">Engine 0 (CCEIP) TREADY override. Write 1 to simulate backpressure from this engine.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_regs_sa_ctrl">CR_KME_regs_sa_ctrl - (Deprecated) Statistic Accumulator (SA) Control register</a></b><br>
  Offset (byte space) = 32'h3f8<br>
  Verilog Macro Address = `CR_KME_REGS_SA_CTRL<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:13</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_ctrl_spare2</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">12:08</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_event_sel</td><td align="left">Event Select<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_ctrl_spare1</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_snap</td><td align="left">Snapshot all SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_clear_live</td><td align="left">Clear all SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_capability">CR_KME_sa_snapshot_ia_capability - SA_SNAPSHOT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h3fc<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The SA_SNAPSHOT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to SA_SNAPSHOT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_status">CR_KME_sa_snapshot_ia_status - SA_SNAPSHOT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h400<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_STATUS<br>
  Reset Value = 32'b00000001_xxxxxxxx_xxxxxxxx_xxx11111<br>
  Access = RO (32-bit only)<br>
</p>
The SA_SNAPSHOT indirect access status register is used to provide<br>information about SA_SNAPSHOT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 31<br>indicating a memory with 32 entries.<br>Reset value is <i>31</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_wdata_part0">CR_KME_sa_snapshot_ia_wdata_part0 - SA_SNAPSHOT Indirect Access Write Data Register (SA_SNAPSHOT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h404<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;upper</td><td align="left">Snapshot view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_wdata_part1">CR_KME_sa_snapshot_ia_wdata_part1 - SA_SNAPSHOT Indirect Access Write Data Register (SA_SNAPSHOT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h408<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;lower</td><td align="left">Snapshot view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_config">CR_KME_sa_snapshot_ia_config - SA_SNAPSHOT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h40c<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xxx00000<br>
  Access = CFG (32-bit only)<br>
</p>
The SA_SNAPSHOT indirect access config register is used to initiate<br>read/write accesses to the SA_SNAPSHOT table. The data to be written<br>is provided via the SA_SNAPSHOT_IA_WData register(s). Read<br>data is returned via the SA_SNAPSHOT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>SA_SNAPSHOT table has 32 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_rdata_part0">CR_KME_sa_snapshot_ia_rdata_part0 - SA_SNAPSHOT Indirect Access Read Data Register (SA_SNAPSHOT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h410<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;upper</td><td align="left">Snapshot view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_snapshot_ia_rdata_part1">CR_KME_sa_snapshot_ia_rdata_part1 - SA_SNAPSHOT Indirect Access Read Data Register (SA_SNAPSHOT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h414<br>
  Verilog Macro Address = `CR_KME_SA_SNAPSHOT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;lower</td><td align="left">Snapshot view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_capability">CR_KME_sa_count_ia_capability - SA_COUNT Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h418<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The SA_COUNT indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to SA_COUNT Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_status">CR_KME_sa_count_ia_status - SA_COUNT Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h41c<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_STATUS<br>
  Reset Value = 32'b00000001_xxxxxxxx_xxxxxxxx_xxx11111<br>
  Access = RO (32-bit only)<br>
</p>
The SA_COUNT indirect access status register is used to provide<br>information about SA_COUNT indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>1</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 31<br>indicating a memory with 32 entries.<br>Reset value is <i>31</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_wdata_part0">CR_KME_sa_count_ia_wdata_part0 - SA_COUNT Indirect Access Write Data Register (SA_COUNT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h420<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;upper</td><td align="left">live view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_wdata_part1">CR_KME_sa_count_ia_wdata_part1 - SA_COUNT Indirect Access Write Data Register (SA_COUNT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h424<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_WDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;lower</td><td align="left">live view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_config">CR_KME_sa_count_ia_config - SA_COUNT Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h428<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xxx00000<br>
  Access = CFG (32-bit only)<br>
</p>
The SA_COUNT indirect access config register is used to initiate<br>read/write accesses to the SA_COUNT table. The data to be written<br>is provided via the SA_COUNT_IA_WData register(s). Read<br>data is returned via the SA_COUNT_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>SA_COUNT table has 32 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_rdata_part0">CR_KME_sa_count_ia_rdata_part0 - SA_COUNT Indirect Access Read Data Register (SA_COUNT_Part1_t)</a></b><br>
  Offset (byte space) = 32'h42c<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:18</td><td valign="top"></td><td align="left" valign="top">&nbsp;unused</td><td align="left">unused<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">17:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;upper</td><td align="left">live view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_count_ia_rdata_part1">CR_KME_sa_count_ia_rdata_part1 - SA_COUNT Indirect Access Read Data Register (SA_COUNT_Part0_t)</a></b><br>
  Offset (byte space) = 32'h430<br>
  Verilog Macro Address = `CR_KME_SA_COUNT_IA_RDATA_PART1<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;lower</td><td align="left">live view of SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_idle_components">CR_KME_idle_components - Idle Components</a></b><br>
  Offset (byte space) = 32'h434<br>
  Verilog Macro Address = `CR_KME_IDLE_COMPONENTS<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxx0000_00000000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:12</td><td valign="top"></td><td align="left" valign="top">&nbsp;num_key_tlvs_in_flight</td><td align="left">This is internally a 32-bit register but we are using 20-bits to get an idea.<br>This tells you how many internal TLVs are in flight within the KME.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">11</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip0_key_tlv_rsm_idle</td><td align="left">CDDIP0 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">10</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip1_key_tlv_rsm_idle</td><td align="left">CDDIP1 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip2_key_tlv_rsm_idle</td><td align="left">CDDIP2 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;cddip3_key_tlv_rsm_idle</td><td align="left">CDDIP3 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip0_key_tlv_rsm_idle</td><td align="left">CCEIP0 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip1_key_tlv_rsm_idle</td><td align="left">CCEIP1 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip2_key_tlv_rsm_idle</td><td align="left">CCEIP2 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;cceip3_key_tlv_rsm_idle</td><td align="left">CCEIP3 Key TLV RSM FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;no_key_tlv_in_flight</td><td align="left">No Key TLVs in flight.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_parser_idle</td><td align="left">TLV Parser is Idle.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;drng_idle</td><td align="left">DRNG is Idle.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;kme_slv_empty</td><td align="left">KME Slave Incoming FIFO is empty.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip_encrypt_kop_fifo_override">CR_KME_cceip_encrypt_kop_fifo_override - CCEIP Encrypt KOP Override.</a></b><br>
  Offset (byte space) = 32'h438<br>
  Verilog Macro Address = `CR_KME_CCEIP_ENCRYPT_KOP_FIFO_OVERRIDE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_status_data_fifo</td><td align="left">GCM Status Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_sb_data_fifo</td><td align="left">TLV Sideband Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdf_cmd_fifo</td><td align="left">KDF Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdfstream_cmd_fifo</td><td align="left">KDF Stream Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;keyfilter_cmd_fifo</td><td align="left">Key Filter Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_tag_data_fifo</td><td align="left">GCM Tag Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_cmd_fifo</td><td align="left">GCM Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cceip_validate_kop_fifo_override">CR_KME_cceip_validate_kop_fifo_override - CCEIP Validate KOP Override.</a></b><br>
  Offset (byte space) = 32'h43c<br>
  Verilog Macro Address = `CR_KME_CCEIP_VALIDATE_KOP_FIFO_OVERRIDE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_status_data_fifo</td><td align="left">GCM Status Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_sb_data_fifo</td><td align="left">TLV Sideband Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdf_cmd_fifo</td><td align="left">KDF Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdfstream_cmd_fifo</td><td align="left">KDF Stream Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;keyfilter_cmd_fifo</td><td align="left">Key Filter Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_tag_data_fifo</td><td align="left">GCM Tag Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_cmd_fifo</td><td align="left">GCM Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_cddip_decrypt_kop_fifo_override">CR_KME_cddip_decrypt_kop_fifo_override - CDDIP Decrypt KOP Override.</a></b><br>
  Offset (byte space) = 32'h440<br>
  Verilog Macro Address = `CR_KME_CDDIP_DECRYPT_KOP_FIFO_OVERRIDE<br>
  Reset Value = 32'bxxxxxxxx_xxxxxxxx_xxxxxxxx_x0000000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:07</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_status_data_fifo</td><td align="left">GCM Status Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;tlv_sb_data_fifo</td><td align="left">TLV Sideband Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdf_cmd_fifo</td><td align="left">KDF Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;kdfstream_cmd_fifo</td><td align="left">KDF Stream Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;keyfilter_cmd_fifo</td><td align="left">Key Filter Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_tag_data_fifo</td><td align="left">GCM Tag Data FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;gcm_cmd_fifo</td><td align="left">GCM Command FIFO override.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_global_ctrl">CR_KME_sa_global_ctrl - Global Control register</a></b><br>
  Offset (byte space) = 32'h444<br>
  Verilog Macro Address = `CR_KME_SA_GLOBAL_CTRL<br>
  Reset Value = 32'h0000_0000<br>
  Access = RW (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:02</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_snap</td><td align="left">Snapshot all SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_clear_live</td><td align="left">Clear all SA counters<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_ctrl_ia_capability">CR_KME_sa_ctrl_ia_capability - SA_CTRL Indirect Access Capability Register</a></b><br>
  Offset (byte space) = 32'h448<br>
  Verilog Macro Address = `CR_KME_SA_CTRL_IA_CAPABILITY<br>
  Reset Value = 32'hxxxx_xxxx<br>
  Access = RO (32-bit only)<br>
</p>
The SA_CTRL indirect access capability register is used to give<br>the status of all the indirect access operation capabilites<br>that can be handled;<br>Refer to SA_CTRL Config register for descriptions of the indirect<br>access operations.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;mem_type</td><td align="left">MEM_TYPE<br>0 = <i>SPRAM</i><br>SPRAM memory<br>1 = <i>SRFRAM</i><br>SRFRAM memory<br>2 = <i>REG</i><br>REG memory<br>3 = <i>TCAM</i><br>TCAM memory<br>4 = <i>MEM_TYPE_4</i><br>Reserved memory type<br>5 = <i>MEM_TYPE_5</i><br>Reserved memory type<br>6 = <i>MEM_TYPE_6</i><br>Reserved memory type<br>7 = <i>MEM_TYPE_7</i><br>Reserved memory type<br>8 = <i>MEM_TYPE_8</i><br>Reserved memory type<br>9 = <i>MEM_TYPE_9</i><br>Reserved memory type<br>10 = <i>MEM_TYPE_10</i><br>Reserved memory type<br>11 = <i>MEM_TYPE_11</i><br>Reserved memory type<br>12 = <i>MEM_TYPE_12</i><br>Reserved memory type<br>13 = <i>MEM_TYPE_13</i><br>Reserved memory type<br>14 = <i>MEM_TYPE_14</i><br>Reserved memory type<br>15 = <i>MEM_TYPE_15</i><br>Reserved memory type<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:16</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">15</td><td valign="top"></td><td align="left" valign="top">&nbsp;ack_error</td><td align="left">1 = ack_error operation is supported; 0 = ack_error operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">14</td><td valign="top"></td><td align="left" valign="top">&nbsp;sim_tmo</td><td align="left">1 = sim_tmo operation is supported; 0 = sim_tmo operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">13:10</td><td valign="top"></td><td align="left" valign="top">&nbsp;reserved_op</td><td align="left">reserved_op are reserved bits that don't map to any operations supported<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">09</td><td valign="top"></td><td align="left" valign="top">&nbsp;compare</td><td align="left">1 = compare operation is supported; 0 = compare operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">08</td><td valign="top"></td><td align="left" valign="top">&nbsp;set_init_start</td><td align="left">1 = set_init_start operation is supported; 0 = set_init_start operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">07</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize_inc</td><td align="left">1 = initialize_inc operation is supported; 0 = initialize_inc operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">06</td><td valign="top"></td><td align="left" valign="top">&nbsp;initialize</td><td align="left">1 = initialze operation is supported; 0 = initialize operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">05</td><td valign="top"></td><td align="left" valign="top">&nbsp;reset</td><td align="left">1 = reset operation is supported; 0 = reset operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04</td><td valign="top"></td><td align="left" valign="top">&nbsp;disabled</td><td align="left">1 = disabled operation is supported; 0 = disabled operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">03</td><td valign="top"></td><td align="left" valign="top">&nbsp;enable</td><td align="left">1 = enable operation is supported; 0 = enable operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">02</td><td valign="top"></td><td align="left" valign="top">&nbsp;write</td><td align="left">1 = write operation is supported; 0 = write operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">01</td><td valign="top"></td><td align="left" valign="top">&nbsp;read</td><td align="left">1 = read operation is supported; 0 = read operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">00</td><td valign="top"></td><td align="left" valign="top">&nbsp;nop</td><td align="left">1 = nop operation is supported; 0 = nop operation is NOT supported;<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_ctrl_ia_status">CR_KME_sa_ctrl_ia_status - SA_CTRL Indirect Access Status Register</a></b><br>
  Offset (byte space) = 32'h44c<br>
  Verilog Macro Address = `CR_KME_SA_CTRL_IA_STATUS<br>
  Reset Value = 32'b00000000_xxxxxxxx_xxxxxxxx_xxx11111<br>
  Access = RO (32-bit only)<br>
</p>
The SA_CTRL indirect access status register is used to provide<br>information about SA_CTRL indirect accesses.<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:29</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;code</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the status of the indirect access. Commands should only be<br>issued when this status indicates READY. Errors are signalled with<br>a status that is not READY and not BUSY. Errors must be acknowledged<br>before any other commands will be accepted.<br>0 = <i>READY</i><br>Ready for access.<br>1 = <i>BUSY</i><br>Busy with current command.<br>2 = <i>TMO</i><br>Timed out on current command.<br>3 = <i>OVR</i><br>Command overrun, command issued when machine not ready.<br>4 = <i>NXM</i><br>Command attempted access to illegal offset.<br>5 = <i>UOP</i><br>Unsupported opcode. Command opcode is not supported.<br>7 = <i>PDN</i><br>Memory is in power-down state.<br>Reset value is <i>READY</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">28:24</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;datawords</td><td align="left">FIELD ACCESS: RO<br><br>Indicates the number of registers in the indirect access data<br>register array minus one.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">23:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"> acc=RO</td><td align="left" valign="top">&nbsp;addr</td><td align="left">FIELD ACCESS: RO<br><br>While the access controller is in the init state then this will<br>read zero (representing a memory with a single entry) which is how<br>the memory will behave. After an enable command is issued and the<br>controller enters the ready state then this will be 31<br>indicating a memory with 32 entries.<br>Reset value is <i>31</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p>Flag legend: acc=access</p><p></p>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_ctrl_ia_wdata_part0">CR_KME_sa_ctrl_ia_wdata_part0 - SA_CTRL Indirect Access Write Data Register (SA_CTRL_t)</a></b><br>
  Offset (byte space) = 32'h450<br>
  Verilog Macro Address = `CR_KME_SA_CTRL_IA_WDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_event_sel</td><td align="left">Event Select<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_ctrl_ia_config">CR_KME_sa_ctrl_ia_config - SA_CTRL Indirect Access Config Register</a></b><br>
  Offset (byte space) = 32'h454<br>
  Verilog Macro Address = `CR_KME_SA_CTRL_IA_CONFIG<br>
  Reset Value = 32'b0000xxxx_xxxxxxxx_xxxxxxxx_xxx00000<br>
  Access = CFG (32-bit only)<br>
</p>
The SA_CTRL indirect access config register is used to initiate<br>read/write accesses to the SA_CTRL table. The data to be written<br>is provided via the SA_CTRL_IA_WData register(s). Read<br>data is returned via the SA_CTRL_IA_RData register(s).<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:28</td><td valign="top"></td><td align="left" valign="top">&nbsp;op</td><td align="left">The operation requested of the table.<br>0 = <i>NOP</i><br>Do nothing.<br>1 = <i>READ</i><br>Read Table.<br>2 = <i>WRITE</i><br>Write Table.<br>3 = <i>ENABLE</i><br>The memory intializes in a low power state. It needs to be taken<br>out of this state before reads and writes are enabled. Execute this<br>operation to exit the power-down state.<br>Note that when in this state the underlying table "appears" as a<br>single entry table to the hardware and the software. As a convenience<br>this single entry can be written directly via the write data registers<br>without the need to effect the config/status command/response<br>access protocol. As such any writes to those registers while the memory<br>is disabled are reflected directly to the hardware.<br>4 = <i>DISABLED</i><br>To put the memory back into its power-down state execute this.<br>The state of the memory can be examined by reading the status<br>register which returns with an addr field of zero when the<br>memory is disabled. Note that in the disabled mode, the table<br>behaves exactly as if it has a single entry.<br>5 = <i>RESET</i><br>Reset each table entry to that defined by the RDB definition. This<br>command requires only a single register write.<br>6 = <i>INITIALIZE</i><br>Init each table entry to the value provided by the write data<br>register(s) from a start entry up to a maximum entry number provided<br>in the addr field of the indirect access configuration register. Use<br>a SET_INIT_START command to define the starting entry.<br>7 = <i>INITIALIZE_INC</i><br>Similar to initialize but increment the write data for each<br>successive entry.<br>This command increments some N least significant bits of the<br>table entry. N may be zero in which case this command behaves the<br>same as the INITIALIZE command.<br>In the general case N may be determined by setting the write data<br>to all ones and commanding INITIALIZE_INC with an addr field of 1.<br>N is the number of bits that are zero in entry 1.<br>8 = <i>SET_INI_START</i><br>Set the start point for an initialization to the addr field of<br>the indirect access configuration register. To initialize a table<br>from entry A to entry B, first issue SET_INIT_START with a<br>command address of A, then issue INITIALIZE with a command address<br>of B.<br>9 = <i>COMPARE</i><br>TCAM ONLY. Compare Operation.<br>14 = <i>SIM_TMO</i><br>Simulate a timeout condition for software testing.<br>15 = <i>ACK_ERROR</i><br>Acknowledge and clear error conditions.<br>Reset value is <i>NOP</i>.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">27:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;Reserved</td><td align="left">Reserved bits must be written with 0.  A read returns an unknown value.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;addr</td><td align="left">Indicates the address of the entry to be read or written. The<br>SA_CTRL table has 32 entries.<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_sa_ctrl_ia_rdata_part0">CR_KME_sa_ctrl_ia_rdata_part0 - SA_CTRL Indirect Access Read Data Register (SA_CTRL_t)</a></b><br>
  Offset (byte space) = 32'h458<br>
  Verilog Macro Address = `CR_KME_SA_CTRL_IA_RDATA_PART0<br>
  Reset Value = 32'h0000_0000<br>
  Access = RO (32-bit only)<br>
</p>
<table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:05</td><td valign="top"></td><td align="left" valign="top">&nbsp;spare</td><td align="left">Spare control register<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
  <tr><td align="center" valign="top">04:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;sa_event_sel</td><td align="left">Event Select<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
<p>
  <b><a ID="CR_KME_kdf_test_key_size_config">CR_KME_kdf_test_key_size_config - KDF Test Key Size register</a></b><br>
  Offset (byte space) = 32'h45c<br>
  Verilog Macro Address = `CR_KME_KDF_TEST_KEY_SIZE_CONFIG<br>
  Reset Value = 32'h0000_0000<br>
  Access = CFG (32-bit only)<br>
</p>
KDF Test Key Size<br><br><table border=1 align="center" width="100%" cellpadding="0">
  <tr bgcolor="#C0CFF0"><th align="center" width="5%">Bit Field</th><th align="center" width="8%">Flags</th><th align="center" width="25%">Field Name</th><th align="center" width="52%">Description</th><th align="center" width="10%">Properties/Attributes</th></tr>
  <tr><td align="center" valign="top">31:00</td><td valign="top"></td><td align="left" valign="top">&nbsp;key_size</td><td align="left">KDF test key size in number of bits<br>Reset value is <i>0</i> decimal.<br></td><td align="left">&nbsp;</td></tr>
</table>
<p><A HREF="#Regs_Registers">Return to CR_KME Regs Table</A></p>
</body>
</html>
