module vga_sync (clk, hsync, vsync, xpos, ypos);

input logic clk;
output logic vsync, hsync;
output logic [9:0] xpos, ypos;

logic [9:0] h_cnt = 10'h3FF, y_cnt = 10'h3FF;

parameter H_front_t = 16, H_sync_t = 96

assign xpos = h_cnt - H_blank_t;
assign ypos = v_cnt - V_blank_t;

endmodule