#ifndef CACHE_SIM_HPP
#define CACHE_SIM_HPP

#include <cstdlib>
#include <iostream>
#include <fstream>
#include <sstream>

#define READ "r"
#define WRITE "w"
#define FULL_TAG_SIZE 32

using  namespace std;

enum WriteAllocatePolicy {
    NO_WRITE_ALLOCATE = 0,
    WRITE_ALLOCATE = 1
};


class CacheLine {
private:
    unsigned int tag;
    bool valid;
    bool dirty;
    unsigned int LRU;
public:
    CacheLine(unsigned int initialLRU = 0);
    ~CacheLine();
    unsigned int getTag();
    bool getValid();
    bool getDirty();
    unsigned int getLRU();
    void setTag(unsigned int tag);
    void setValid(bool valid);
    void setDirty(bool dirty);
    void setLRU(unsigned int LRU);
    bool compareTag(unsigned int outsideTag);
};

class CacheSet {
private:
    unsigned int numWays;
    unsigned int lineCount;
    CacheLine* lines;
public:
    CacheSet();
    CacheSet(unsigned int numWays);
    ~CacheSet();
    void initSet(unsigned int numWays);
    unsigned int getWay(unsigned int tag);
    void updateLRU(unsigned int way);
    bool insertLine(unsigned int tag);
    bool isLineInSet(unsigned int tag);
    CacheLine* findLine(unsigned int tag);
    CacheLine* removeLine();
    CacheLine* removeLine(unsigned int way);
    bool writeToLine(unsigned int tag);
    bool readFromLine(unsigned int tag);
    void updateDirty(unsigned int way, bool dirty);
};

class Cache {
private:
    unsigned int MemCyc; // Memory cycles
    unsigned int BSize; // Block size in bytes (given in log2)
    unsigned int L1Size, L2Size; // L1 and L2 size in bytes (given in log2)
    unsigned int L1Assoc, L2Assoc; // L1 and L2 associativity (given in log2)
    unsigned int L1Cyc, L2Cyc; // L1 and L2 access time in cycles
    unsigned int WrAlloc; // Write allocate policy (0 = no write allocate, 1 = write allocate)

    unsigned int L1Reads, L1ReadMisses, L1Writes, L1WriteMisses; // L1 cache stats
    unsigned int L2Reads, L2ReadMisses, L2Writes, L2WriteMisses; // L2 cache stats
    unsigned int totalL1Cycles, totalL2Cycles, totalMemCycles; // total cycles for each cache and memory

    unsigned int BlockSize; // 2^BSize in bytes
    unsigned int L1OffsetBits, L2OffsetBits; // number of bits for offset (Bsize)
    unsigned int L1IndexBits, L2IndexBits; // number of bits for index (Lsize - Bsize - Associativity)
    unsigned int L1TagBits, L2TagBits; // number of bits for tag (32 - IndexBits - OffsetBits)

    unsigned int L1NumBlocks, L2NumBlocks; // number of blocks in L1 and L2 (2^LSize/2^BSize)
    unsigned int L1NumSets, L2NumSets; // number of sets in L1 and L2 (2^IndexBits)
    unsigned int L1NumWays, L2NumWays; // number of ways in L1 and L2 (2^L1Assoc, 2^L2Assoc)

    CacheSet *L1Sets, *L2Sets;
public:
    Cache(unsigned int MemCyc, unsigned int BSize, unsigned int L1Size, unsigned int L2Size,
            unsigned int L1Assoc, unsigned int L2Assoc, unsigned int L1Cyc, unsigned int L2Cyc,
            unsigned int WrAlloc);
    ~Cache();
    unsigned int getL1Reads();
    unsigned int getL1ReadMisses();
    unsigned int getL1Writes();
    unsigned int getL1WriteMisses();
    unsigned int getL2Reads();
    unsigned int getL2ReadMisses();
    unsigned int getL2Writes();
    unsigned int getL2WriteMisses();
    unsigned int getTotalL1Cycles();
    unsigned int getTotalL2Cycles();
    unsigned int getTotalMemCycles();
    void readFromCache(unsigned int fullTag);
    void writeToCache(unsigned int fullTag);
    void L1MissHandler(unsigned int L1Tag, unsigned int L1index);
    void L2MissHandler(unsigned int L1Tag, unsigned int L1Index, 
                           unsigned int L2Tag, unsigned int L2index);
};

#endif // CACHE_SIM_HPP