; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_31(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, i32 %10) local_unnamed_addr !dbg !7 {
  %12 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %13 = shl i32 %12, 9, !dbg !11
  %14 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %15 = shl i32 %14, 2, !dbg !12
  %16 = and i32 %15, 508, !dbg !12
  %17 = or disjoint i32 %13, %16, !dbg !13
  %18 = srem i32 %17, 16, !dbg !14
  %19 = sext i32 %17 to i64, !dbg !15
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !15
  %21 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %20, i1 true) #3, !dbg !16
  %22 = sext i32 %18 to i64, !dbg !17
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !17
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %23, i1 true) #3, !dbg !18
  %25 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !19
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %25, i1 true) #3, !dbg !20
  %27 = getelementptr float, ptr addrspace(1) %3, i64 %22, !dbg !21
  %28 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !22
  %29 = extractvalue { i32, i32, i32, i32 } %28, 0, !dbg !22
  %30 = extractvalue { i32, i32, i32, i32 } %28, 1, !dbg !22
  %31 = extractvalue { i32, i32, i32, i32 } %28, 2, !dbg !22
  %32 = extractvalue { i32, i32, i32, i32 } %28, 3, !dbg !22
  %33 = bitcast i32 %29 to float, !dbg !22
  %34 = bitcast i32 %30 to float, !dbg !22
  %35 = bitcast i32 %31 to float, !dbg !22
  %36 = bitcast i32 %32 to float, !dbg !22
  %37 = getelementptr float, ptr addrspace(1) %4, i64 %22, !dbg !23
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %39 = getelementptr float, ptr addrspace(1) %5, i64 %22, !dbg !25
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !26
  %41 = getelementptr float, ptr addrspace(1) %6, i64 %19, !dbg !27
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 true) #3, !dbg !28
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %7, i1 true) #3, !dbg !29
  %44 = fadd float %33, 0x3EE4F8B580000000, !dbg !30
  %45 = fadd float %34, 0x3EE4F8B580000000, !dbg !30
  %46 = fadd float %35, 0x3EE4F8B580000000, !dbg !30
  %47 = fadd float %36, 0x3EE4F8B580000000, !dbg !30
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i = icmp eq i32 %48, 0, !dbg !31
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i = icmp eq i32 %49, 0, !dbg !31
  br i1 %.not.i, label %55, label %50, !dbg !31

50:                                               ; preds = %11
  br i1 %.not1.i, label %53, label %51, !dbg !31

51:                                               ; preds = %50
  %52 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %44) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

53:                                               ; preds = %50
  %54 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %44) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

55:                                               ; preds = %11
  br i1 %.not1.i, label %58, label %56, !dbg !31

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.f(float %44) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.f(float %44) #3, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %51, %53, %56, %58
  %.0.i = phi float [ %52, %51 ], [ %54, %53 ], [ %57, %56 ], [ %59, %58 ], !dbg !31
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i1 = icmp eq i32 %60, 0, !dbg !31
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i4 = icmp eq i32 %61, 0, !dbg !31
  br i1 %.not.i1, label %67, label %62, !dbg !31

62:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %65, label %63, !dbg !31

63:                                               ; preds = %62
  %64 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %45) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

65:                                               ; preds = %62
  %66 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %45) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

67:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %70, label %68, !dbg !31

68:                                               ; preds = %67
  %69 = tail call float @llvm.nvvm.sqrt.rn.f(float %45) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

70:                                               ; preds = %67
  %71 = tail call float @llvm.nvvm.sqrt.approx.f(float %45) #3, !dbg !31
  br label %__nv_sqrtf.exit5, !dbg !31

__nv_sqrtf.exit5:                                 ; preds = %63, %65, %68, %70
  %.0.i3 = phi float [ %64, %63 ], [ %66, %65 ], [ %69, %68 ], [ %71, %70 ], !dbg !31
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i6 = icmp eq i32 %72, 0, !dbg !31
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i9 = icmp eq i32 %73, 0, !dbg !31
  br i1 %.not.i6, label %79, label %74, !dbg !31

74:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %77, label %75, !dbg !31

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #3, !dbg !31
  br label %__nv_sqrtf.exit10, !dbg !31

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #3, !dbg !31
  br label %__nv_sqrtf.exit10, !dbg !31

79:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %82, label %80, !dbg !31

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #3, !dbg !31
  br label %__nv_sqrtf.exit10, !dbg !31

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #3, !dbg !31
  br label %__nv_sqrtf.exit10, !dbg !31

__nv_sqrtf.exit10:                                ; preds = %75, %77, %80, %82
  %.0.i8 = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !31
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !31
  %.not.i11 = icmp eq i32 %84, 0, !dbg !31
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !31
  %.not1.i14 = icmp eq i32 %85, 0, !dbg !31
  br i1 %.not.i11, label %91, label %86, !dbg !31

86:                                               ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %89, label %87, !dbg !31

87:                                               ; preds = %86
  %88 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %47) #3, !dbg !31
  br label %__nv_sqrtf.exit15, !dbg !31

89:                                               ; preds = %86
  %90 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %47) #3, !dbg !31
  br label %__nv_sqrtf.exit15, !dbg !31

91:                                               ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %94, label %92, !dbg !31

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.f(float %47) #3, !dbg !31
  br label %__nv_sqrtf.exit15, !dbg !31

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.f(float %47) #3, !dbg !31
  br label %__nv_sqrtf.exit15, !dbg !31

__nv_sqrtf.exit15:                                ; preds = %87, %89, %92, %94
  %.0.i13 = phi float [ %88, %87 ], [ %90, %89 ], [ %93, %92 ], [ %95, %94 ], !dbg !31
  %96 = extractvalue { i32, i32, i32, i32 } %21, 3, !dbg !16
  %97 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !18
  %98 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !20
  %99 = extractvalue { i32, i32, i32, i32 } %21, 2, !dbg !16
  %100 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !18
  %101 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !20
  %102 = extractvalue { i32, i32, i32, i32 } %21, 1, !dbg !16
  %103 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !18
  %104 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !20
  %105 = extractvalue { i32, i32, i32, i32 } %21, 0, !dbg !16
  %106 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !18
  %107 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !20
  %108 = bitcast i32 %43 to float, !dbg !29
  %109 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !28
  %110 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !28
  %111 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !28
  %112 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !28
  %113 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !26
  %114 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !26
  %115 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !26
  %116 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !26
  %117 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !24
  %118 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !24
  %119 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !24
  %120 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !24
  %121 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !32
  %122 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !32
  %123 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !32
  %124 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !32
  %125 = insertelement <4 x i32> poison, i32 %96, i64 0, !dbg !16
  %126 = insertelement <4 x i32> %125, i32 %99, i64 1, !dbg !16
  %127 = insertelement <4 x i32> %126, i32 %102, i64 2, !dbg !16
  %128 = insertelement <4 x i32> %127, i32 %105, i64 3, !dbg !16
  %129 = bitcast <4 x i32> %128 to <4 x float>, !dbg !16
  %130 = insertelement <4 x i32> poison, i32 %97, i64 0, !dbg !18
  %131 = insertelement <4 x i32> %130, i32 %100, i64 1, !dbg !18
  %132 = insertelement <4 x i32> %131, i32 %103, i64 2, !dbg !18
  %133 = insertelement <4 x i32> %132, i32 %106, i64 3, !dbg !18
  %134 = bitcast <4 x i32> %133 to <4 x float>, !dbg !18
  %135 = fadd <4 x float> %129, %134, !dbg !33
  %136 = insertelement <4 x i32> poison, i32 %98, i64 0, !dbg !20
  %137 = insertelement <4 x i32> %136, i32 %101, i64 1, !dbg !20
  %138 = insertelement <4 x i32> %137, i32 %104, i64 2, !dbg !20
  %139 = insertelement <4 x i32> %138, i32 %107, i64 3, !dbg !20
  %140 = bitcast <4 x i32> %139 to <4 x float>, !dbg !20
  %141 = fsub <4 x float> %135, %140, !dbg !34
  %142 = insertelement <4 x i32> poison, i32 %109, i64 0, !dbg !28
  %143 = insertelement <4 x i32> %142, i32 %110, i64 1, !dbg !28
  %144 = insertelement <4 x i32> %143, i32 %111, i64 2, !dbg !28
  %145 = insertelement <4 x i32> %144, i32 %112, i64 3, !dbg !28
  %146 = bitcast <4 x i32> %145 to <4 x float>, !dbg !28
  %147 = insertelement <4 x i32> poison, i32 %113, i64 0, !dbg !26
  %148 = insertelement <4 x i32> %147, i32 %114, i64 1, !dbg !26
  %149 = insertelement <4 x i32> %148, i32 %115, i64 2, !dbg !26
  %150 = insertelement <4 x i32> %149, i32 %116, i64 3, !dbg !26
  %151 = bitcast <4 x i32> %150 to <4 x float>, !dbg !26
  %152 = insertelement <4 x i32> poison, i32 %117, i64 0, !dbg !24
  %153 = insertelement <4 x i32> %152, i32 %118, i64 1, !dbg !24
  %154 = insertelement <4 x i32> %153, i32 %119, i64 2, !dbg !24
  %155 = insertelement <4 x i32> %154, i32 %120, i64 3, !dbg !24
  %156 = bitcast <4 x i32> %155 to <4 x float>, !dbg !24
  %157 = insertelement <4 x float> poison, float %124, i64 0, !dbg !35
  %158 = insertelement <4 x float> %157, float %123, i64 1, !dbg !35
  %159 = insertelement <4 x float> %158, float %122, i64 2, !dbg !35
  %160 = insertelement <4 x float> %159, float %121, i64 3, !dbg !35
  %161 = fmul <4 x float> %141, %160, !dbg !35
  %162 = fmul <4 x float> %161, %156, !dbg !36
  %163 = fadd <4 x float> %162, %151, !dbg !37
  %164 = fadd <4 x float> %163, %146, !dbg !38
  %165 = fcmp ogt <4 x float> %164, zeroinitializer, !dbg !39
  %166 = extractelement <4 x float> %164, i64 3, !dbg !40
  %167 = fmul float %166, %108, !dbg !41
  %168 = extractelement <4 x float> %164, i64 2, !dbg !40
  %169 = fmul float %168, %108, !dbg !41
  %170 = extractelement <4 x float> %164, i64 1, !dbg !40
  %171 = fmul float %170, %108, !dbg !41
  %172 = extractelement <4 x float> %164, i64 0, !dbg !40
  %173 = fmul float %172, %108, !dbg !41
  %174 = extractelement <4 x i1> %165, i64 3, !dbg !42
  %175 = select i1 %174, float %166, float %167, !dbg !42
  %176 = extractelement <4 x i1> %165, i64 2, !dbg !42
  %177 = select i1 %176, float %168, float %169, !dbg !42
  %178 = extractelement <4 x i1> %165, i64 1, !dbg !42
  %179 = select i1 %178, float %170, float %171, !dbg !42
  %180 = extractelement <4 x i1> %165, i64 0, !dbg !42
  %181 = select i1 %180, float %172, float %173, !dbg !42
  %bc = bitcast <4 x float> %135 to <4 x i32>, !dbg !43
  %182 = extractelement <4 x i32> %bc, i64 3, !dbg !43
  %bc16 = bitcast <4 x float> %135 to <4 x i32>, !dbg !43
  %183 = extractelement <4 x i32> %bc16, i64 2, !dbg !43
  %bc17 = bitcast <4 x float> %135 to <4 x i32>, !dbg !43
  %184 = extractelement <4 x i32> %bc17, i64 1, !dbg !43
  %bc18 = bitcast <4 x float> %135 to <4 x i32>, !dbg !43
  %185 = extractelement <4 x i32> %bc18, i64 0, !dbg !43
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %182, i32 %183, i32 %184, i32 %185, ptr addrspace(1) %20, i1 true) #3, !dbg !43
  %186 = getelementptr float, ptr addrspace(1) %8, i64 %19, !dbg !44
  %187 = bitcast float %166 to i32, !dbg !40
  %188 = bitcast float %168 to i32, !dbg !40
  %189 = bitcast float %170 to i32, !dbg !40
  %190 = bitcast float %172 to i32, !dbg !40
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %187, i32 %188, i32 %189, i32 %190, ptr addrspace(1) %186, i1 true) #3, !dbg !40
  %191 = getelementptr float, ptr addrspace(1) %9, i64 %19, !dbg !45
  %192 = bitcast float %175 to i32, !dbg !46
  %193 = bitcast float %177 to i32, !dbg !46
  %194 = bitcast float %179 to i32, !dbg !46
  %195 = bitcast float %181 to i32, !dbg !46
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %192, i32 %193, i32 %194, i32 %195, ptr addrspace(1) %191, i1 true) #3, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwenbachk7fsh6e4mf3hve2tztf32uy362gd5flt6dlabcwtgftr.py", directory: "inductor_cache/we")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_31, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_31, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_31", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_convolution_31", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 26, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 31, scope: !7)
!24 = !DILocation(line: 30, column: 36, scope: !7)
!25 = !DILocation(line: 31, column: 31, scope: !7)
!26 = !DILocation(line: 31, column: 36, scope: !7)
!27 = !DILocation(line: 32, column: 31, scope: !7)
!28 = !DILocation(line: 32, column: 36, scope: !7)
!29 = !DILocation(line: 33, column: 20, scope: !7)
!30 = !DILocation(line: 38, column: 18, scope: !7)
!31 = !DILocation(line: 39, column: 26, scope: !7)
!32 = !DILocation(line: 41, column: 19, scope: !7)
!33 = !DILocation(line: 35, column: 18, scope: !7)
!34 = !DILocation(line: 36, column: 18, scope: !7)
!35 = !DILocation(line: 44, column: 19, scope: !7)
!36 = !DILocation(line: 45, column: 20, scope: !7)
!37 = !DILocation(line: 46, column: 20, scope: !7)
!38 = !DILocation(line: 47, column: 20, scope: !7)
!39 = !DILocation(line: 49, column: 20, scope: !7)
!40 = !DILocation(line: 53, column: 37, scope: !7)
!41 = !DILocation(line: 50, column: 20, scope: !7)
!42 = !DILocation(line: 51, column: 35, scope: !7)
!43 = !DILocation(line: 52, column: 39, scope: !7)
!44 = !DILocation(line: 53, column: 25, scope: !7)
!45 = !DILocation(line: 54, column: 25, scope: !7)
!46 = !DILocation(line: 54, column: 37, scope: !7)
!47 = !DILocation(line: 54, column: 4, scope: !7)
