
---------- Begin Simulation Statistics ----------
final_tick                                 1080820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180037                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   312766                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.42                       # Real time elapsed on the host
host_tick_rate                               94657743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055677                       # Number of instructions simulated
sim_ops                                       3571213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1080820000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430887                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24194                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            460028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             235953                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430887                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194934                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486244                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11223                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12229                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349800                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1930235                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24289                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342762                       # Number of branches committed
system.cpu.commit.bw_lim_events                592595                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          878512                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055677                       # Number of instructions committed
system.cpu.commit.committedOps                3571213                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2313153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1144414     49.47%     49.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178704      7.73%     57.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       170191      7.36%     64.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227249      9.82%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       592595     25.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2313153                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72876                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516991                       # Number of committed integer instructions.
system.cpu.commit.loads                        488202                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20185      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2812303     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11124      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1079      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469164     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3571213                       # Class of committed instruction
system.cpu.commit.refs                         658172                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055677                       # Number of Instructions Simulated
system.cpu.committedOps                       3571213                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314434                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314434                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8205                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34040                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48650                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4434                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1017532                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4666284                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289881                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1133227                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24352                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88157                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570585                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1979                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189218                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      486244                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    239801                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2202390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4552                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2821693                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           662                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179954                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             325614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247176                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.044278                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2553149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1214443     47.57%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73396      2.87%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59093      2.31%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74770      2.93%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1131447     44.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2553149                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118224                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65029                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215810800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215810400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8695600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8694800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       555200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       554800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4454000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4406800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4406000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4435200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77440000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77503600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1642058000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28756                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372540                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.516257                       # Inst execution rate
system.cpu.iew.exec_refs                       761685                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189210                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690393                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                602856                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                917                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199399                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4449678                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572475                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34313                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4097005                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3302                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9230                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24352                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15397                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39317                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29428                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20768                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7988                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5752215                       # num instructions consuming a value
system.cpu.iew.wb_count                       4074908                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566552                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3258927                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.508080                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4081905                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6351496                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3525165                       # number of integer regfile writes
system.cpu.ipc                               0.760784                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760784                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26173      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3237162     78.36%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1809      0.04%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41667      1.01%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4291      0.10%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1260      0.03%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6751      0.16%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14804      0.36%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13631      0.33%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7001      0.17%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2068      0.05%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               558007     13.51%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178476      4.32%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24843      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13378      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4131321                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88990                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179148                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85611                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             128536                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4016158                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10654899                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3989297                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5199668                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4448584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4131321                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1094                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          878454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18259                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            362                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1315099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2553149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669754                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1157448     45.33%     45.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172705      6.76%     52.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298160     11.68%     63.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337048     13.20%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587788     23.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2553149                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528957                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239913                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           350                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9095                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2312                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               602856                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199399                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1542683                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2702051                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836365                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4903014                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   340010                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13019                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4177                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11994780                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4591237                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6288162                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1163010                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73844                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24352                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170047                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1385125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151860                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7292464                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19365                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                862                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204995                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6170283                       # The number of ROB reads
system.cpu.rob.rob_writes                     9140381                       # The number of ROB writes
system.cpu.timesIdled                            1468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37610                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              428                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          665                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            665                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1330                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7901                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12013                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13347                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11184275                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28951725                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17359                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4100                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23376                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                933                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2086                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2086                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17359                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7604                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49448                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57052                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1421568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10247                       # Total snoops (count)
system.l2bus.snoopTraffic                       85312                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29689                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014753                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120564                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29251     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      438      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29689                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20188800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18701411                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3145599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236504                       # number of overall hits
system.cpu.icache.overall_hits::total          236504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3296                       # number of overall misses
system.cpu.icache.overall_misses::total          3296                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164798800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164798800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164798800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164798800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       239800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49999.635922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49999.635922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49999.635922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49999.635922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2621                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2621                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2621                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131700400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131700400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131700400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131700400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010930                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010930                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010930                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010930                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50248.149561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50248.149561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50248.149561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50248.149561                       # average overall mshr miss latency
system.cpu.icache.replacements                   2365                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3296                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164798800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164798800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49999.635922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49999.635922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131700400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131700400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010930                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50248.149561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50248.149561                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.471239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              216648                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.605920                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.471239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            482221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           482221                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665992                       # number of overall hits
system.cpu.dcache.overall_hits::total          665992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34141                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34141                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34141                       # number of overall misses
system.cpu.dcache.overall_misses::total         34141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1646323198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1646323198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1646323198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1646323198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       700133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       700133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       700133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       700133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048764                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048764                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48221.293987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48221.293987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48221.293987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48221.293987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30982                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.341146                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1774                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2770                       # number of writebacks
system.cpu.dcache.writebacks::total              2770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21722                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4405                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16824                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    569621200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    569621200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    569621200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254390067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824011267                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017738                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017738                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017738                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45866.913600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45866.913600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45866.913600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57750.298978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48978.320673                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1542737600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1542737600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48169.906641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48169.906641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468753200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468753200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45360.286433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45360.286433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103585598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103585598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48999.809839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48999.809839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2085                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100868000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100868000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48377.937650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48377.937650                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4405                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4405                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254390067                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254390067                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57750.298978                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57750.298978                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.174548                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631932                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.995696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.295838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.878710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954272                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          803                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.215820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.784180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417090                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             809                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4924                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          885                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6618                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            809                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4924                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          885                       # number of overall hits
system.l2cache.overall_hits::total               6618                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7495                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3520                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12824                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7495                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3520                       # number of overall misses
system.l2cache.overall_misses::total            12824                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121732800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    513074400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244548730                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    879355930                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121732800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    513074400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244548730                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    879355930                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2618                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12419                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4405                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19442                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2618                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12419                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4405                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19442                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603511                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799092                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659603                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603511                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799092                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659603                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67292.868988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68455.557038                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69474.071023                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68571.111198                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67292.868988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68455.557038                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69474.071023                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68571.111198                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1330                       # number of writebacks
system.l2cache.writebacks::total                 1330                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12799                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13347                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107260800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    453007200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215957547                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776225547                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107260800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    453007200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215957547                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32476688                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808702235                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602867                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.795233                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658317                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602867                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.795233                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686503                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59292.868988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60505.836784                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61649.314017                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60647.358934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59292.868988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60505.836784                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61649.314017                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59264.029197                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60590.562299                       # average overall mshr miss latency
system.l2cache.replacements                      9311                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          548                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          548                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32476688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32476688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59264.029197                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59264.029197                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          748                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              748                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92085600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92085600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2086                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2086                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641419                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641419                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68823.318386                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68823.318386                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81369600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81369600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639501                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639501                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60996.701649                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60996.701649                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          809                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          885                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5870                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3520                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11486                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121732800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    420988800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244548730                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787270330                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2618                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10333                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4405                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17356                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690985                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595858                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799092                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661788                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67292.868988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68375.637486                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69474.071023                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68541.731673                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11465                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107260800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371637600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215957547                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694855947                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690985                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595471                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.795233                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660578                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59292.868988                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60399.414920                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61649.314017                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60606.711470                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.653909                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25321                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9311                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719472                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.633689                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   275.988695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2347.465502                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   936.669003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.897020                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003329                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067380                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.573112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033666                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906166                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1269                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2827                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1817                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.309814                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.690186                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314199                       # Number of tag accesses
system.l2cache.tags.data_accesses              314199                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1080820000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          479168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7487                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13347                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1330                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107118669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443337466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    207427694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32449437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              790333265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107118669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107118669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78755019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78755019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78755019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107118669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443337466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    207427694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32449437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869088285                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16739032400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321233                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                   499258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   260.72                       # Real time elapsed on the host
host_tick_rate                               60058500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    83750669                       # Number of instructions simulated
sim_ops                                     130164527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015658                       # Number of seconds simulated
sim_ticks                                 15658212400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2122853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24787                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2123287                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2122059                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2122853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              794                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2123426                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      55                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 331244999                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64581932                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24787                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2122624                       # Number of branches committed
system.cpu.commit.bw_lim_events              27691490                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          323225                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             81694992                       # Number of instructions committed
system.cpu.commit.committedOps              126593314                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     39053045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.241573                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.261197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       107396      0.28%      0.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8902188     22.80%     23.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       130747      0.33%     23.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2221224      5.69%     29.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     27691490     70.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39053045                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        968                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                 126568352                       # Number of committed integer instructions.
system.cpu.commit.loads                      12876949                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24823      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        107153156     84.64%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12876833     10.17%     94.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6537485      5.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          648      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         126593314                       # Class of committed instruction
system.cpu.commit.refs                       19415082                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    81694992                       # Number of Instructions Simulated
system.cpu.committedOps                     126593314                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.479167                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.479167                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               4920012                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              127187769                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2343020                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  27648583                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25162                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4206802                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    12905053                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6538308                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     2123426                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4368125                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      34724504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   106                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       82603693                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   50324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.054244                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4393913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2122114                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.110169                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           39143579                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.268736                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.395952                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4477455     11.44%     11.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1579941      4.04%     15.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2688425      6.87%     22.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   597799      1.53%     23.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 29799959     76.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             39143579                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1220                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      386                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   7146148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   7146148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   7146148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   7146148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   7146148800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   7146149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1946643600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1946704800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1946630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1946621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    50663632400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                24799                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2122839                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.235630                       # Inst execution rate
system.cpu.iew.exec_refs                     19443358                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6538308                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   66388                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12959787                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                11                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6539810                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           126916540                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12905050                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23522                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             126660471                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25162                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   197                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            73557                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          408                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        82838                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1678                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            408                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          197                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24602                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 378244093                       # num instructions consuming a value
system.cpu.iew.wb_count                     126658868                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.305991                       # average fanout of values written-back
system.cpu.iew.wb_producers                 115739301                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.235589                       # insts written-back per cycle
system.cpu.iew.wb_sent                      126659159                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                308760937                       # number of integer regfile reads
system.cpu.int_regfile_writes               117972839                       # number of integer regfile writes
system.cpu.ipc                               2.086956                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.086956                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             24912      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             107192235     84.61%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   71      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 26      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12927614     10.20%     94.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6538054      5.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             179      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            653      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              126683993                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1124                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2252                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1094                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1472                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              126657957                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          292510094                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    126657774                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         127238675                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  126916519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 126683993                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          323225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               781                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39143579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.236393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.777347                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               66561      0.17%      0.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              386317      0.99%      1.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6735384     17.21%     18.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14994360     38.31%     56.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16960957     43.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39143579                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.236231                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4368125                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           6461175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6285661                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12959787                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6539810                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                23689088                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         39145531                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  115298                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             182431759                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2736586                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4458656                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     40                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             666145289                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              127087694                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           183142715                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  29739640                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1117                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25162                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4804461                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   710954                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1514                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        309855645                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            362                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12147467                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    138278094                       # The number of ROB reads
system.cpu.rob.rob_writes                   253923646                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            139                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            86                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 38                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               37600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              92500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  63                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               100                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  6                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                113                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.044248                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.206561                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      108     95.58%     95.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  113                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                64796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4368085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4368085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4368085                       # number of overall hits
system.cpu.icache.overall_hits::total         4368085                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           40                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             40                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           40                       # number of overall misses
system.cpu.icache.overall_misses::total            40                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2103200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2103200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2103200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2103200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4368125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4368125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4368125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4368125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        52580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        52580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        52580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        52580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1713200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1713200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1713200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1713200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51915.151515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51915.151515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51915.151515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51915.151515                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4368085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4368085                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           40                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            40                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2103200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2103200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4368125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4368125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        52580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        52580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1713200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1713200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51915.151515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51915.151515                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.906250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8736282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8736282                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     19369570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19369570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19369570                       # number of overall hits
system.cpu.dcache.overall_hits::total        19369570                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           58                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           58                       # number of overall misses
system.cpu.dcache.overall_misses::total            58                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2352800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2352800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2352800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2352800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     19369628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19369628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19369628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19369628                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40565.517241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40565.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40565.517241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40565.517241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1357600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1357600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1357600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1386396                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39929.411765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39929.411765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39929.411765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37470.162162                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12831443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12831443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           52                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2008000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12831495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12831495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38615.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38615.384615                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1017600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1017600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36342.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36342.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6538127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6538127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       344800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       344800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6538133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6538133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       340000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56666.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 515                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.918919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   806.999722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.000278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          806                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38739293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38739293                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  26                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 26                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                44                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           26                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               44                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1616000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1182400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2798400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1616000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1182400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2798400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.787879                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529412                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.628571                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.787879                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529412                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.628571                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62153.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65688.888889                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        63600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62153.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65688.888889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        63600                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1416000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1038400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2454400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1416000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1038400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2454400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.787879                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.628571                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.787879                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.628571                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54461.538462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57688.888889                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55781.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54461.538462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57688.888889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55781.818182                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       284400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       284400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56880                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56880                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1616000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       858000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2474000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.787879                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.464286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.609375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62153.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63435.897436                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1416000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       754000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2170000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.787879                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.609375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54461.538462                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55641.025641                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    158                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.674419                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.000206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   921.664324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1879.000991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1117.334479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225016                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.272787                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034668                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1261                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2835                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1261                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2835                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.307861                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.692139                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1155                       # Number of tag accesses
system.l2cache.tags.data_accesses                1155                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  15658212400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             102183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              73572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 175754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        102183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            102183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            8175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  8175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            8175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            102183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             73572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                183929                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16874418800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               51186795                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 79623791                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.64                       # Real time elapsed on the host
host_tick_rate                               82470133                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84026586                       # Number of instructions simulated
sim_ops                                     130712613                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000135                       # Number of seconds simulated
sim_ticks                                   135386400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                61728                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2919                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58937                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27428                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61728                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            34300                       # Number of indirect misses.
system.cpu.branchPred.lookups                   68374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4582                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2346                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318465                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175414                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2974                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56491                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84857                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           58499                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275917                       # Number of instructions committed
system.cpu.commit.committedOps                 548086                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       283394                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.934007                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.652400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        89303     31.51%     31.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44094     15.56%     47.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30856     10.89%     57.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34284     12.10%     70.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84857     29.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       283394                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530806                       # Number of committed integer instructions.
system.cpu.commit.loads                         72403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408601     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1921      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68901     12.57%     90.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45303      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548086                       # Class of committed instruction
system.cpu.commit.refs                         119296                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275917                       # Number of Instructions Simulated
system.cpu.committedOps                        548086                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.226695                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.226695                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          106                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          141                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          302                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            34                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 31716                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 629035                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    90520                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    171168                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3008                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3580                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77797                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           115                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49190                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       68374                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     49073                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        205471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   731                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         322385                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           338                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6016                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202011                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              32010                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.952489                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             299992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.144871                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.892540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   119330     39.78%     39.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16843      5.61%     45.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8681      2.89%     48.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11313      3.77%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   143825     47.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               299992                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37403                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    20001                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29173200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29173200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29172800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29172800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29172800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29172800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       468800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       147600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       147200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       147600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       147600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1494800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1494400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1390000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1496800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12922400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12883600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12905600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12889600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      234042400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3667                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    59291                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.722835                       # Inst execution rate
system.cpu.iew.exec_refs                       126910                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      49128                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   20108                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 81292                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                298                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51836                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              606565                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77782                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5438                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                583121                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     55                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   128                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3008                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   211                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5153                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8891                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4943                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3251                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            416                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    654650                       # num instructions consuming a value
system.cpu.iew.wb_count                        581131                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620405                       # average fanout of values written-back
system.cpu.iew.wb_producers                    406148                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.716955                       # insts written-back per cycle
system.cpu.iew.wb_sent                         581826                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   867783                       # number of integer regfile reads
system.cpu.int_regfile_writes                  453516                       # number of integer regfile writes
system.cpu.ipc                               0.815199                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.815199                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3453      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                437591     74.35%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1924      0.33%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   420      0.07%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1095      0.19%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 380      0.06%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  196      0.03%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3520      0.60%     76.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3542      0.60%     76.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7214      1.23%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                218      0.04%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                75341     12.80%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47973      8.15%     99.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3844      0.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1845      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 588556                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24215                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48480                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23921                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26630                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 560888                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1429954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       557210                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            638462                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     606116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    588556                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 449                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           58490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1327                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            255                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        75999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        299992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.961906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.591353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               92501     30.83%     30.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               32192     10.73%     41.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45619     15.21%     56.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               53594     17.87%     74.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               76086     25.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          299992                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.738893                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       49131                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2476                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1832                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                81292                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51836                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  250767                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           338466                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   23354                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615392                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    993                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93060                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    709                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    95                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1585673                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 621594                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              691179                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    171948                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2181                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3008                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4664                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    75812                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             39289                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           930748                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3958                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                226                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5047                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            245                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       805122                       # The number of ROB reads
system.cpu.rob.rob_writes                     1229861                       # The number of ROB writes
system.cpu.timesIdled                             861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4841                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               78                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             12                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           40                       # Transaction distribution
system.membus.trans_dist::CleanEvict              568                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           625                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 648                       # Request fanout histogram
system.membus.reqLayer2.occupancy              567654                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1395846                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2390                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           152                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2926                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 13                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2390                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6028                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7260                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       128512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   161920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               673                       # Total snoops (count)
system.l2bus.snoopTraffic                        2688                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3092                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.027814                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.164465                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3006     97.22%     97.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                       86      2.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3092                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              492799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2050326                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2412000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       135386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46903                       # number of overall hits
system.cpu.icache.overall_hits::total           46903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2170                       # number of overall misses
system.cpu.icache.overall_misses::total          2170                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51083600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51083600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51083600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51083600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        49073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49073                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23540.829493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23540.829493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23540.829493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23540.829493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2010                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2010                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2010                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2010                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42777200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42777200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42777200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42777200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040959                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040959                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040959                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040959                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21282.189055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21282.189055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21282.189055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21282.189055                       # average overall mshr miss latency
system.cpu.icache.replacements                   2010                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2170                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51083600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51083600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23540.829493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23540.829493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42777200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42777200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040959                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21282.189055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21282.189055                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4429846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2266                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1954.918800                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            100156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           100156                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118904                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118904                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118904                       # number of overall hits
system.cpu.dcache.overall_hits::total          118904                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          643                       # number of overall misses
system.cpu.dcache.overall_misses::total           643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28694400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28694400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28694400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28694400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005379                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005379                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005379                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44625.816485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44625.816485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44625.816485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44625.816485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          112                       # number of writebacks
system.cpu.dcache.writebacks::total               112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          338                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           73                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14500000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3838725                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18338725                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42899.408284                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42899.408284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42899.408284                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52585.273973                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44619.768856                       # average overall mshr miss latency
system.cpu.dcache.replacements                    410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26971200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26971200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72594                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44070.588235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44070.588235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12801600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12801600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41699.022801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41699.022801                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1723200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1723200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55587.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55587.096774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1698400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1698400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54787.096774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54787.096774                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           73                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           73                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3838725                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3838725                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52585.273973                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52585.273973                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19539291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          13625.725941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.321675                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.678325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814767                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          547                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            239504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           239504                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1611                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             148                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1777                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1611                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            148                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total               1777                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           397                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           189                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               641                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          397                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          189                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           55                       # number of overall misses
system.l2cache.overall_misses::total              641                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26824000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12828400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3646341                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     43298741                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26824000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12828400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3646341                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     43298741                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2008                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          337                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           73                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2418                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2008                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          337                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           73                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2418                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.197709                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.560831                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.753425                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.265095                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.197709                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.560831                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.753425                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.265095                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67566.750630                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67875.132275                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66297.109091                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67548.737910                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67566.750630                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67875.132275                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66297.109091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67548.737910                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             40                       # number of writebacks
system.l2cache.writebacks::total                   40                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          188                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           55                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            8                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          648                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23648000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11268000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3206341                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     38122341                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23648000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11268000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3206341                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       480389                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     38602730                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.197709                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.557864                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.753425                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.264682                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.197709                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.557864                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.753425                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.267990                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59566.750630                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59936.170213                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58297.109091                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59566.157813                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59566.750630                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59936.170213                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58297.109091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60048.625000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59572.114198                       # average overall mshr miss latency
system.l2cache.replacements                       658                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           28                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            8                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       480389                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       480389                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60048.625000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60048.625000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           23                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             23                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1592400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1592400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69234.782609                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69234.782609                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1408400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1408400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61234.782609                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61234.782609                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1611                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          141                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1770                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          166                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          618                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26824000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11236000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3646341                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41706341                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2008                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          307                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2388                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.197709                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.540717                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.753425                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.258794                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67566.750630                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67686.746988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66297.109091                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67485.988673                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          397                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          165                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          617                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23648000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9859600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3206341                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36713941                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.197709                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.537459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.753425                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.258375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59566.750630                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59755.151515                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58297.109091                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59503.956240                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17239                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4754                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.626210                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.712766                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1119.288059                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1788.861351                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1017.557420                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.580404                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.273264                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.436734                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032124                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1078                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2424                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263184                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736816                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                39314                       # Number of tag accesses
system.l2cache.tags.data_accesses               39314                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    135386400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               41472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2560                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2560                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              397                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              188                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           55                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            8                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  648                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            40                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  40                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          187670253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           88871556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     25999657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3781768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              306323235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     187670253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         187670253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18908842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18908842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18908842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         187670253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          88871556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     25999657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3781768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             325232076                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
