Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 20 14:38:25 2020
| Host         : DESKTOP-GHLJFHM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: bcd_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.153        0.000                      0                19418        0.059        0.000                      0                19418        4.450        0.000                       0                 10006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.950}        9.900           101.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.153        0.000                      0                19418        0.059        0.000                      0                19418        4.450        0.000                       0                 10006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X37Y77         FDCE                                         r  PC_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X37Y77         FDCE                                         r  PC_reg[14]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X37Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[14]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X37Y77         FDCE                                         r  PC_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X37Y77         FDCE                                         r  PC_reg[21]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X37Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[21]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X36Y77         FDCE                                         r  PC_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  PC_reg[23]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X36Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[23]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X36Y77         FDCE                                         r  PC_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  PC_reg[26]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X36Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[26]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X36Y77         FDCE                                         r  PC_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  PC_reg[28]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X36Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[28]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X37Y77         FDCE                                         r  PC_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X37Y77         FDCE                                         r  PC_reg[5]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X37Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X37Y77         FDCE                                         r  PC_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X37Y77         FDCE                                         r  PC_reg[6]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X37Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.395ns  (logic 2.551ns (27.152%)  route 6.844ns (72.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.585    14.480    PC[31]_i_1_n_3
    SLICE_X36Y77         FDCE                                         r  PC_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X36Y77         FDCE                                         r  PC_reg[7]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X36Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.633    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.551ns (27.054%)  route 6.878ns (72.946%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.688 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.618    14.514    PC[31]_i_1_n_3
    SLICE_X38Y77         FDCE                                         r  PC_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.421    14.688    clk_IBUF_BUFG
    SLICE_X38Y77         FDCE                                         r  PC_reg[25]/C
                         clock pessimism              0.186    14.874    
                         clock uncertainty           -0.035    14.838    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.169    14.669    PC_reg[25]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 ID_EX_Rt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 2.551ns (27.187%)  route 6.832ns (72.813%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.685 - 9.900 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.539     5.085    clk_IBUF_BUFG
    SLICE_X33Y71         FDCE                                         r  ID_EX_Rt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  ID_EX_Rt_reg[2]/Q
                         net (fo=4, routed)           1.041     6.545    ID_EX_Rt[2]
    SLICE_X33Y69         LUT6 (Prop_lut6_I3_O)        0.297     6.842 f  EX_MEM_Data_In[31]_i_8/O
                         net (fo=2, routed)           0.801     7.643    EX_MEM_Data_In[31]_i_8_n_3
    SLICE_X30Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.767 r  EX_MEM_Data_In[31]_i_3/O
                         net (fo=32, routed)          0.839     8.606    EXforwardB[0]
    SLICE_X36Y68         LUT5 (Prop_lut5_I2_O)        0.124     8.730 r  EX_MEM_Data_In[16]_i_1/O
                         net (fo=6, routed)           1.039     9.769    B_forwarded[16]
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.893 r  IF_ID_PC[2]_i_59/O
                         net (fo=1, routed)           0.000     9.893    IF_ID_PC[2]_i_59_n_3
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.443    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.671 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.559    11.230    branch_ctrl/data4
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.313    11.543 f  IF_ID_PC[2]_i_7/O
                         net (fo=3, routed)           0.310    11.853    IF_ID_PC[2]_i_7_n_3
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.977 f  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.878    12.855    BranchHazard
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.979 f  IF_ID_PC_next[30]_i_3/O
                         net (fo=57, routed)          0.793    13.772    IF_ID_PC_next[30]_i_3_n_3
    SLICE_X37Y76         LUT6 (Prop_lut6_I2_O)        0.124    13.896 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.572    14.468    PC[31]_i_1_n_3
    SLICE_X37Y74         FDCE                                         r  PC_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       1.418    14.685    clk_IBUF_BUFG
    SLICE_X37Y74         FDCE                                         r  PC_reg[10]/C
                         clock pessimism              0.186    14.871    
                         clock uncertainty           -0.035    14.835    
    SLICE_X37Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.630    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                  0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[14]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[38][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.758%)  route 0.253ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.552     1.458    clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  EX_MEM_Data_In_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  EX_MEM_Data_In_reg[14]_rep__1/Q
                         net (fo=64, routed)          0.253     1.852    data_memory/RAM_data_reg[1][31]_0[14]
    SLICE_X36Y19         FDRE                                         r  data_memory/RAM_data_reg[38][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.822     1.973    data_memory/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  data_memory/RAM_data_reg[38][14]/C
                         clock pessimism             -0.250     1.723    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.070     1.793    data_memory/RAM_data_reg[38][14]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[132][16]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.561     1.467    clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  EX_MEM_Data_In_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  EX_MEM_Data_In_reg[16]_rep/Q
                         net (fo=64, routed)          0.219     1.850    data_memory/RAM_data_reg[129][31]_0[16]
    SLICE_X43Y47         FDCE                                         r  data_memory/RAM_data_reg[132][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.834     1.985    data_memory/clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  data_memory/RAM_data_reg[132][16]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X43Y47         FDCE (Hold_fdce_C_D)         0.046     1.786    data_memory/RAM_data_reg[132][16]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[26]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[139][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.323%)  route 0.210ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.561     1.467    clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  EX_MEM_Data_In_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.148     1.615 r  EX_MEM_Data_In_reg[26]_rep/Q
                         net (fo=64, routed)          0.210     1.825    data_memory/RAM_data_reg[129][31]_0[26]
    SLICE_X41Y47         FDCE                                         r  data_memory/RAM_data_reg[139][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.834     1.985    data_memory/clk_IBUF_BUFG
    SLICE_X41Y47         FDCE                                         r  data_memory/RAM_data_reg[139][26]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X41Y47         FDCE (Hold_fdce_C_D)         0.019     1.759    data_memory/RAM_data_reg[139][26]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[16]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[138][16]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.310%)  route 0.224ns (57.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.561     1.467    clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  EX_MEM_Data_In_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  EX_MEM_Data_In_reg[16]_rep/Q
                         net (fo=64, routed)          0.224     1.855    data_memory/RAM_data_reg[129][31]_0[16]
    SLICE_X45Y48         FDCE                                         r  data_memory/RAM_data_reg[138][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.835     1.986    data_memory/clk_IBUF_BUFG
    SLICE_X45Y48         FDCE                                         r  data_memory/RAM_data_reg[138][16]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X45Y48         FDCE (Hold_fdce_C_D)         0.046     1.787    data_memory/RAM_data_reg[138][16]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[26]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[141][26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.986%)  route 0.213ns (59.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.561     1.467    clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  EX_MEM_Data_In_reg[26]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.148     1.615 r  EX_MEM_Data_In_reg[26]_rep/Q
                         net (fo=64, routed)          0.213     1.828    data_memory/RAM_data_reg[129][31]_0[26]
    SLICE_X40Y47         FDCE                                         r  data_memory/RAM_data_reg[141][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.834     1.985    data_memory/clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  data_memory/RAM_data_reg[141][26]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X40Y47         FDCE (Hold_fdce_C_D)         0.019     1.759    data_memory/RAM_data_reg[141][26]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[66][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.376%)  route 0.281ns (66.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.552     1.458    clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  EX_MEM_Data_In_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  EX_MEM_Data_In_reg[13]_rep__0/Q
                         net (fo=64, routed)          0.281     1.880    data_memory/RAM_data_reg[65][31]_0[13]
    SLICE_X39Y18         FDRE                                         r  data_memory/RAM_data_reg[66][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.823     1.974    data_memory/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  data_memory/RAM_data_reg[66][13]/C
                         clock pessimism             -0.250     1.724    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.066     1.790    data_memory/RAM_data_reg[66][13]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[21][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.682%)  route 0.225ns (60.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.558     1.464    clk_IBUF_BUFG
    SLICE_X34Y34         FDCE                                         r  EX_MEM_Data_In_reg[15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.148     1.612 r  EX_MEM_Data_In_reg[15]_rep__1/Q
                         net (fo=64, routed)          0.225     1.837    data_memory/RAM_data_reg[1][31]_0[15]
    SLICE_X36Y34         FDRE                                         r  data_memory/RAM_data_reg[21][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.826     1.977    data_memory/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  data_memory/RAM_data_reg[21][15]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.017     1.744    data_memory/RAM_data_reg[21][15]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ID_EX_PC_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            EX_MEM_PC_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.247ns (50.572%)  route 0.241ns (49.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.548     1.454    clk_IBUF_BUFG
    SLICE_X34Y73         FDCE                                         r  ID_EX_PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDCE (Prop_fdce_C_Q)         0.148     1.602 r  ID_EX_PC_reg[12]/Q
                         net (fo=1, routed)           0.241     1.843    ID_EX_PC[12]
    SLICE_X38Y71         LUT4 (Prop_lut4_I0_O)        0.099     1.942 r  EX_MEM_PC_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.942    EX_MEM_PC_reg[12]_i_1_n_3
    SLICE_X38Y71         FDCE                                         r  EX_MEM_PC_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.817     1.969    clk_IBUF_BUFG
    SLICE_X38Y71         FDCE                                         r  EX_MEM_PC_reg_reg[12]/C
                         clock pessimism             -0.250     1.719    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.120     1.839    EX_MEM_PC_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PC_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            IF_ID_PC_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.188ns (37.755%)  route 0.310ns (62.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.548     1.454    clk_IBUF_BUFG
    SLICE_X37Y75         FDCE                                         r  PC_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  PC_reg[18]/Q
                         net (fo=2, routed)           0.310     1.905    PC_reg_n_3_[18]
    SLICE_X30Y74         LUT2 (Prop_lut2_I0_O)        0.047     1.952 r  IF_ID_PC[18]_i_1/O
                         net (fo=1, routed)           0.000     1.952    IF_ID_PC[18]_i_1_n_3
    SLICE_X30Y74         FDCE                                         r  IF_ID_PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.813     1.965    clk_IBUF_BUFG
    SLICE_X30Y74         FDCE                                         r  IF_ID_PC_reg[18]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X30Y74         FDCE (Hold_fdce_C_D)         0.131     1.846    IF_ID_PC_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[69][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.063%)  route 0.299ns (67.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.552     1.458    clk_IBUF_BUFG
    SLICE_X35Y21         FDCE                                         r  EX_MEM_Data_In_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  EX_MEM_Data_In_reg[13]_rep__0/Q
                         net (fo=64, routed)          0.299     1.898    data_memory/RAM_data_reg[65][31]_0[13]
    SLICE_X37Y17         FDRE                                         r  data_memory/RAM_data_reg[69][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10005, routed)       0.824     1.975    data_memory/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  data_memory/RAM_data_reg[69][13]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.066     1.791    data_memory/RAM_data_reg[69][13]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.950 }
Period(ns):         9.900
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.900       7.745      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X40Y75   ID_EX_PC_next_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X32Y72   ID_EX_PC_next_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X39Y79   ID_EX_PC_next_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X39Y79   ID_EX_PC_next_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X34Y71   ID_EX_PC_next_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X34Y71   ID_EX_PC_next_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X32Y72   ID_EX_PC_next_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X32Y72   ID_EX_PC_next_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X36Y72   ID_EX_PC_next_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y79   ID_EX_PC_next_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y79   ID_EX_PC_next_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X9Y77    TH_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X8Y77    TH_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X9Y77    TH_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X9Y77    TH_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X8Y77    TH_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X49Y60   data_memory/RAM_data_reg[111][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X36Y56   data_memory/RAM_data_reg[111][19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X63Y90   data_memory/RAM_data_reg[111][21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X11Y81   TH_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X11Y81   TH_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X59Y59   data_memory/RAM_data_reg[111][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X59Y59   data_memory/RAM_data_reg[111][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X63Y90   data_memory/RAM_data_reg[111][21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X63Y90   data_memory/RAM_data_reg[111][22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X64Y61   data_memory/RAM_data_reg[111][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X54Y62   data_memory/RAM_data_reg[111][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X59Y59   data_memory/RAM_data_reg[111][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X63Y90   data_memory/RAM_data_reg[111][29]/C



