% BibTeX database for the MSc_Thesis.tex

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% TEMPLATES
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%% An article from a journal or magazine.
%
%article{
%  % Required fields:
%  author  = {},
%  title   = {},
%  journal = {},
%  year    = {},
%  % Optional fields:
%  volume  = {},
%  number  = {},
%  pages   = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% A book with an explicit publisher.
%
%book{
%  % Required fields:
%  author    = {}, % or editor
%  editor    = {},
%  title     = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  volume    = {},
%  number    = {},
%  series    = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% A work that is printed and bound, but without a named publisher or sponsoring institution.
%
%booklet{
%  % Required field:
%  title        = {},
%  % Optional fields:
%  author       = {},
%  howpublished = {},
%  address      = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% The same as INPROCEEDINGS}, included for Scribe compatibility.
%
%conference{
%}
%
%%%%% A part of a book, which may be a chapter (or section or whatever) and/or a range of pages.
%
%inbook{
%  % Required fields:
%  author    = {}, % or editor
%  editor    = {},
%  title     = {},
%  chapter   = {}, % and/or pages
%  pages     = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  volume    = {}, % or number
%  number    = {},
%  series    = {},
%  type      = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% A part of a book having its own title.
%
%incollection{
%  % Required fields:
%  author    = {},
%  title     = {},
%  booktitle = {},
%  publisher = {},
%  year      = {},
%  % Optional fields:
%  editor    = {},
%  volume    = {}, % or number
%  number    = {},
%  series    = {},
%  type      = {},
%  chapter   = {},
%  pages     = {},
%  address   = {},
%  edition   = {},
%  month     = {},
%  note      = {}
%}
%
%%%%% An article in a conference proceedings.
%
%inproceedings{
%  % Required fields:
%  author       = {},
%  title        = {},
%  booktitle    = {},
%  year         = {},
%  % Optional fields:
%  editor       = {},
%  volume       = {}, % or number
%  number       = {},
%  series       = {},
%  pages        = {},
%  address      = {},
%  month        = {},
%  organization = {},
%  publisher    = {},
%  note         = {}
%}
%
%%%%% Technical documentation.
%
%manual{
%  % Required field:
%  title        = {},
%  % Optional fields:
%  author       = {},
%  organization = {},
%  address      = {},
%  edition      = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% A Master's thesis.
%
%mastersthesis{
%  % Required fields:
%  author  = {},
%  title   = {},
%  school  = {},
%  year    = {},
%  % Optional fields:
%  type    = {},
%  address = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% Use this type when nothing else fits.
%
%misc{
%  % Required fields: none.
%  % Optional fields:
%  author       = {},
%  title        = {},
%  howpublished = {},
%  month        = {},
%  year         = {},
%  note         = {}
%}
%
%%%%% A PhD thesis.
%
%phdthesis{
%  % Required fields:
%  author  = {},
%  title   = {},
%  school  = {},
%  year    = {},
%  % Optional fields:
%  type    = {},
%  address = {},
%  month   = {},
%  note    = {}
%}
%
%%%%% The proceedings of a conference.
%
%proceedings{
%  % Required fields:
%  title        = {},
%  year         = {},
%  % Optional fields:
%  editor       = {},
%  volume       = {}, % or number
%  number       = {},
%  series       = {},
%  address      = {},
%  month        = {},
%  organization = {},
%  publisher    = {},
%  note         = {},
%}
%
%%%%% A report published by a school or other institution, usually numbered within a series.
%
%techreport{
%  % Required fields:
%  author      = {},
%  title       = {},
%  institution = {},
%  year        = {},
%  % Optional fields:
%  type        = {},
%  number      = {},
%  address     = {},
%  month       = {},
%  note        = {}
%}
%
%%%%% A document having an author and title, but not formally published.
%
%unpublished{
%  % Required fields:
%  author = {},
%  title  = {},
%  note   = {},
%  % Optional fields:
%  month  = {},
%  year   = {}
%}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% References
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@incollection{deSutter10,
year={2010},
isbn={978-1-4419-6344-4},
booktitle={Handbook of Signal Processing Systems},
editor={Bhattacharyya, Shuvra S. and Deprettere, Ed F. and Leupers, Rainer and Takala, Jarmo},
doi={10.1007/978-1-4419-6345-1_17},
title={{Coarse-Grained Reconfigurable Array Architectures}},
url={http://dx.doi.org/10.1007/978-1-4419-6345-1_17},
publisher={Springer US},
author={De Sutter, Bjorn and Raghavan, Praveen and Lambrechts, Andy},
pages={449--484},
language={English}
}

@article{Stone10,
 author = {Stone, John E. and Gohara, David and Shi, Guochun},
 title = {{OpenCL}: {A Parallel Programming Standard for Heterogeneous Computing Systems}},
 journal = {Computing in Science \& Engineering },
 issue_date = {May 2010},
 volume = {12},
 number = {3},
 month = may,
 year = {2010},
 issn = {0740-7475},
 pages = {66--73},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/MCSE.2010.69},
 doi = {10.1109/MCSE.2010.69},
 acmid = {1803953},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@misc{deSousa12,
  title={Reconfigurable coprocessor architecture template for nested loops and programming tool},
  author={de Sousa, J.T. and Martins, V.M.G. and Lourenco, N.C.C. and Santos, A.M.D. and do Rosario Ribeiro, N.G.},
  url={http://www.google.com/patents/US8276120},
  year={2012},
  month=sep # "~25",
  publisher={Google Patents},
  note={US Patent 8,276,120}
}

@inproceedings{Ebeling96,
 author = {Ebeling, Carl and Cronquist, Darren C. and Franklin, Paul},
 title = {{RaPiD - Reconfigurable Pipelined Datapath}},
 booktitle = {Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers},
 series = {FPL '96},
 year = {1996},
 isbn = {3-540-61730-2},
 pages = {126--135},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=647923.741212},
 acmid = {741212},
 publisher = {Springer-Verlag},
 address = {London, UK},
}

@article{Carta06,
year={2006},
issn={0922-5773},
journal={Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology},
volume={44},
number={1-2},
doi={10.1007/s11265-006-7512-7},
title={{Reconfigurable Coprocessor for Multimedia Application Domain}},
url={http://dx.doi.org/10.1007/s11265-006-7512-7},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable computing; digital signal processing; domain-specific a
rchitectures; multimedia},
author={Carta, Salvatore M. and Pani, Danilo and Raffo, Luigi},
pages={135--152},
language={English}
}

@INPROCEEDINGS{Heysters03, 
author={Heysters, P.M. and Smit, G.J.M.}, 
booktitle={Proceedings of the International Parallel and Distributed
                  Processing Symposium, 2003}, 
title={Mapping of {DSP} algorithms on the {MONTIUM} architecture}, 
year={2003}, 
month={April}, 
pages={6--}, 
keywords={digital signal processing chips;parallel algorithms;parallel architectures;reconfigurable architectures;system-on-chip;DSP algorithm mapping;MONTIUM architecture;battery operated mobile devices;course-grained reconfigurable architecture;digital signal processing algorithms;flexible high-performance architectures;programmable systems;Computer architecture;Digital signal processing;Energy efficiency;Hardware;Kernel;Reconfigurable architectures;Registers;Signal processing algorithms;Tiles;VLIW}, 
doi={10.1109/IPDPS.2003.1213333}, 
ISSN={1530-2075},}

@article{Canali09,
  title={Performance evolution of mobile web-based services},
  author={Canali, Claudia and Colajanni, Michele and Lancellotti, Riccardo},
  journal={Internet Computing, IEEE},
  volume={13},
  number={2},
  pages={60--68},
  year={2009},
  publisher={IEEE}
}

@ARTICLE{Mei05, 
author={Bingfeng Mei and Lambrechts, A. and Mignolet, J.-Y. and Verkest, D. and Lauwereins, R.}, 
journal={Design \& Test of Computers, IEEE}, 
title={Architecture exploration for a reconfigurable architecture template}, 
year={2005}, 
month={March}, 
volume={22}, 
number={2}, 
pages={90--101}, 
keywords={digital simulation;embedded systems;instruction sets;program compilers;reconfigurable architectures;coarse-grained architecture;domain-specific processor;reconfigurable architecture;systematic architecture exploration;Computer architecture;Parallel processing;Reconfigurable architectures;Reconfigurable logic;Reduced instruction set computing;Routing;Silicon;Systolic arrays;Topology;VLIW}, 
doi={10.1109/MDT.2005.27}, 
ISSN={0740-7475},}

@INPROCEEDINGS{Lee00,
    author = {Ming\-hau Lee and Hartej Singh and Guangming Lu and Nader Bagherzadeh and Fadi J. Kurdahi},
    title = {Design and {Implementation} of the {MorphoSys} {Reconfigurable Computing Processor}},
    booktitle = {Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology},
    year = {2000},
    publisher = {Kluwer Academic Publishers}
}

@INPROCEEDINGS{Quax04, 
author={Quax, M. and Huisken, J. and Van Meerbergen, J.}, 
booktitle={Proceedings of the Design, Automation and Test in Europe
                  Conference and Exhibition, 2004}, 
title={A scalable implementation of a reconfigurable {WCDMA RAKE} receiver}, 
year={2004}, 
month={Feb}, 
volume={3}, 
pages={230--235 Vol.3}, 
keywords={application specific integrated circuits;code division multiple access;mobile communication;radio receivers;reconfigurable architectures;ASIC;RAKE receiver;application specific integrated circuits;mobile communication;programmable embedded computing;programmable processing architectures;reconfigurable processors;wideband code division multiple access;Bandwidth;Computer architecture;Costs;Embedded computing;Fading;Mobile communication;Multiaccess communication;Multipath channels;Throughput;Uncertainty}, 
doi={10.1109/DATE.2004.1269235}, 
ISSN={1530-1591},}

@article{Weinhardt03,
year={2003},
issn={0920-8542},
journal={The Journal of Supercomputing},
volume={26},
number={2},
doi={10.1023/A:1024499601571},
title={{PACT XPP} -- {A Self-Reconfigurable Data Processing Architecture}},
url={http://dx.doi.org/10.1023/A%3A1024499601571},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable processor; adaptive computing; run-time reconfiguration
; partial reconfiguration; XPP},
author={Baumgarte, V. and Ehlers, G. and May, F. and Nückel, A. and Vorbach, M. 
and Weinhardt, M.},
pages={167--184},
language={English}
}

@ARTICLE{Waingold97, 
author={Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V. and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P. and Barua, R. and Babb, J. and Amarasinghe, S. and Agarwal, A.}, 
journal={Computer}, 
title={Baring it all to software: {Raw} machines}, 
year={1997}, 
month={Sep}, 
volume={30}, 
number={9}, 
pages={86--93}, 
keywords={parallel architectures;reconfigurable architectures;Raw processors;compiler;configurable logic;intertile communication;parallel architectures;Application software;Computer architecture;Computer science;Hardware;Laboratories;Logic;Microprocessors;Registers;Switches;Tiles}, 
doi={10.1109/2.612254}, 
ISSN={0018-9162},}

@article{Tripp07,
  title={A survey of multi-core coarse-grained reconfigurable arrays for embedded applications},
  author={Tripp, Justin L and Frigo, Jan and Graham, Paul},
  journal={Proc. of HPEC},
  year={2007}
}

@inproceedings{Hartenstein01,
 author = {Hartenstein, Reiner},
 title = {{Coarse Grain Reconfigurable Architecture (Embedded Tutorial)}},
 booktitle = {Proceedings of the 2001 Asia and South Pacific Design Automation Conference},
 series = {ASP-DAC '01},
 year = {2001},
 isbn = {0-7803-6634-4},
 location = {Yokohama, Japan},
 pages = {564--570},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/370155.370535},
 doi = {10.1145/370155.370535},
 acmid = {370535},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{Park09,
 author = {Park, Hyunchul and Park, Yongjun and Mahlke, Scott},
 title = {{Polymorphic Pipeline Array: A Flexible Multicore Accelerator with Virtualized Execution for Mobile Multimedia Applications}},
 booktitle = {Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {370--380},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1669112.1669160},
 doi = {10.1145/1669112.1669160},
 acmid = {1669160},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {programmable accelerator, software pipelining, virtualization},
}

@INPROCEEDINGS{Park12, 
author={Yongjun Park and Park, J.J.K. and Mahlke, S.}, 
booktitle={International Conference on Field-Programmable Technology (FPT), 2012}, 
title={Efficient performance scaling of future {CGRAs} for mobile applications}, 
year={2012}, 
month={Dec}, 
pages={335--342}, 
keywords={energy conservation;mobile computing;multiprocessor interconnection networks;performance evaluation;power aware computing;reconfigurable architectures;smart phones;3D graphics;CGRA;array performance;augmented reality;coarse-grained reconfigurable architectures;complex processing elements;constrained energy budgets;core computing capabilities;energy efficiency;higher definition multimedia;instruction-level parallelism;mobile applications;mobile computing;mobile systems;mobile terminals;next generation devices;performance scaling;scalar memory support;smart phone;user experiences;vector memory support;voice interfaces;Arrays;Benchmark testing;Media;Mobile communication;Registers;Topology}, 
doi={10.1109/FPT.2012.6412158},}

@inproceedings{Rau94,
 author = {Rau, B. Ramakrishna},
 title = {{Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops}},
 booktitle = {Proceedings of the 27th Annual International Symposium on Microarchitecture},
 series = {MICRO 27},
 year = {1994},
 isbn = {0-89791-707-3},
 location = {San Jose, California, USA},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/192724.192731},
 doi = {10.1145/192724.192731},
 acmid = {192731},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {instruction scheduling, loop scheduling, modulo scheduling, software pipelining},
}

@book{Betz99,
 editor = {Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
 title = {{Architecture and CAD for Deep-Submicron FPGAs}},
 year = {1999},
 isbn = {0792384601},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
}

@INPROCEEDINGS{Severance13, 
author={Severance, A. and Lemieux, G.G.F.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on}, 
title={Embedded supercomputing in {FPGAs} with the {VectorBlox MXP} {Matrix Processor}}, 
year={2013}, 
month={Sept}, 
pages={1--10}, 
keywords={C language;FIR filters;embedded systems;field programmable gate arrays;formal specification;hardware description languages;instruction sets;logic design;microprocessor chips;parallel algorithms;parallel machines;Altera development flow;C programming;FPGA-based soft processor;MXP parameterized design;VHDL;VectorBlox MXP matrix processor;Verilog;Xilinx development flow;custom DMA filters;custom vector instructions;data-parallel software algorithm execution;embedded supercomputing;embedded systems;gather engine;hardware design;hardware-like speed;high-throughput DMA;highly parallel data processing task;highly parallel execution;multitap FIR filter;parallel ALU;parallel-access scratchpad memory;parallelism amount specification;scatter engine;system creation;system deployment;vector data;Clocks;Engines;Field programmable gate arrays;Finite impulse response filters;Hardware;Registers;Vectors}, 
doi={10.1109/CODES-ISSS.2013.6658993},}

@inproceedings{Severance14,
 author = {Severance, Aaron and Edwards, Joe and Omidian, Hossein and Lemieux, Guy},
 title = {{Soft Vector Processors with Streaming Pipelines}},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {117--126},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554774},
 doi = {10.1145/2554688.2554774},
 acmid = {2554774},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {vector processor},
}

@INPROCEEDINGS{Naylor14, 
author={Naylor, M. and Moore, S.W.}, 
booktitle={24th International Conference on Field Programmable Logic and Applications (FPL), 2014}, 
title={Rapid codesign of a soft vector processor and its compiler}, 
year={2014}, 
month={Sept}, 
pages={1--4}, 
keywords={hardware-software codesign;program compilers;vector processor systems;codesign;digital signal processing;hardware-software codesign;high-level vector programming interface;lightweight compiler;machine learning;neuroscience;processor architecture;soft vector processor;Field programmable gate arrays;Hardware;Kernel;Programming;Registers;Vector processors;Vectors}, 
doi={10.1109/FPL.2014.6927425},}

@incollection{Hartenstein99,
year={1999},
isbn={978-3-540-66457-4},
booktitle={Field Programmable Logic and Applications},
volume={1673},
series={Lecture Notes in Computer Science},
editor={Lysaght, Patrick and Irvine, James and Hartenstein, Reiner},
doi={10.1007/978-3-540-48302-1_42},
title={{Mapping Applications onto Reconfigurable KressArrays}},
url={http://dx.doi.org/10.1007/978-3-540-48302-1_42},
publisher={Springer Berlin Heidelberg},
author={Hartenstein, R. and Herz, M. and Hoffmann, T. and Nageldinger, U.},
pages={385--390},
language={English}
}

@misc{wang,
  title={A Survey on {ARM} {C}ortex {A} Processors},
  author={Wei Wang and Tanima Dey},
  url={http://www.cs.virginia.edu/~skadron/cs8535_s11/ARM_Cortex.pdf},
  note={Accessed 2016-04-16}
}

@INPROCEEDINGS{Kamalizad03,
author={A. H. Kamalizad and C. Pan and N. Bagherzadeh},
booktitle={Computer Architecture and High Performance Computing, 2003. Proceedings. 15th Symposium on},
title={Fast parallel {FFT} on a reconfigurable computation platform},
year={2003},
pages={254--259},
keywords={fast Fourier transforms;parallel programming;reconfigurable architectures;storage management;2's complement format;DSP;Imagine architecture;MorphoSys reconfigurable computation platform;VIRAM architecture;memory hierarchy;mulate cycle-accurate simulator;multimedia;parallel FFT;parallelism;scalar operand networks;twiddle factors;Application software;Application specific integrated circuits;Bandwidth;Computer architecture;Concurrent computing;Delay;Digital signal processing;Parallel processing;Scalability;Streaming media},
doi={10.1109/CAHPC.2003.1250345},
month={Nov},}

@INPROCEEDINGS{deSousa16,
author={de Sousa, J T and Lopes, J D},
booktitle={High Performance Computing for Computational Science, 12th International Meeting on},
title={{Versat, a Minimal Coarse-Grain Reconfigurable Array}},
year={2016},
pages={},
keywords={reconfigurable computing, coarse-grain reconfigurable arrays, heterogeneous systems},
doi={},
month={},}

}

@inproceedings{Estlick2001,
 author = {Estlick, Mike and Leeser, Miriam and Theiler, James and Szymanski, John J.},
 title = {{Algorithmic Transformations in the Implementation of K- Means Clustering on Reconfigurable Hardware}},
 booktitle = {Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '01},
 year = {2001},
 isbn = {1-58113-341-3},
 location = {Monterey, California, USA},
 pages = {103--110},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/360276.360311},
 doi = {10.1145/360276.360311},
 acmid = {360311},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@INPROCEEDINGS{vecparBook16,
author={Lopes, Jo{\~a}o D. and de Sousa, Jos{\'e} T.},
booktitle={High Performance Computing for Computational Science, 12th International Meeting on},
title={{Versat, a Minimal Coarse-Grain Reconfigurable Array}},
year={2016},
pages={},
keywords={reconfigurable computing, coarse-grain reconfigurable arrays, heterogeneous systems},
doi={},
month={},
note={Extended version to appear in a Springer LNCS book}}

@Inproceedings{jcer16,
   author = "Jo{\~a}o D. Lopes and Rui Santiago and Jos{\'e} T. de Sousa",
   title = "{Versat, a Runtime Partially Reconfigurable Coarse-Grain Reconfigurable Array using a Programmable Controller}",
   booktitle = "II Jornadas Sarteco",
   pages = "561--569",
   year = 2016,
   address = "Salamanca",
   month = sep,
   BibTexOrigem = "12145 www.Inesc-ID.pt 2017-01-20"
}

@INPROCEEDINGS{rec17,
author={Santiago, Rui and Lopes, João D. and de Sousa, José T.},
booktitle={XIII Jornadas sobre Sistemas Reconfigur{\'a}veis},
title={{Compiler for the Versat reconfigurable architecture}},
year={2017},
address = {Aveiro},
pages={},
keywords={reconfigurable computing, coarse-grain reconfigurable arrays, compilers},
doi={},
month={January}}

@article{Farahini14,
 author = {Farahini, Nasim and Hemani, Ahmed and Sohofi, Hassan and Jafri, Syed M.A.H. and Tajammul, Muhammad Adeel and Paul, Kolin},
 title = {{Parallel Distributed Scalable Runtime Address Generation Scheme for a Coarse Grain Reconfigurable Computation and Storage Fabric}},
 journal = {Microprocess. Microsyst.},
 issue_date = {November 2014},
 volume = {38},
 number = {8},
 month = nov,
 year = {2014},
 issn = {0141-9331},
 pages = {788--802},
 numpages = {15},
 url = {http://dx.doi.org/10.1016/j.micpro.2014.05.009},
 doi = {10.1016/j.micpro.2014.05.009},
 acmid = {2948378},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {CGRA, Code compaction, Parallel distributed DSP, Streaming address generation}
}

@ARTICLE{borkar99,
author={S. Borkar},
journal={IEEE Micro},
title={Design challenges of technology scaling},
year={1999},
volume={19},
number={4},
pages={23--29},
keywords={microprocessor chips;CMOS technology;Intel microprocessors;design challenges;double transistor density;gate delay;microprocessor technology;operating frequency;performance;power consumption;technology scaling;transistor density;CMOS technology;Data analysis;Delay;Energy consumption;Frequency;Logic design;Microprocessors;Performance analysis;Power generation;Transistors},
doi={10.1109/40.782564},
ISSN={0272-1732},
month={Jul}}

@ARTICLE{Liu15,
author={L. Liu and D. Wang and M. Zhu and Y. Wang and S. Yin and P. Cao and J. Yang and S. Wei},
journal={IEEE Transactions on Multimedia},
title={{An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding}},
year={2015},
volume={17},
number={10},
pages={1706--1720},
keywords={energy conservation;power aware computing;system-on-chip;video coding;ADRES reconfigurable processor;HCC organization scheme;LSMC routing;PE;REMUS_HPP processor;RPU;SoC;TSMC LP1P8M CMOS technology;area-efficient line-switched mesh connect routing;complimentary metal oxide semiconductors;energy dissipation;energy efficiency;energy-efficient coarse-grained reconfigurable processing unit;hierarchical configuration context;multifunctional processing elements;multiple-standard video decoding;power dissipation;size 65 nm;system-on-a-chip;Arrays;Context;Decoding;Energy efficiency;Hardware;Program processors;Coarse-grained reconfigurable array;reconfigurable computing;video decoding},
doi={10.1109/TMM.2015.2463735},
ISSN={1520-9210},
month={Oct}}

@INPROCEEDINGS{Liu13,
author={D. Liu and S. Yin and L. Liu and S. Wei},
booktitle={Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE},
title={Polyhedral model based mapping optimization of loop nests for {CGRAs}},
year={2013},
pages={1--8},
keywords={computational complexity;nonlinear programming;operating system kernels;reconfigurable architectures;CGRA;EPIMap;PolyBench;PolyMAP;coarse grained reconfigurable architecture;heuristic loop transformation;kernels;loop nest mapping;nonlinear optimization problem;polyhedral model based mapping optimization;runtime complexity;Context;Equations;Kernel;Mathematical model;Measurement;Optimization;Registers;Algorithms;Design;Performance},
ISSN={0738-100X},
month={May}}

@mastersthesis{Santiago2016,
  author  = {Rui Santiago},
  title   = {Compiler for the {VERSAT} {Reconfigurable} {Processor}},
  school  = {Instituto Superior T{\'e}cnico},
  year    = {2016},
  month   = {May}
}

@Inproceedings{jcer17,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa",
   title = "Fast {Fourier} {Transform} on the {Versat CGRA}",
   booktitle = "Accepted for publication in Proceedings of the Jornadas Sarteco",
   location = {Malaga, Spain},
   pages = "??--??",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@Inproceedings{fpl17,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa and Hor\'acio Neto",
   title = "K-{Means} {Clustering} on {CGRA}",
   booktitle = {Accepted for publication in Proceedings of the 27th International Conference on Field-Programmable Logic and Applications, New Paradigms and Compilers},
   location = {Ghent, Belgium},
   series = {FPL 2017},
   pages = "??--??",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@INPROCEEDINGS{Che07,
    author = {Shuai Che and Jiayuan Meng and Jeremy W. Sheaffer and Kevin Skadron},
    title = {A performance study of general purpose applications on graphics processors},
    booktitle = {First Workshop on General Purpose Processing on Graphics Processing Units},
    year = {2007},
    publisher = {}
}

@inproceedings{farivar2008,
    author = {Farivar, Reza and Rebolledo, Daniel and Chan, Ellick and Campbell, Roy H.},
    citeulike-article-id = {11066816},
    citeulike-linkout-0 = {http://dblp.uni-trier.de/db/conf/pdpta/pdpta2008.html\#FarivarRCC08},
    booktitle = {PDPTA'08 - The 2008 International Conference on Parallel and Distributed Processing Techniques and Applications},
    keywords = {analyitics, analyitics-gpu, gpu},
    location = {Las Vegas, Nevada, USA},
    pages = {340--345},
    posted-at = {2015-08-12 17:28:19},
    priority = {2},
    title = {{A Parallel Implementation of K-Means Clustering on GPUs}},
    url = {http://dblp.uni-trier.de/db/conf/pdpta/pdpta2008.html\#FarivarRCC08},
    year = {2008}
}

@INPROCEEDINGS{Liu2005,
author={Wei-Chuan Liu and Jiun-Long Huang and Ming-Syan Chen},
booktitle={Conference, Emerging Information Technology 2005.},
title={{KACU}: k-means with hardware centroid-updating},
year={2005},
pages={3--},
keywords={data mining;field programmable analogue arrays;pattern clustering;continuous k-means algorithm;field programmable gate array device;hardware centroid-updating;k-means clustering;Acceleration;Algorithm design and analysis;Clustering algorithms;Computer science;Data mining;Field programmable gate arrays;Hardware;Heuristic algorithms;Pipeline processing;Software algorithms},
doi={10.1109/EITC.2005.1544347},
month={Aug}}

@INPROCEEDINGS{hussain2011,
author={H. M. Hussain and K. Benkrid and H. Seker and A. T. Erdogan},
booktitle={2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)},
title={{FPGA} implementation of {K}-means algorithm for bioinformatics application: An accelerated approach to clustering {Microarray} data},
year={2011},
pages={248--255},
keywords={bioinformatics;data mining;field programmable gate arrays;pattern clustering;FPGA implementation;K-means algorithm;K-means clustering;Microarray data;Xilinx Virtex4 XC4VLX25 FPGA;Yeast Microarray data;accelerated approach;bioinformatics application;biological problems complexity;clustering Microarray data;data mining technique;field programmable gate arrays;genome databases;genome experiments;parallel hardware design;Bioinformatics;Clocks;Clustering algorithms;Euclidean distance;Field programmable gate arrays;Hardware;Random access memory},
doi={10.1109/AHS.2011.5963944},
month={June}}

@INPROCEEDINGS{kutty2013,
author={J. S. S. Kutty and F. Boussaid and A. Amira},
booktitle={2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)},
title={A high speed configurable {FPGA} architecture for k-mean clustering},
year={2013},
pages={1801--1804},
keywords={field programmable gate arrays;pattern clustering;data mining applications;field programmable gate arrays;frequency 400 MHz;high speed configurable FPGA architecture;k-mean clustering;machine vision applications;multimedia applications;throughput requirements;Algorithm design and analysis;Clocks;Clustering algorithms;Computer architecture;Digital signal processing;Field programmable gate arrays;Throughput},
doi={10.1109/ISCAS.2013.6572215},
ISSN={0271-4302},
month={May}}

@inproceedings{canli2006power,
  title={Power {Efficient} {Algorithms} for {Computing} {Fast} {Fourier} {Transform} over {Wireless} {Sensor} {Networks}},
  author={Canli, Turkmen and Gupta, Ajay and Khokhar, Ashfaq},
  booktitle={Computer Systems and Applications, 2006. IEEE International Conference on.},
  pages={549--556},
  year={2006},
  organization={IEEE}
}

@inproceedings{xu2012power,
  title={Power-efficient algorithms for {Fourier} analysis over random wireless sensor network},
  author={Xu, Xi and Ansari, Rashid and Khokhar, Ashfaq},
  booktitle={Distributed Computing in Sensor Systems (DCOSS), 2012 IEEE 8th International Conference on},
  pages={109--115},
  year={2012},
  organization={IEEE}
}

@inproceedings{moreland2003fft,
  title={The {FFT} on a {GPU}},
  author={Moreland, Kenneth and Angel, Edward},
  booktitle={Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware},
  pages={112--119},
  year={2003},
  organization={Eurographics Association}
}

@article{doggettfft,
  title={The {FFT} on a {GPU}},
  author={Doggett, M and Heidrich, W and Mark, W and Schilling, A},
  publisher={Citeseer}
}

@inproceedings{chao2005design,
  title={Design of a high performance {FFT} processor based on {FPGA}},
  author={Chao, Chu and Qin, Zhang and Yingke, Xie and Chengde, Han},
  booktitle={Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
  pages={920--923},
  year={2005},
  organization={ACM}
}

@inproceedings{sun2008design,
  title={The design of radix-4 {FFT} by {FPGA}},
  author={Sun, Zhijian and Liu, Xuemei and Ji, Zhongxing},
  booktitle={Intelligent Information Technology Application Workshops, 2008. IITAW'08. International Symposium on},
  pages={765--768},
  year={2008},
  organization={IEEE}
}

@inproceedings{derafshi2010high,
  title={A high speed {FPGA} implementation of a 1024-point complex {FFT} processor},
  author={Derafshi, Zahra Haddad and Frounchi, Javad and Taghipour, Hamed},
  booktitle={Computer and Network Technology (ICCNT), 2010 Second International Conference on},
  pages={312--315},
  year={2010},
  organization={IEEE}
}

@inproceedings{Sasikumar2012,
 author = {Sasikumar, P. and Khara, Sibaram},
 title = {K-{Means} {Clustering} in {Wireless} {Sensor} {Networks}},
 booktitle = {Proceedings of the 2012 Fourth International Conference on Computational Intelligence and Communication Networks},
 series = {CICN '12},
 year = {2012},
 isbn = {978-0-7695-4850-0},
 pages = {140--144},
 numpages = {5},
 url = {http://dx.doi.org/10.1109/CICN.2012.136},
 doi = {10.1109/CICN.2012.136},
 acmid = {2417265},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {wireless sensor network, clustering, ns-2, k-means, network stability}
}

@article{white1971network,
  title={Network Specifications for Remote Job Entry and Remote Job Output Retrieval at UCSB},
  author={White, James E},
  journal={Network},
  year={1971}
}

@article{armbrust2010view,
  title={A view of cloud computing},
  author={Armbrust, Michael and Fox, Armando and Griffith, Rean and Joseph, Anthony D and Katz, Randy and Konwinski, Andy and Lee, Gunho and Patterson, David and Rabkin, Ariel and Stoica, Ion and others},
  journal={Communications of the ACM},
  volume={53},
  number={4},
  pages={50--58},
  year={2010},
  publisher={ACM}
}

@article{gaber2014pocket,
  title={Pocket data mining},
  author={Gaber, Mohamed Medhat and Gomes, Jo{\~a}o B{\'a}rtolo and Stahl, Frederic},
  journal={Big Data on Small Devices. Series: Studies in Big Data},
  year={2014},
  publisher={Springer}
}

@inproceedings{beckman2016waggle,
  title={Waggle: An open sensor platform for edge computing},
  author={Beckman, Pete and Sankaran, Rajesh and Catlett, Charlie and Ferrier, Nicola and Jacob, Robert and Papka, Michael},
  booktitle={SENSORS, 2016 IEEE},
  pages={1--3},
  year={2016},
  organization={IEEE}
}

@misc{van2006address,
  title={Address generation unit for a processor},
  author={Van Berkel, C. and Meuwissen, P.},
  url={http://www.google.la/patents/US20060010255},
  year={2006},
  month=jan # "~12",
  publisher={Google Patents},
  note={US Patent App. 10/515,462}
}

@article{wijeratne20079,
  title={A 9-{GHz} 65-nm {Intel}{\textregistered} {Pentium} 4 processor integer execution unit},
  author={Wijeratne, Sapumal B and Siddaiah, Nanda and Mathew, Sanu K and Anders, Mark A and Krishnamurthy, Ram K and Anderson, Jeremy and Ernest, Matthew and Nardin, Mark},
  journal={IEEE Journal of Solid-State Circuits},
  volume={42},
  number={1},
  pages={26--37},
  year={2007},
  publisher={IEEE}
}

@article{cormie2002arm11,
  title={The {ARM11} microarchitecture},
  author={Cormie, David},
  journal={ARM Ltd. White Paper},
  year={2002}
}

@mastersthesis{Lopes2017,
  author  = {Jo{\~a}o Lopes},
  title   = {{VERSAT, a Compile-Friendly Reconfigurable Processor -- Architecture}},
  school  = {Instituto Superior T{\'e}cnico},
  year    = {2017},
  month   = {October}
}
