
5. Printing statistics.

=== $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            127
   Number of public wires:           9
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           88
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            223
   Number of public wires:           9
   Number of public wire bits:      97
   Number of memories:               1
   Number of memory bits:          240
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== DLA ===

   Number of wires:                444
   Number of wire bits:           6686
   Number of public wires:         444
   Number of public wire bits:    6686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     inverse_winograd_0              1
     inverse_winograd_1              1
     inverse_winograd_10             1
     inverse_winograd_11             1
     inverse_winograd_2              1
     inverse_winograd_3              1
     inverse_winograd_4              1
     inverse_winograd_5              1
     inverse_winograd_6              1
     inverse_winograd_7              1
     inverse_winograd_8              1
     inverse_winograd_9              1
     pooling                        12
     processing_element             12
     signal_width_reducer            1
     store_output                    1
     stream_buffer_0_0               1
     stream_buffer_0_1               1
     stream_buffer_1_0               1
     stream_buffer_1_1               1
     stream_buffer_2_0               1
     stream_buffer_2_1               1
     stream_buffer_3_0               1
     stream_buffer_3_1               1
     stream_buffer_4_0               1
     stream_buffer_4_1               1
     stream_buffer_5_0               1
     stream_buffer_5_1               1
     winograd_transform_0            1
     winograd_transform_1            1

=== accumulator_24_30_3 ===

   Number of wires:                 13
   Number of wire bits:            268
   Number of public wires:          10
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $mux                            1
     $reduce_or                      1
     $sdff                           4
     $sdffe                          1

=== buffer_16_24200_buffer_init_00 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_01 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_02 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_03 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_04 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_05 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_10 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_11 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_12 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_13 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_14 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== buffer_16_24200_buffer_init_15 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1

=== dot_product_16_8_30_2 ===

   Number of wires:                 14
   Number of wire bits:            211
   Number of public wires:          14
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $sdff                           4
     dsp_block_16_8_false            1

=== dsp_block_16_8_false ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mul                            2
     $sdff                           5

=== inverse_winograd_0 ===

   Number of wires:                316
   Number of wire bits:           8108
   Number of public wires:         163
   Number of public wire bits:    4116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                300
     $add                            1
     $dff                           81
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_1 ===

   Number of wires:                311
   Number of wire bits:           7987
   Number of public wires:         158
   Number of public wire bits:    3995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                295
     $add                            1
     $dff                           76
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_10 ===

   Number of wires:                266
   Number of wire bits:           6898
   Number of public wires:         113
   Number of public wire bits:    2906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                            1
     $dff                           31
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_11 ===

   Number of wires:                261
   Number of wire bits:           6777
   Number of public wires:         108
   Number of public wire bits:    2785
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            1
     $dff                           26
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_2 ===

   Number of wires:                306
   Number of wire bits:           7866
   Number of public wires:         153
   Number of public wire bits:    3874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $add                            1
     $dff                           71
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_3 ===

   Number of wires:                301
   Number of wire bits:           7745
   Number of public wires:         148
   Number of public wire bits:    3753
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     $add                            1
     $dff                           66
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_4 ===

   Number of wires:                296
   Number of wire bits:           7624
   Number of public wires:         143
   Number of public wire bits:    3632
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $add                            1
     $dff                           61
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_5 ===

   Number of wires:                291
   Number of wire bits:           7503
   Number of public wires:         138
   Number of public wire bits:    3511
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                275
     $add                            1
     $dff                           56
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_6 ===

   Number of wires:                286
   Number of wire bits:           7382
   Number of public wires:         133
   Number of public wire bits:    3390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $add                            1
     $dff                           51
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_7 ===

   Number of wires:                281
   Number of wire bits:           7261
   Number of public wires:         128
   Number of public wire bits:    3269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $add                            1
     $dff                           46
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_8 ===

   Number of wires:                276
   Number of wire bits:           7140
   Number of public wires:         123
   Number of public wire bits:    3148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                260
     $add                            1
     $dff                           41
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_9 ===

   Number of wires:                271
   Number of wire bits:           7019
   Number of public wires:         118
   Number of public wire bits:    3027
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                            1
     $dff                           36
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_adder_30_3 ===

   Number of wires:                 19
   Number of wire bits:            574
   Number of public wires:          14
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            5
     $dff                            6

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== pooling ===

   Number of wires:                 35
   Number of wire bits:            275
   Number of public wires:          19
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            1
     $dff                            5
     $dffe                           4
     $gt                             4
     $logic_or                       1
     $mux                            5
     $not                            2
     $reduce_and                     2
     $reduce_or                      1
     $sdff                           1

=== processing_element ===

   Number of wires:                167
   Number of wire bits:           1521
   Number of public wires:         108
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add                            6
     $dff                            5
     $dffe                          12
     $eq                             1
     $le                             1
     $logic_and                      2
     $logic_not                      1
     $logic_or                       1
     $mux                           35
     $ne                             3
     $not                            5
     $reduce_and                     4
     $reduce_bool                    1
     $sdffce                        12
     $sdffe                         12
     accumulator_24_30_3             6
     dot_product_16_8_30_2           6
     weight_cache_2048_8_0_weight_init_00      1
     weight_cache_2048_8_0_weight_init_01      1
     weight_cache_2048_8_0_weight_init_02      1
     weight_cache_2048_8_0_weight_init_03      1
     weight_cache_2048_8_0_weight_init_04      1
     weight_cache_2048_8_0_weight_init_05      1

=== signal_width_reducer ===

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     pipelined_xor_tree_16          12

=== store_output ===

   Number of wires:                125
   Number of wire bits:           1034
   Number of public wires:          61
   Number of public wire bits:     682
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $add                            6
     $dff                           14
     $eq                             7
     $logic_and                      6
     $logic_not                      1
     $logic_or                       1
     $mux                           31
     $ne                             4
     $reduce_and                     6
     $reduce_bool                    2
     $sdffe                         13

=== stream_buffer_0_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_00      2

=== stream_buffer_0_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_10      2

=== stream_buffer_1_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_01      2

=== stream_buffer_1_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_11      2

=== stream_buffer_2_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_02      2

=== stream_buffer_2_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_12      2

=== stream_buffer_3_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_03      2

=== stream_buffer_3_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_13      2

=== stream_buffer_4_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_04      2

=== stream_buffer_4_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_14      2

=== stream_buffer_5_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_05      2

=== stream_buffer_5_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_15      2

=== weight_cache_2048_8_0_weight_init_00 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_01 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_02 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_03 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_04 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_05 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                           15
     $dff                           15

=== winograd_dsp_16 ===

   Number of wires:                 51
   Number of wire bits:            475
   Number of public wires:          15
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $eq                            14
     $logic_not                      2
     $mul                            2
     $mux                           16
     $reduce_or                      2
     $sdff                           8

=== winograd_transform_0 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== winograd_transform_1 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== design hierarchy ===

   DLA                               1
     inverse_winograd_0              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_1              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_10             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_11             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_2              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_3              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_4              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_5              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_6              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_7              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_8              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_9              1
       inverse_winograd_adder_30_3      8
     pooling                        12
     processing_element             12
       accumulator_24_30_3           6
       dot_product_16_8_30_2         6
         dsp_block_16_8_false        1
       weight_cache_2048_8_0_weight_init_00      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_01      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_02      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_03      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_04      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_05      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
     signal_width_reducer            1
       pipelined_xor_tree_16        12
     store_output                    1
     stream_buffer_0_0               1
       buffer_16_24200_buffer_init_00      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_0_1               1
       buffer_16_24200_buffer_init_10      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_1_0               1
       buffer_16_24200_buffer_init_01      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_1_1               1
       buffer_16_24200_buffer_init_11      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_2_0               1
       buffer_16_24200_buffer_init_02      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_2_1               1
       buffer_16_24200_buffer_init_12      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_3_0               1
       buffer_16_24200_buffer_init_03      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_3_1               1
       buffer_16_24200_buffer_init_13      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_4_0               1
       buffer_16_24200_buffer_init_04      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_4_1               1
       buffer_16_24200_buffer_init_14      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_5_0               1
       buffer_16_24200_buffer_init_05      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     stream_buffer_5_1               1
       buffer_16_24200_buffer_init_15      2
         $paramod$8c402cffd162a5c8c105cf483e4b83a2df542b7b\dual_port_ram      1
     winograd_transform_0            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28
     winograd_transform_1            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28

   Number of wires:              23581
   Number of wire bits:         385624
   Number of public wires:       15337
   Number of public wire bits:  243480
   Number of memories:              96
   Number of memory bits:        12096
   Number of processes:              0
   Number of cells:              14923
     $add                         2024
     $dff                         3046
     $dffe                         936
     $eq                           889
     $gt                            48
     $le                            12
     $logic_and                     54
     $logic_not                    137
     $logic_or                      25
     $lt                            12
     $memrd                        192
     $memwr_v2                     192
     $mul                          256
     $mux                         3941
     $ne                            64
     $neg                          228
     $not                          120
     $reduce_and                   114
     $reduce_bool                   62
     $reduce_or                    222
     $sdff                        1724
     $sdffce                       144
     $sdffe                        301
     $xor                          180

