#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12ee17aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ee17700 .scope module, "test_simple_tpu_mac" "test_simple_tpu_mac" 3 4;
 .timescale -9 -12;
v0x12ee30580_0 .var "a_data", 15 0;
v0x12ee30610_0 .var "b_data", 15 0;
v0x12ee306a0_0 .var "c_data", 31 0;
v0x12ee30730_0 .var "clk", 0 0;
v0x12ee307e0_0 .var "data_type", 2 0;
v0x12ee308b0_0 .var "enable", 0 0;
v0x12ee30940_0 .net "ready", 0 0, L_0x12ee30e30;  1 drivers
v0x12ee309f0_0 .net "result", 31 0, L_0x12ee30cd0;  1 drivers
v0x12ee30a80_0 .var "rst_n", 0 0;
v0x12ee30bb0_0 .var "valid_in", 0 0;
v0x12ee30c40_0 .net "valid_out", 0 0, L_0x12ee30d80;  1 drivers
E_0x12ee0c130 .event posedge, v0x12ee2fda0_0;
E_0x12ee1cc20 .event anyedge, v0x12ee303d0_0;
S_0x12ee09880 .scope module, "dut" "simple_tpu_mac" 3 29, 4 4 0, S_0x12ee17700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 3 "data_type";
    .port_info 4 /INPUT 16 "a_data";
    .port_info 5 /INPUT 16 "b_data";
    .port_info 6 /INPUT 32 "c_data";
    .port_info 7 /INPUT 1 "valid_in";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "valid_out";
    .port_info 10 /OUTPUT 1 "ready";
P_0x12ee0a560 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x12ee30cd0 .functor BUFZ 32, v0x12ee2ff90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ee30d80 .functor BUFZ 1, v0x12ee301f0_0, C4<0>, C4<0>, C4<0>;
L_0x12ee30e30 .functor BUFZ 1, v0x12ee308b0_0, C4<0>, C4<0>, C4<0>;
v0x12ee09b00_0 .net "a_data", 15 0, v0x12ee30580_0;  1 drivers
v0x12ee2fc70_0 .net "b_data", 15 0, v0x12ee30610_0;  1 drivers
v0x12ee2fd10_0 .net "c_data", 31 0, v0x12ee306a0_0;  1 drivers
v0x12ee2fda0_0 .net "clk", 0 0, v0x12ee30730_0;  1 drivers
v0x12ee2fe30_0 .net "data_type", 2 0, v0x12ee307e0_0;  1 drivers
v0x12ee2ff00_0 .net "enable", 0 0, v0x12ee308b0_0;  1 drivers
v0x12ee2ff90_0 .var "mac_result", 31 0;
v0x12ee30040_0 .net "ready", 0 0, L_0x12ee30e30;  alias, 1 drivers
v0x12ee300e0_0 .net "result", 31 0, L_0x12ee30cd0;  alias, 1 drivers
v0x12ee301f0_0 .var "result_valid", 0 0;
v0x12ee30290_0 .net "rst_n", 0 0, v0x12ee30a80_0;  1 drivers
v0x12ee30330_0 .net "valid_in", 0 0, v0x12ee30bb0_0;  1 drivers
v0x12ee303d0_0 .net "valid_out", 0 0, L_0x12ee30d80;  alias, 1 drivers
E_0x12ee0a2c0/0 .event negedge, v0x12ee30290_0;
E_0x12ee0a2c0/1 .event posedge, v0x12ee2fda0_0;
E_0x12ee0a2c0 .event/or E_0x12ee0a2c0/0, E_0x12ee0a2c0/1;
    .scope S_0x12ee09880;
T_0 ;
    %wait E_0x12ee0a2c0;
    %load/vec4 v0x12ee30290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ee2ff90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ee301f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12ee2ff00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x12ee30330_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12ee2fe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x12ee09b00_0;
    %pad/u 32;
    %load/vec4 v0x12ee2fc70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12ee2fd10_0;
    %add;
    %assign/vec4 v0x12ee2ff90_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x12ee09b00_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %load/vec4 v0x12ee2fc70_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12ee2fd10_0;
    %add;
    %assign/vec4 v0x12ee2ff90_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x12ee09b00_0;
    %pad/u 32;
    %load/vec4 v0x12ee2fc70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12ee2fd10_0;
    %add;
    %assign/vec4 v0x12ee2ff90_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x12ee09b00_0;
    %pad/u 32;
    %load/vec4 v0x12ee2fc70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12ee2fd10_0;
    %add;
    %assign/vec4 v0x12ee2ff90_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ee301f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ee301f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12ee17700;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30730_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x12ee17700;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x12ee30730_0;
    %inv;
    %store/vec4 v0x12ee30730_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ee17700;
T_3 ;
    %vpi_call/w 3 45 "$display", "\360\237\224\254 Testing Simplified TPU MAC Unit RTL Code" {0 0 0};
    %vpi_call/w 3 46 "$display", "==========================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee308b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12ee307e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ee30580_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ee30610_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ee306a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee30a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee308b0_0, 0, 1;
    %vpi_call/w 3 61 "$display", "\342\234\205 Reset released, TPU MAC unit enabled" {0 0 0};
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12ee307e0_0, 0, 3;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x12ee30580_0, 0, 16;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x12ee30610_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x12ee306a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
    %wait E_0x12ee0c130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x12ee30c40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_0x12ee1cc20;
    %jmp T_3.4;
T_3.5 ;
    %wait E_0x12ee0c130;
    %vpi_call/w 3 77 "$display", "\360\237\247\256 Test 1 (INT8): 10 * 20 + 5 = %0d", v0x12ee309f0_0 {0 0 0};
    %load/vec4 v0x12ee309f0_0;
    %cmpi/e 205, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %vpi_call/w 3 79 "$display", "\342\234\205 Test 1 PASSED" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 81 "$display", "\342\235\214 Test 1 FAILED: Expected 205, got %0d", v0x12ee309f0_0 {0 0 0};
T_3.7 ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12ee307e0_0, 0, 3;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x12ee30580_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x12ee30610_0, 0, 16;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x12ee306a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
    %wait E_0x12ee0c130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
T_3.10 ;
    %load/vec4 v0x12ee30c40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.11, 6;
    %wait E_0x12ee1cc20;
    %jmp T_3.10;
T_3.11 ;
    %wait E_0x12ee0c130;
    %vpi_call/w 3 98 "$display", "\360\237\247\256 Test 2 (INT16): 7 * 8 + 100 = %0d", v0x12ee309f0_0 {0 0 0};
    %load/vec4 v0x12ee309f0_0;
    %cmpi/e 156, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 3 100 "$display", "\342\234\205 Test 2 PASSED" {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %vpi_call/w 3 102 "$display", "\342\235\214 Test 2 FAILED: Expected 156, got %0d", v0x12ee309f0_0 {0 0 0};
T_3.13 ;
    %pushi/vec4 5, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12ee307e0_0, 0, 3;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x12ee30580_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x12ee30610_0, 0, 16;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x12ee306a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
    %wait E_0x12ee0c130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
T_3.16 ;
    %load/vec4 v0x12ee30c40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.17, 6;
    %wait E_0x12ee1cc20;
    %jmp T_3.16;
T_3.17 ;
    %wait E_0x12ee0c130;
    %vpi_call/w 3 119 "$display", "\360\237\247\256 Test 3 (INT32): 15 * 4 + 25 = %0d", v0x12ee309f0_0 {0 0 0};
    %load/vec4 v0x12ee309f0_0;
    %cmpi/e 85, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call/w 3 121 "$display", "\342\234\205 Test 3 PASSED" {0 0 0};
    %jmp T_3.19;
T_3.18 ;
    %vpi_call/w 3 123 "$display", "\342\235\214 Test 3 FAILED: Expected 85, got %0d", v0x12ee309f0_0 {0 0 0};
T_3.19 ;
    %pushi/vec4 5, 0, 32;
T_3.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.21, 5;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.20;
T_3.21 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ee30580_0, 0, 16;
    %pushi/vec4 999, 0, 16;
    %store/vec4 v0x12ee30610_0, 0, 16;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x12ee306a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
    %wait E_0x12ee0c130;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee30bb0_0, 0, 1;
T_3.22 ;
    %load/vec4 v0x12ee30c40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.23, 6;
    %wait E_0x12ee1cc20;
    %jmp T_3.22;
T_3.23 ;
    %wait E_0x12ee0c130;
    %vpi_call/w 3 139 "$display", "\360\237\247\256 Test 4 (Zero): 0 * 999 + 42 = %0d", v0x12ee309f0_0 {0 0 0};
    %load/vec4 v0x12ee309f0_0;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %vpi_call/w 3 141 "$display", "\342\234\205 Test 4 PASSED" {0 0 0};
    %jmp T_3.25;
T_3.24 ;
    %vpi_call/w 3 143 "$display", "\342\235\214 Test 4 FAILED: Expected 42, got %0d", v0x12ee309f0_0 {0 0 0};
T_3.25 ;
    %pushi/vec4 10, 0, 32;
T_3.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.27, 5;
    %jmp/1 T_3.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ee0c130;
    %jmp T_3.26;
T_3.27 ;
    %pop/vec4 1;
    %vpi_call/w 3 147 "$display", "\000" {0 0 0};
    %vpi_call/w 3 148 "$display", "\360\237\216\211 TPU MAC RTL \346\265\213\350\257\225\345\256\214\346\210\220!" {0 0 0};
    %vpi_call/w 3 149 "$display", "\342\234\250 \346\210\220\345\212\237\346\211\247\350\241\214\344\272\206 RTL \347\241\254\344\273\266\346\217\217\350\277\260\344\273\243\347\240\201!" {0 0 0};
    %vpi_call/w 3 150 "$display", "\360\237\224\247 \350\277\231\346\230\257\347\234\237\346\255\243\347\232\204\347\241\254\344\273\266\351\200\273\350\276\221\344\273\277\347\234\237\357\274\214\344\270\215\346\230\257\350\275\257\344\273\266\346\250\241\346\213\237!" {0 0 0};
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12ee17700;
T_4 ;
    %delay 100000000, 0;
    %vpi_call/w 3 157 "$display", "\342\235\214 ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 158 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12ee17700;
T_5 ;
    %vpi_call/w 3 163 "$dumpfile", "test_simple_tpu_mac.vcd" {0 0 0};
    %vpi_call/w 3 164 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ee17700 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_simple_tpu_mac.sv";
    "simple_tpu_mac.sv";
