Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 28 13:27:00 2024
| Host         : JulienPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MipsTopLevel_timing_summary_routed.rpt -pb MipsTopLevel_timing_summary_routed.pb -rpx MipsTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : MipsTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    153         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (306)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (306)
--------------------------
 There are 153 register/latch pins with no clock driven by root clock pin: MPG_WE/q2_reg/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: MPG_WE/q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.636        0.000                      0                   70        0.128        0.000                      0                   70        3.750        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.636        0.000                      0                   54        0.128        0.000                      0                   54        3.750        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.026        0.000                      0                   16        0.473        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.120ns (25.541%)  route 3.265ns (74.459%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.627     7.224    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.348 r  INSTR_FETCH/if_id_instruction[8]_i_2/O
                         net (fo=2, routed)           0.452     7.800    INSTR_FETCH/if_id_instruction[8]_i_2_n_0
    SLICE_X34Y30         LUT3 (Prop_lut3_I1_O)        0.150     7.950 r  INSTR_FETCH/led_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.186     9.135    INSTR_FETCH/instruction[6]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.328     9.463 r  INSTR_FETCH/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     9.463    INSTR_FETCH/jump_mux_pc[8]
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[8]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X38Y34         FDCE (Setup_fdce_C_D)        0.079    15.099    INSTR_FETCH/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.890ns (21.669%)  route 3.217ns (78.331%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     7.435 r  INSTR_FETCH/led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.544     7.979    INSTR_FETCH/led_OBUF[10]_inst_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  INSTR_FETCH/led_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.958     9.061    INSTR_FETCH/instruction[8]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.185 r  INSTR_FETCH/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     9.185    INSTR_FETCH/jump_mux_pc[10]
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X38Y34         FDCE (Setup_fdce_C_D)        0.081    15.101    INSTR_FETCH/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.120ns (27.219%)  route 2.995ns (72.781%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.965     8.428    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.326     8.754 r  INSTR_FETCH/led_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           0.315     9.069    INSTR_FETCH/instruction[13]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.193 r  INSTR_FETCH/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     9.193    INSTR_FETCH/jump_mux_pc_0[2]
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[2]/C
                         clock pessimism              0.299    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X38Y33         FDCE (Setup_fdce_C_D)        0.081    15.124    INSTR_FETCH/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.676ns (18.455%)  route 2.987ns (81.545%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.743     8.749    INSTR_FETCH/we_mpg_BUFG
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.813    INSTR_FETCH/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.676ns (18.455%)  route 2.987ns (81.545%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.743     8.749    INSTR_FETCH/we_mpg_BUFG
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[1]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.813    INSTR_FETCH/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.676ns (18.455%)  route 2.987ns (81.545%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.743     8.749    INSTR_FETCH/we_mpg_BUFG
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[4]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.813    INSTR_FETCH/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.676ns (18.455%)  route 2.987ns (81.545%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.743     8.749    INSTR_FETCH/we_mpg_BUFG
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.813    INSTR_FETCH/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.676ns (18.435%)  route 2.991ns (81.565%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.747     8.753    INSTR_FETCH/we_mpg_BUFG
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[11]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDCE (Setup_fdce_C_CE)      -0.169    14.852    INSTR_FETCH/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.676ns (18.435%)  route 2.991ns (81.565%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.747     8.753    INSTR_FETCH/we_mpg_BUFG
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[12]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y35         FDCE (Setup_fdce_C_CE)      -0.169    14.852    INSTR_FETCH/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.676ns (18.435%)  route 2.991ns (81.565%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.565     5.086    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.522     6.064    MPG_WE/q2
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.188 r  MPG_WE/we_mpg_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     6.910    we_mpg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.006 r  we_mpg_BUFG_inst/O
                         net (fo=169, routed)         1.747     8.753    INSTR_FETCH/we_mpg_BUFG
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y36         FDCE (Setup_fdce_C_CE)      -0.169    14.852    INSTR_FETCH/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MPG_WE/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.124%)  route 0.327ns (69.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    MPG_WE/CLK
    SLICE_X35Y33         FDRE                                         r  MPG_WE/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MPG_WE/q1_reg/Q
                         net (fo=1, routed)           0.327     1.908    MPG_WE/q1
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.070     1.780    MPG_WE/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MPG_RST/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_RST/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    MPG_RST/CLK
    SLICE_X35Y33         FDRE                                         r  MPG_RST/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  MPG_RST/q1_reg/Q
                         net (fo=1, routed)           0.110     1.691    MPG_RST/q1_reg_n_0
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
                         clock pessimism             -0.497     1.453    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.070     1.523    MPG_RST/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_RST/q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.689%)  route 0.283ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_WE/counter_reg[13]/Q
                         net (fo=2, routed)           0.065     1.647    MPG_WE/ssd/count_reg[2]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.692 r  MPG_WE/q1_i_1/O
                         net (fo=2, routed)           0.218     1.910    MPG_RST/enab
    SLICE_X35Y33         FDRE                                         r  MPG_RST/q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    MPG_RST/CLK
    SLICE_X35Y33         FDRE                                         r  MPG_RST/q1_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.663    MPG_RST/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.689%)  route 0.283ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_WE/counter_reg[13]/Q
                         net (fo=2, routed)           0.065     1.647    MPG_WE/ssd/count_reg[2]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.692 r  MPG_WE/q1_i_1/O
                         net (fo=2, routed)           0.218     1.910    MPG_WE/enab
    SLICE_X35Y33         FDRE                                         r  MPG_WE/q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    MPG_WE/CLK
    SLICE_X35Y33         FDRE                                         r  MPG_WE/q1_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_CE)       -0.039     1.663    MPG_WE/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MPG_WE/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MPG_WE/q2_reg/Q
                         net (fo=2, routed)           0.185     1.772    MPG_WE/q2
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    MPG_WE/CLK
    SLICE_X36Y43         FDRE                                         r  MPG_WE/q3_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.066     1.512    MPG_WE/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_WE/counter_reg[13]/Q
                         net (fo=2, routed)           0.133     1.715    MPG_WE/ssd/count_reg[2]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  MPG_WE/counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    MPG_WE/counter_reg[15]_i_1_n_5
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    MPG_WE/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    MPG_WE/CLK
    SLICE_X40Y35         FDRE                                         r  MPG_WE/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  MPG_WE/counter_reg[5]/Q
                         net (fo=2, routed)           0.133     1.716    MPG_WE/ssd/count_reg[10]
    SLICE_X40Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  MPG_WE/counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    MPG_WE/counter_reg[7]_i_1_n_5
    SLICE_X40Y35         FDRE                                         r  MPG_WE/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.828     1.955    MPG_WE/CLK
    SLICE_X40Y35         FDRE                                         r  MPG_WE/counter_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    MPG_WE/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    MPG_WE/CLK
    SLICE_X40Y36         FDRE                                         r  MPG_WE/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  MPG_WE/counter_reg[1]/Q
                         net (fo=14, routed)          0.134     1.717    MPG_WE/ssd/p_0_in[0]
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  MPG_WE/counter_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    MPG_WE/counter_reg[3]_i_1_n_5
    SLICE_X40Y36         FDRE                                         r  MPG_WE/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.828     1.955    MPG_WE/CLK
    SLICE_X40Y36         FDRE                                         r  MPG_WE/counter_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    MPG_WE/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 INSTR_FETCH/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.652%)  route 0.196ns (51.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  INSTR_FETCH/pc_reg[0]/Q
                         net (fo=21, routed)          0.196     1.777    INSTR_FETCH/pc_reg[6]_0[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  INSTR_FETCH/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    INSTR_FETCH/jump_mux_pc_0[0]
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.092     1.532    INSTR_FETCH/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MPG_WE/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_WE/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MPG_WE/counter_reg[13]/Q
                         net (fo=2, routed)           0.133     1.715    MPG_WE/ssd/count_reg[2]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.859 r  MPG_WE/counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    MPG_WE/counter_reg[15]_i_1_n_4
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    MPG_WE/CLK
    SLICE_X40Y33         FDRE                                         r  MPG_WE/counter_reg[12]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    MPG_WE/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    DATA_MEMORY/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y32   INSTR_FETCH/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y34   INSTR_FETCH/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y35   INSTR_FETCH/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y35   INSTR_FETCH/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y36   INSTR_FETCH/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y36   INSTR_FETCH/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y36   INSTR_FETCH/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y32   INSTR_FETCH/pc_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y32   INSTR_DECODE/reg/reg_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.082%)  route 1.933ns (76.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          1.072     7.589    INSTR_FETCH/AR[0]
    SLICE_X38Y36         FDCE                                         f  INSTR_FETCH/pc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.082%)  route 1.933ns (76.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          1.072     7.589    INSTR_FETCH/AR[0]
    SLICE_X38Y36         FDCE                                         f  INSTR_FETCH/pc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[14]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.082%)  route 1.933ns (76.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          1.072     7.589    INSTR_FETCH/AR[0]
    SLICE_X38Y36         FDCE                                         f  INSTR_FETCH/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[15]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y36         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.428%)  route 1.794ns (75.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.934     7.451    INSTR_FETCH/AR[0]
    SLICE_X38Y35         FDCE                                         f  INSTR_FETCH/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[11]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.428%)  route 1.794ns (75.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.934     7.451    INSTR_FETCH/AR[0]
    SLICE_X38Y35         FDCE                                         f  INSTR_FETCH/pc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[12]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.580ns (24.428%)  route 1.794ns (75.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.934     7.451    INSTR_FETCH/AR[0]
    SLICE_X38Y35         FDCE                                         f  INSTR_FETCH/pc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.440    14.781    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[9]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.615    INSTR_FETCH/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.055%)  route 1.646ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.786     7.302    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    INSTR_FETCH/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.055%)  route 1.646ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.786     7.302    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    INSTR_FETCH/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.055%)  route 1.646ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.786     7.302    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[8]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X38Y34         FDCE (Recov_fdce_C_CLR)     -0.319    14.614    INSTR_FETCH/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 MPG_RST/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.915%)  route 1.498ns (72.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.555     5.076    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  MPG_RST/q3_reg/Q
                         net (fo=1, routed)           0.860     6.393    MPG_RST/q3
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.637     7.154    INSTR_FETCH/AR[0]
    SLICE_X38Y33         FDCE                                         f  INSTR_FETCH/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[2]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y33         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    INSTR_FETCH/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  7.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.196     2.084    INSTR_FETCH/AR[0]
    SLICE_X36Y32         FDCE                                         f  INSTR_FETCH/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    INSTR_FETCH/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.196     2.084    INSTR_FETCH/AR[0]
    SLICE_X36Y32         FDCE                                         f  INSTR_FETCH/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    INSTR_FETCH/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.196     2.084    INSTR_FETCH/AR[0]
    SLICE_X36Y32         FDCE                                         f  INSTR_FETCH/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    INSTR_FETCH/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.196     2.084    INSTR_FETCH/AR[0]
    SLICE_X36Y32         FDCE                                         f  INSTR_FETCH/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.610    INSTR_FETCH/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.961%)  route 0.504ns (73.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.241     2.129    INSTR_FETCH/AR[0]
    SLICE_X38Y33         FDCE                                         f  INSTR_FETCH/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.952    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    INSTR_FETCH/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.961%)  route 0.504ns (73.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.241     2.129    INSTR_FETCH/AR[0]
    SLICE_X38Y33         FDCE                                         f  INSTR_FETCH/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.952    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    INSTR_FETCH/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.186ns (26.961%)  route 0.504ns (73.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.241     2.129    INSTR_FETCH/AR[0]
    SLICE_X38Y33         FDCE                                         f  INSTR_FETCH/pc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.952    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.636    INSTR_FETCH/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.695%)  route 0.567ns (75.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.305     2.192    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    INSTR_FETCH/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.695%)  route 0.567ns (75.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.305     2.192    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    INSTR_FETCH/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 MPG_RST/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INSTR_FETCH/pc_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.695%)  route 0.567ns (75.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    MPG_RST/CLK
    SLICE_X35Y32         FDRE                                         r  MPG_RST/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  MPG_RST/q2_reg/Q
                         net (fo=2, routed)           0.263     1.843    MPG_RST/q2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.888 f  MPG_RST/pc[15]_i_2/O
                         net (fo=16, routed)          0.305     2.192    INSTR_FETCH/AR[0]
    SLICE_X38Y34         FDCE                                         f  INSTR_FETCH/pc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[8]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    INSTR_FETCH/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.555    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.128ns  (logic 5.924ns (36.730%)  route 10.204ns (63.270%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 f  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 f  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.068     9.297    DATA_MEMORY/if_id_instruction_reg[4]
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.148     9.445 r  DATA_MEMORY/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.959    12.404    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    16.128 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.128    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.124ns  (logic 5.707ns (35.395%)  route 10.417ns (64.605%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 r  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 r  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.068     9.297    DATA_MEMORY/if_id_instruction_reg[4]
    SLICE_X42Y31         LUT4 (Prop_lut4_I0_O)        0.124     9.421 r  DATA_MEMORY/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.171    12.593    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.124 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.124    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.978ns  (logic 5.955ns (37.270%)  route 10.023ns (62.730%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 r  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 r  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.066     9.295    MPG_WE/cat[0]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.150     9.445 r  MPG_WE/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.779    12.224    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.753    15.978 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.978    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.928ns  (logic 5.947ns (37.339%)  route 9.981ns (62.661%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 r  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 r  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.001     9.230    MPG_WE/cat[0]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.153     9.383 r  MPG_WE/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.802    12.185    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.743    15.928 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.928    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.684ns  (logic 5.711ns (36.413%)  route 9.973ns (63.587%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 r  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 r  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.001     9.230    MPG_WE/cat[0]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.354 r  MPG_WE/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.794    12.149    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.684 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.684    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.615ns  (logic 5.680ns (36.376%)  route 9.935ns (63.624%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 f  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 f  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.015     9.244    MPG_WE/cat[0]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.368 r  MPG_WE/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.743    12.111    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.615 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.615    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayCode[1]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.553ns  (logic 5.686ns (36.561%)  route 9.867ns (63.439%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DisplayCode[1] (IN)
                         net (fo=0)                   0.000     0.000    DisplayCode[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DisplayCode_IBUF[1]_inst/O
                         net (fo=38, routed)          4.419     5.868    INSTR_DECODE/reg/DisplayCode_IBUF[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124     5.992 r  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.958     6.950    MPG_WE/cat_OBUF[6]_inst_i_2_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.102 r  MPG_WE/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801     7.903    DATA_MEMORY/cat_OBUF[5]_inst_i_1_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.326     8.229 r  DATA_MEMORY/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.066     9.295    MPG_WE/cat[0]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.419 r  MPG_WE/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.623    12.043    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.553 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.553    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.400ns  (logic 5.294ns (42.697%)  route 7.105ns (57.303%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          2.847     4.300    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X38Y33         LUT5 (Prop_lut5_I4_O)        0.116     4.416 r  INSTR_FETCH/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.258     8.674    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.725    12.400 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.400    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.218ns  (logic 5.095ns (41.700%)  route 7.123ns (58.300%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          3.308     4.761    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.124     4.885 r  INSTR_FETCH/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.815     8.700    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.218 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.218    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DisplayControl
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.804ns  (logic 5.280ns (44.731%)  route 6.524ns (55.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DisplayControl (IN)
                         net (fo=0)                   0.000     0.000    DisplayControl
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DisplayControl_IBUF_inst/O
                         net (fo=16, routed)          2.519     3.972    INSTR_FETCH/DisplayControl_IBUF
    SLICE_X35Y33         LUT4 (Prop_lut4_I0_O)        0.118     4.090 r  INSTR_FETCH/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.006     8.095    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    11.804 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.804    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ex_mem_alu_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE                         0.000     0.000 r  ex_mem_alu_out_reg[11]/C
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ex_mem_alu_out_reg[11]/Q
                         net (fo=1, routed)           0.119     0.247    ex_mem_alu_out[11]
    SLICE_X32Y35         FDRE                                         r  mem_wb_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_reg_dst_mux_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_reg_dst_mux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE                         0.000     0.000 r  ex_mem_reg_dst_mux_reg[2]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ex_mem_reg_dst_mux_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    ex_mem_reg_dst_mux[2]
    SLICE_X32Y30         FDRE                                         r  mem_wb_reg_dst_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 if_id_instruction_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            id_ex_ext_imm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDSE                         0.000     0.000 r  if_id_instruction_reg[5]/C
    SLICE_X35Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  if_id_instruction_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    if_id_instruction_reg_n_0_[5]
    SLICE_X33Y32         FDRE                                         r  id_ex_ext_imm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_alu_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  ex_mem_alu_out_reg[0]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ex_mem_alu_out_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    ex_mem_alu_out[0]
    SLICE_X30Y28         FDRE                                         r  mem_wb_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_instruction_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_mem_reg_dst_mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE                         0.000     0.000 r  id_ex_instruction_reg[7]/C
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  id_ex_instruction_reg[7]/Q
                         net (fo=1, routed)           0.098     0.239    id_ex_instruction_reg_n_0_[7]
    SLICE_X32Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  ex_mem_reg_dst_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    id_ex_reg_dst_mux[0]
    SLICE_X32Y30         FDRE                                         r  ex_mem_reg_dst_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_alu_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE                         0.000     0.000 r  ex_mem_alu_out_reg[10]/C
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_alu_out_reg[10]/Q
                         net (fo=1, routed)           0.158     0.299    ex_mem_alu_out[10]
    SLICE_X29Y35         FDRE                                         r  mem_wb_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_alu_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.308%)  route 0.163ns (53.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  ex_mem_alu_out_reg[5]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_alu_out_reg[5]/Q
                         net (fo=1, routed)           0.163     0.304    ex_mem_alu_out[5]
    SLICE_X31Y30         FDRE                                         r  mem_wb_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE                         0.000     0.000 r  ex_mem_alu_out_reg[4]/C
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_alu_out_reg[4]/Q
                         net (fo=1, routed)           0.174     0.315    ex_mem_alu_out[4]
    SLICE_X28Y28         FDRE                                         r  mem_wb_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_reg_dst_mux_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_wb_reg_dst_mux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE                         0.000     0.000 r  ex_mem_reg_dst_mux_reg[1]/C
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_reg_dst_mux_reg[1]/Q
                         net (fo=1, routed)           0.174     0.315    ex_mem_reg_dst_mux[1]
    SLICE_X33Y30         FDRE                                         r  mem_wb_reg_dst_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_pc_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_mem_branch_address_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  id_ex_pc_out_reg[10]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  id_ex_pc_out_reg[10]/Q
                         net (fo=2, routed)           0.063     0.204    EXECUTION_UNIT/Q[10]
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.249 r  EXECUTION_UNIT/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.249    EXECUTION_UNIT/plusOp_carry__1_i_2_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.315 r  EXECUTION_UNIT/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.315    branch_add[10]
    SLICE_X37Y35         FDRE                                         r  ex_mem_branch_address_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.191ns  (logic 5.242ns (34.507%)  route 9.949ns (65.493%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.165    13.437    DATA_MEMORY/cat[4]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.150    13.587 r  DATA_MEMORY/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.959    16.545    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    20.269 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.269    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.185ns  (logic 5.023ns (33.081%)  route 10.162ns (66.919%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.165    13.437    DATA_MEMORY/cat[4]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124    13.561 r  DATA_MEMORY/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.171    16.732    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.264 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.264    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.038ns  (logic 5.271ns (35.053%)  route 9.767ns (64.947%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.162    13.434    MPG_WE/counter_reg[1]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.150    13.584 r  MPG_WE/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.779    16.363    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.753    20.116 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.116    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.920ns  (logic 5.264ns (35.278%)  route 9.657ns (64.722%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.029    13.301    MPG_WE/counter_reg[1]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.153    13.454 r  MPG_WE/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.802    16.256    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.743    19.998 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.998    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.676ns  (logic 5.027ns (34.254%)  route 9.649ns (65.746%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.029    13.301    MPG_WE/counter_reg[1]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.124    13.425 r  MPG_WE/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.794    16.219    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.754 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.754    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.613ns  (logic 5.003ns (34.234%)  route 9.611ns (65.766%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.162    13.434    MPG_WE/counter_reg[1]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.558 r  MPG_WE/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.623    16.181    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.692 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.692    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.362ns  (logic 4.996ns (34.788%)  route 9.366ns (65.212%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.368    10.147    INSTR_DECODE/reg/instruction[12]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.271 f  INSTR_DECODE/reg/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.580    10.851    DATA_MEMORY/cat_OBUF[6]_inst_i_4
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  DATA_MEMORY/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.173    12.148    MPG_WE/cat_OBUF[6]_inst_i_1_4
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  MPG_WE/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.798    13.070    MPG_WE/counter_reg[1]_0
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124    13.194 r  MPG_WE/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.743    15.936    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.441 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.441    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.682ns  (logic 4.743ns (40.606%)  route 6.938ns (59.394%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.965     8.428    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X38Y33         LUT5 (Prop_lut5_I2_O)        0.348     8.776 r  INSTR_FETCH/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.258    13.034    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.725    16.760 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.760    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 4.621ns (40.068%)  route 6.911ns (59.932%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.119     6.716    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.840 r  INSTR_FETCH/if_id_instruction[7]_i_2/O
                         net (fo=2, routed)           0.674     7.514    INSTR_FETCH/if_id_instruction[7]_i_2_n_0
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.152     7.666 r  INSTR_FETCH/led_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           1.638     9.304    INSTR_FETCH/instruction[5]
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.326     9.630 r  INSTR_FETCH/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.480    13.110    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    16.610 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.610    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.235ns  (logic 4.635ns (41.257%)  route 6.600ns (58.743%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.557     5.078    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          1.715     7.311    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y31         LUT5 (Prop_lut5_I2_O)        0.152     7.463 r  INSTR_FETCH/led_OBUF[15]_inst_i_2/O
                         net (fo=5, routed)           0.990     8.453    INSTR_FETCH/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.326     8.779 r  INSTR_FETCH/led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.492     9.271    INSTR_FETCH/instruction[12]
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.395 r  INSTR_FETCH/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.403    12.798    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.314 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.314    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.272ns (72.427%)  route 0.104ns (27.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[12]/Q
                         net (fo=1, routed)           0.104     1.710    INSTR_FETCH/pc[12]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  INSTR_FETCH/plusOp_carry__1/O[3]
                         net (fo=3, routed)           0.000     1.818    data1[12]
    SLICE_X36Y35         FDRE                                         r  id_ex_pc_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.275ns (72.675%)  route 0.103ns (27.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y35         FDCE                                         r  INSTR_FETCH/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[11]/Q
                         net (fo=1, routed)           0.103     1.710    INSTR_FETCH/pc[11]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  INSTR_FETCH/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     1.821    data1[11]
    SLICE_X36Y35         FDRE                                         r  id_ex_pc_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.275ns (72.675%)  route 0.103ns (27.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[15]/Q
                         net (fo=1, routed)           0.103     1.710    INSTR_FETCH/pc[15]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  INSTR_FETCH/plusOp_carry__2/O[2]
                         net (fo=3, routed)           0.000     1.821    data1[15]
    SLICE_X36Y36         FDRE                                         r  id_ex_pc_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.279ns (73.122%)  route 0.103ns (26.878%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[13]/Q
                         net (fo=1, routed)           0.103     1.709    INSTR_FETCH/pc[13]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  INSTR_FETCH/plusOp_carry__2/O[0]
                         net (fo=3, routed)           0.000     1.824    data1[13]
    SLICE_X36Y36         FDRE                                         r  id_ex_pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.275ns (69.234%)  route 0.122ns (30.766%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  INSTR_FETCH/pc_reg[3]/Q
                         net (fo=12, routed)          0.122     1.727    INSTR_FETCH/pc_reg_rep[3]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  INSTR_FETCH/plusOp_carry/O[2]
                         net (fo=3, routed)           0.000     1.838    data1[3]
    SLICE_X36Y33         FDRE                                         r  id_ex_pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.274ns (68.920%)  route 0.124ns (31.080%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[6]/Q
                         net (fo=31, routed)          0.124     1.730    INSTR_FETCH/pc_reg[6]_0[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.840 r  INSTR_FETCH/plusOp_carry__0/O[1]
                         net (fo=3, routed)           0.000     1.840    data1[6]
    SLICE_X36Y34         FDRE                                         r  id_ex_pc_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.249ns (60.482%)  route 0.163ns (39.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  INSTR_FETCH/pc_reg[4]/Q
                         net (fo=12, routed)          0.163     1.744    INSTR_FETCH/pc_reg_rep[4]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  INSTR_FETCH/plusOp_carry/O[3]
                         net (fo=3, routed)           0.000     1.852    data1[4]
    SLICE_X36Y33         FDRE                                         r  id_ex_pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.274ns (66.695%)  route 0.137ns (33.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    INSTR_FETCH/CLK
    SLICE_X38Y33         FDCE                                         r  INSTR_FETCH/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  INSTR_FETCH/pc_reg[2]/Q
                         net (fo=22, routed)          0.137     1.742    INSTR_FETCH/pc_reg_rep[2]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.852 r  INSTR_FETCH/plusOp_carry/O[1]
                         net (fo=3, routed)           0.000     1.852    data1[2]
    SLICE_X36Y33         FDRE                                         r  id_ex_pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_instruction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.638%)  route 0.231ns (55.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.440    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  INSTR_FETCH/pc_reg[5]/Q
                         net (fo=23, routed)          0.231     1.812    INSTR_FETCH/pc_reg_rep[5]
    SLICE_X34Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  INSTR_FETCH/if_id_instruction[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    INSTR_FETCH_n_51
    SLICE_X34Y32         FDSE                                         r  if_id_instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INSTR_FETCH/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_pc_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.315ns (75.440%)  route 0.103ns (24.560%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    INSTR_FETCH/CLK
    SLICE_X38Y36         FDCE                                         r  INSTR_FETCH/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  INSTR_FETCH/pc_reg[13]/Q
                         net (fo=1, routed)           0.103     1.709    INSTR_FETCH/pc[13]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.860 r  INSTR_FETCH/plusOp_carry__2/O[1]
                         net (fo=3, routed)           0.000     1.860    data1[14]
    SLICE_X36Y36         FDRE                                         r  id_ex_pc_out_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.891ns (27.754%)  route 4.922ns (72.246%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.954 r  EXECUTION_UNIT/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.954    EXECUTION_UNIT/minusOp_carry_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.288 r  EXECUTION_UNIT/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.807     4.095    EXECUTION_UNIT/minusOp_carry__0_n_6
    SLICE_X31Y36         LUT5 (Prop_lut5_I4_O)        0.303     4.398 r  EXECUTION_UNIT/mem_reg_i_18/O
                         net (fo=1, routed)           0.949     5.347    EXECUTION_UNIT/mem_reg_i_18_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.471 r  EXECUTION_UNIT/mem_reg_i_6/O
                         net (fo=4, routed)           1.343     6.813    DATA_MEMORY/data5[5]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 2.005ns (29.440%)  route 4.806ns (70.560%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.954 r  EXECUTION_UNIT/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.954    EXECUTION_UNIT/minusOp_carry_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.068 r  EXECUTION_UNIT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.068    EXECUTION_UNIT/minusOp_carry__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.402 r  EXECUTION_UNIT/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.807     4.209    EXECUTION_UNIT/minusOp_carry__1_n_6
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.303     4.512 r  EXECUTION_UNIT/mem_reg_i_14/O
                         net (fo=1, routed)           0.665     5.177    EXECUTION_UNIT/mem_reg_i_14_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.124     5.301 r  EXECUTION_UNIT/mem_reg_i_2/O
                         net (fo=4, routed)           1.510     6.811    DATA_MEMORY/data5[9]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.562ns  (logic 1.654ns (25.205%)  route 4.908ns (74.795%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          2.018     2.474    EXECUTION_UNIT/ALUSrc
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124     2.598 r  EXECUTION_UNIT/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.598    EXECUTION_UNIT/i__carry__0_i_3_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.241 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.658     3.900    EXECUTION_UNIT/data0[7]
    SLICE_X31Y36         LUT5 (Prop_lut5_I2_O)        0.307     4.207 r  EXECUTION_UNIT/mem_reg_i_16/O
                         net (fo=1, routed)           0.877     5.083    EXECUTION_UNIT/mem_reg_i_16_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.207 r  EXECUTION_UNIT/mem_reg_i_4/O
                         net (fo=4, routed)           1.355     6.562    DATA_MEMORY/data5[7]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 1.795ns (27.675%)  route 4.691ns (72.325%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.954 r  EXECUTION_UNIT/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.954    EXECUTION_UNIT/minusOp_carry_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.193 r  EXECUTION_UNIT/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.808     4.001    EXECUTION_UNIT/minusOp_carry__0_n_5
    SLICE_X31Y36         LUT5 (Prop_lut5_I4_O)        0.302     4.303 r  EXECUTION_UNIT/mem_reg_i_17/O
                         net (fo=1, routed)           0.807     5.110    EXECUTION_UNIT/mem_reg_i_17_n_0
    SLICE_X31Y34         LUT6 (Prop_lut6_I5_O)        0.124     5.234 r  EXECUTION_UNIT/mem_reg_i_5/O
                         net (fo=4, routed)           1.252     6.486    DATA_MEMORY/data5[6]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.751ns (28.128%)  route 4.474ns (71.872%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          2.018     2.474    EXECUTION_UNIT/ALUSrc
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.124     2.598 r  EXECUTION_UNIT/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.598    EXECUTION_UNIT/i__carry__0_i_3_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.131 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.131    EXECUTION_UNIT/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.350 r  EXECUTION_UNIT/plusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.819     4.169    EXECUTION_UNIT/data0[8]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.295     4.464 r  EXECUTION_UNIT/mem_reg_i_15/O
                         net (fo=1, routed)           0.306     4.770    EXECUTION_UNIT/mem_reg_i_15_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.894 r  EXECUTION_UNIT/mem_reg_i_3/O
                         net (fo=4, routed)           1.331     6.225    DATA_MEMORY/data5[8]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.909ns (30.911%)  route 4.267ns (69.089%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.954 r  EXECUTION_UNIT/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.954    EXECUTION_UNIT/minusOp_carry_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.068 r  EXECUTION_UNIT/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.068    EXECUTION_UNIT/minusOp_carry__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.307 r  EXECUTION_UNIT/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.808     4.115    EXECUTION_UNIT/minusOp_carry__1_n_5
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.302     4.417 r  EXECUTION_UNIT/mem_reg_i_13/O
                         net (fo=1, routed)           0.307     4.724    EXECUTION_UNIT/mem_reg_i_13_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.848 r  EXECUTION_UNIT/mem_reg_i_1/O
                         net (fo=4, routed)           1.328     6.176    DATA_MEMORY/data5[10]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.113ns  (logic 1.775ns (29.036%)  route 4.338ns (70.964%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.954 r  EXECUTION_UNIT/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.954    EXECUTION_UNIT/minusOp_carry_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.176 r  EXECUTION_UNIT/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.867     4.043    EXECUTION_UNIT/minusOp_carry__0_n_7
    SLICE_X28Y36         LUT5 (Prop_lut5_I4_O)        0.299     4.342 r  EXECUTION_UNIT/mem_reg_i_19/O
                         net (fo=1, routed)           0.420     4.762    EXECUTION_UNIT/mem_reg_i_19_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.886 r  EXECUTION_UNIT/mem_reg_i_7/O
                         net (fo=4, routed)           1.227     6.113    DATA_MEMORY/data5[4]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.027ns  (logic 1.650ns (27.377%)  route 4.377ns (72.623%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.044 r  EXECUTION_UNIT/minusOp_carry/O[3]
                         net (fo=1, routed)           0.764     3.808    EXECUTION_UNIT/minusOp_carry_n_4
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.306     4.114 r  EXECUTION_UNIT/mem_reg_i_21/O
                         net (fo=1, routed)           0.466     4.580    EXECUTION_UNIT/mem_reg_i_21_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.704 r  EXECUTION_UNIT/mem_reg_i_8/O
                         net (fo=4, routed)           1.323     6.027    DATA_MEMORY/data5[3]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.962ns  (logic 1.431ns (24.000%)  route 4.531ns (76.000%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.820     2.276    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.400 r  EXECUTION_UNIT/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.400    EXECUTION_UNIT/minusOp_carry_i_4_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     2.824 r  EXECUTION_UNIT/minusOp_carry/O[1]
                         net (fo=1, routed)           0.965     3.788    EXECUTION_UNIT/minusOp_carry_n_6
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.303     4.091 r  EXECUTION_UNIT/mem_reg_i_23/O
                         net (fo=1, routed)           0.667     4.758    EXECUTION_UNIT/mem_reg_i_23_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.882 r  EXECUTION_UNIT/mem_reg_i_10/O
                         net (fo=4, routed)           1.080     5.962    DATA_MEMORY/data5[1]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 id_ex_ALUSrc_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATA_MEMORY/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 1.586ns (27.281%)  route 4.228ns (72.719%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  id_ex_ALUSrc_reg/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  id_ex_ALUSrc_reg/Q
                         net (fo=48, routed)          1.824     2.280    EXECUTION_UNIT/ALUSrc
    SLICE_X29Y35         LUT4 (Prop_lut4_I1_O)        0.124     2.404 r  EXECUTION_UNIT/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.404    EXECUTION_UNIT/minusOp_carry_i_3_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.984 r  EXECUTION_UNIT/minusOp_carry/O[2]
                         net (fo=1, routed)           0.808     3.792    EXECUTION_UNIT/minusOp_carry_n_5
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.302     4.094 r  EXECUTION_UNIT/mem_reg_i_22/O
                         net (fo=1, routed)           0.295     4.389    EXECUTION_UNIT/mem_reg_i_22_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.513 r  EXECUTION_UNIT/mem_reg_i_9/O
                         net (fo=4, routed)           1.300     5.814    DATA_MEMORY/data5[2]
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.487     4.828    DATA_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  DATA_MEMORY/mem_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMD32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMS32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMS32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD/CLK

Slack:                    inf
  Source:                 mem_wb_RegWrite_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.435%)  route 0.124ns (45.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE                         0.000     0.000 r  mem_wb_RegWrite_reg__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  mem_wb_RegWrite_reg__0/Q
                         net (fo=48, routed)          0.124     0.272    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WE
    SLICE_X30Y31         RAMS32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.950    INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X30Y31         RAMS32                                       r  INSTR_DECODE/reg/reg_file_reg_r2_0_7_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 ex_mem_branch_address_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_FETCH/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE                         0.000     0.000 r  ex_mem_branch_address_reg[10]/C
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_branch_address_reg[10]/Q
                         net (fo=1, routed)           0.098     0.239    INSTR_FETCH/Q[10]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  INSTR_FETCH/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     0.284    INSTR_FETCH/jump_mux_pc[10]
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    INSTR_FETCH/CLK
    SLICE_X38Y34         FDCE                                         r  INSTR_FETCH/pc_reg[10]/C

Slack:                    inf
  Source:                 ex_mem_branch_address_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTR_FETCH/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.055%)  route 0.119ns (38.945%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  ex_mem_branch_address_reg[5]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_mem_branch_address_reg[5]/Q
                         net (fo=1, routed)           0.119     0.260    INSTR_FETCH/Q[5]
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  INSTR_FETCH/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.305    INSTR_FETCH/jump_mux_pc_0[5]
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    INSTR_FETCH/CLK
    SLICE_X36Y32         FDCE                                         r  INSTR_FETCH/pc_reg[5]/C





