INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_BRG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BRG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_SHIFT_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/imports/Desktop/axi2spi_afifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI2SPI_AFIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/imports/Desktop/SYNC_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/40010377/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI_tb'
