# Generated by Yosys 0.39+1 (git sha1 b3124f30e, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

.model thruwire
.inputs i_sw
.outputs o_led
.names $false
.names $true
1
.names $undef
.names i_sw o_led
1 1
.end
