# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/qcom,qcs615-qmp-dp-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm QMP PHY controller (DP, QCS615)

maintainers:
  - Vinod Koul <vkoul@kernel.org>

description:
  The QMP DP PHY controller supports DisplayPort physical layer functionality
  on Qualcomm QCS615 SoCs. This PHY is independent from USB3 PHY and does not
  support combo mode.

properties:
  compatible:
    enum:
      - qcom,qcs615-qmp-dp-phy

  reg:
    maxItems: 4

  clocks:
    maxItems: 2

  clock-names:
    items:
      - const: cfg_ahb
      - const: ref

  clock-output-names:
    maxItems: 2
    description:
      Names of the clocks provided by the PHY.

  qcom,tcsr-reg:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    items:
      - items:
          - description: phandle to TCSR hardware block
          - description: offset of the DP PHY moode register
    description:
      DP PHY moode register present in the TCSR

  resets:
    maxItems: 1

  reset-names:
    items:
      - const: phy

  vdda-phy-supply: true

  vdda-pll-supply: true

  "#clock-cells":
    const: 1
    description:
      See include/dt-bindings/phy/phy-qcom-qmp.h

  "#phy-cells":
    const: 1
    description:
      See include/dt-bindings/phy/phy-qcom-qmp.h

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - clock-output-names
  - qcom,tcsr-reg
  - resets
  - reset-names
  - vdda-phy-supply
  - vdda-pll-supply
  - "#clock-cells"
  - "#phy-cells"

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,qcs615-gcc.h>
    #include <dt-bindings/clock/qcom,rpmh.h>

    phy@88e9000 {
      compatible = "qcom,qcs615-qmp-dp-phy";
      reg = <0x088e9000 0x200>,
            <0x088e9400 0x10c>,
            <0x088e9800 0x10c>,
            <0x088e9c00 0x200>;

      clocks = <&gcc GCC_AHB2PHY_WEST_CLK>,
               <&gcc GCC_USB3_SEC_CLKREF_CLK>;
      clock-names = "cfg_ahb", "ref";
      clock-output-names = "dp_phy_link_clk", "dp_phy_vco_div_clk";

      qcom,tcsr-reg = <&tcsr 0xb24c>;

      resets = <&gcc GCC_USB3_DP_PHY_SEC_BCR>;
      reset-names = "phy";

      vdda-phy-supply = <&vreg_l11a>;
      vdda-pll-supply = <&vreg_l5a>;

      #clock-cells = <1>;
      #phy-cells = <1>;
    };
