timestamp 1699135552
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "gnd" 93 513.418 -20 -107 poc 396 90 432 144 0 0 0 0 0 0 0 0 0 0 1440 264 0 0 0 0 0 0 0 0 0 0
node "V_bias4_and_Input" 96 144.916 14 -83 pc 0 0 0 0 0 0 0 0 0 0 62 60 0 0 40 26 0 0 0 0 0 0 0 0 0 0
node "a_n18_n74#" 56 143.735 -18 -74 ndif 816 184 0 0 0 0 0 0 0 0 0 0 0 0 588 112 0 0 0 0 0 0 0 0 0 0
node "V_bias3" 107 160.342 14 -30 pc 0 0 0 0 0 0 0 0 0 0 68 66 0 0 40 26 0 0 0 0 0 0 0 0 0 0
node "Output" 34 129.519 18 -44 ndif 396 90 561 100 0 0 0 0 0 0 0 0 0 0 687 156 0 0 0 0 0 0 0 0 0 0
node "V_bias2" 107 6.30607e-14 14 -19 pc 0 0 0 0 0 0 0 0 0 0 68 66 0 0 35 24 0 0 0 0 0 0 0 0 0 0
node "a_n18_n10#" 51 0 -18 -10 pdif 0 0 1190 206 0 0 0 0 0 0 0 0 0 0 572 114 0 0 0 0 0 0 0 0 0 0
node "V_bias1" 109 0 13 38 pc 0 0 0 0 0 0 0 0 0 0 80 72 0 0 54 30 0 0 0 0 0 0 0 0 0 0
node "vdd" 1237 11046.4 -48 -21 nw 432 144 594 102 10998 422 0 0 0 0 0 0 0 0 1524 278 0 0 0 0 0 0 0 0 0 0
cap "vdd" "V_bias2" 129.713
cap "vdd" "Output" 75.7668
cap "V_bias2" "V_bias3" 66.996
cap "V_bias2" "V_bias1" 15.108
cap "vdd" "a_n18_n10#" 81.0483
cap "V_bias4_and_Input" "V_bias3" 9.0648
cap "vdd" "V_bias1" 155.138
fet nfet 16 -74 17 -73 24 28 "Gnd!" "V_bias4_and_Input" 4 0 "a_n18_n74#" 12 0 "gnd" 12 0
fet nfet 16 -44 17 -43 24 28 "Gnd!" "V_bias3" 4 0 "a_n18_n74#" 12 0 "Output" 12 0
fet pfet 16 -10 17 -9 34 38 "vdd" "V_bias2" 4 0 "a_n18_n10#" 17 0 "Output" 17 0
fet pfet 16 16 17 17 36 40 "vdd" "V_bias1" 4 0 "a_n18_n10#" 18 0 "vdd" 18 0
