# Verilog 4x1 Multiplexer

## ğŸ“Œ Description
This project implements a **4x1 Multiplexer** using **Verilog HDL**.  
The output selects one of four inputs based on a 2-bit select line.

## ğŸ”§ Module Details
- Inputs: `i0`, `i1`, `i2`, `i3`
- Select lines: `s[1:0]`
- Output: `o`

## ğŸ“ Truth Table

|  s  | Output |
|-----|--------|
| 00  | i0     |
| 01  | i1     |
| 10  | i2     |
| 11  | i3     |

## ğŸ§ª Testbench
A Verilog testbench is included to verify correct selection for all input combinations.

## ğŸ›  Tools Used
- Verilog HDL
- EDA Playground / ModelSim / Vivado

## ğŸ“ Files
- `4x1_mux.v` â€“ RTL design
- `4x1_mux_tb.v` â€“ Testbench

## ğŸš€ Author
**Yug Gujarati**  
EC Engineering | Digital Design | Verilog | RTL
