lib_name: bag_serdes_ec
cell_name: qdr_tap1_latch_row
pins: [ "VDD", "VSS", "inp", "inn", "clkp", "clkn", "biasp", "en3", "en0", "setp", "outp", "setn", "div", "scan_div", "en_div", "outn", "divb", "pulse_in", "pulse_out", "en<3:2>" ]
instances:
  XDIV:
    lib_name: bag_serdes_ec
    cell_name: div2_sin_clk
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      q:
        direction: output
        net_name: "div"
        num_bits: 1
      qb:
        direction: output
        net_name: "divb"
        num_bits: 1
      clk:
        direction: input
        net_name: "clkp"
        num_bits: 1
      en:
        direction: input
        net_name: "en_div"
        num_bits: 1
      scan_s:
        direction: input
        net_name: "scan_div"
        num_bits: 1
  XLAT:
    lib_name: bag_serdes_ec
    cell_name: integ_amp
    instpins:
      casc<1:0>:
        direction: input
        net_name: "VSS,VDD"
        num_bits: 2
      en<3:2>:
        direction: input
        net_name: "en<3:2>"
        num_bits: 2
      pulse:
        direction: input
        net_name: "pulse_in"
        num_bits: 1
      setn:
        direction: input
        net_name: "setn"
        num_bits: 1
      setp:
        direction: input
        net_name: "setp"
        num_bits: 1
      biasp:
        direction: input
        net_name: "biasp"
        num_bits: 1
      outp:
        direction: output
        net_name: "outp"
        num_bits: 1
      outn:
        direction: output
        net_name: "outn"
        num_bits: 1
      foot:
        direction: output
        net_name: "foot"
        num_bits: 1
      tail:
        direction: output
        net_name: "tail"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN23:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN21:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN22:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN24:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN19:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN20:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XPULSE:
    lib_name: bag_serdes_ec
    cell_name: qdr_rx_set_pulse
    instpins:
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      pulse:
        direction: output
        net_name: "pulse_out"
        num_bits: 1
      en3:
        direction: input
        net_name: "en3"
        num_bits: 1
      en0:
        direction: input
        net_name: "en0"
        num_bits: 1
