{
  "module_name": "atmel-pdmic.h",
  "hash_id": "7fcf1eeddc40b30a8b0bbc7d47d94636087c3978c51796c5ea13ff3075a1e07b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/atmel/atmel-pdmic.h",
  "human_readable_source": " \n#ifndef __ATMEL_PDMIC_H_\n#define __ATMEL_PDMIC_H_\n\n#include <linux/bitops.h>\n\n#define PDMIC_CR\t0x00000000\n\n#define PDMIC_CR_SWRST\t\t0x1\n#define PDMIC_CR_SWRST_MASK\tBIT(0)\n#define PDMIC_CR_SWRST_SHIFT\t(0)\n\n#define PDMIC_CR_ENPDM_DIS\t0x0\n#define PDMIC_CR_ENPDM_EN\t0x1\n#define PDMIC_CR_ENPDM_MASK\tBIT(4)\n#define PDMIC_CR_ENPDM_SHIFT\t(4)\n\n#define PDMIC_MR\t0x00000004\n\n#define PDMIC_MR_CLKS_PCK\t0x0\n#define PDMIC_MR_CLKS_GCK\t0x1\n#define PDMIC_MR_CLKS_MASK\tBIT(4)\n#define PDMIC_MR_CLKS_SHIFT\t(4)\n\n#define PDMIC_MR_PRESCAL_MASK\tGENMASK(14, 8)\n#define PDMIC_MR_PRESCAL_SHIFT\t(8)\n\n#define PDMIC_CDR\t0x00000014\n\n#define PDMIC_IER\t0x00000018\n#define PDMIC_IER_OVRE\t\t\tBIT(25)\n\n#define PDMIC_IDR\t0x0000001c\n#define PDMIC_IDR_OVRE\t\t\tBIT(25)\n\n#define PDMIC_IMR\t0x00000020\n\n#define PDMIC_ISR\t0x00000024\n#define PDMIC_ISR_OVRE\t\t\tBIT(25)\n\n#define PDMIC_DSPR0\t0x00000058\n\n#define PDMIC_DSPR0_HPFBYP_DIS\t\t0x1\n#define PDMIC_DSPR0_HPFBYP_EN\t\t0x0\n#define PDMIC_DSPR0_HPFBYP_MASK\t\tBIT(1)\n#define PDMIC_DSPR0_HPFBYP_SHIFT\t(1)\n\n#define PDMIC_DSPR0_SINBYP_DIS\t\t0x1\n#define PDMIC_DSPR0_SINBYP_EN\t\t0x0\n#define PDMIC_DSPR0_SINBYP_MASK\t\tBIT(2)\n#define PDMIC_DSPR0_SINBYP_SHIFT\t(2)\n\n#define PDMIC_DSPR0_SIZE_16_BITS\t0x0\n#define PDMIC_DSPR0_SIZE_32_BITS\t0x1\n#define PDMIC_DSPR0_SIZE_MASK\t\tBIT(3)\n#define PDMIC_DSPR0_SIZE_SHIFT\t\t(3)\n\n#define PDMIC_DSPR0_OSR_128\t\t0x0\n#define PDMIC_DSPR0_OSR_64\t\t0x1\n#define PDMIC_DSPR0_OSR_MASK\t\tGENMASK(6, 4)\n#define PDMIC_DSPR0_OSR_SHIFT\t\t(4)\n\n#define PDMIC_DSPR0_SCALE_MASK\t\tGENMASK(11, 8)\n#define PDMIC_DSPR0_SCALE_SHIFT\t\t(8)\n\n#define PDMIC_DSPR0_SHIFT_MASK\t\tGENMASK(15, 12)\n#define PDMIC_DSPR0_SHIFT_SHIFT\t\t(12)\n\n#define PDMIC_DSPR1\t0x0000005c\n\n#define PDMIC_DSPR1_DGAIN_MASK\t\tGENMASK(14, 0)\n#define PDMIC_DSPR1_DGAIN_SHIFT\t\t(0)\n\n#define PDMIC_DSPR1_OFFSET_MASK\t\tGENMASK(31, 16)\n#define PDMIC_DSPR1_OFFSET_SHIFT\t(16)\n\n#define PDMIC_WPMR\t0x000000e4\n\n#define PDMIC_WPSR\t0x000000e8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}