Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Aug 10 01:46:46 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 1 -file /home/kanai/reserch/pycmpgen/vertical_shiftregister_result/comp2_1_32_16_timing.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.830ns  (logic 5.351ns (45.231%)  route 6.479ns (54.769%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=5, routed)           1.336     1.677    compressor2_1_32_16/compressor_inst/gpc18/lut6_2_inst2/I4
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.107     1.784 r  compressor2_1_32_16/compressor_inst/gpc18/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.784    compressor2_1_32_16/compressor_inst/gpc18/lut6_2_inst2_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     2.075 r  compressor2_1_32_16/compressor_inst/gpc18/carry4_inst0/O[3]
                         net (fo=4, routed)           1.080     3.156    compressor2_1_32_16/compressor_inst/gpc92/lut6_2_inst2/I0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.234     3.390 r  compressor2_1_32_16/compressor_inst/gpc92/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.390    compressor2_1_32_16/compressor_inst/gpc92/lut6_2_inst2_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.676 r  compressor2_1_32_16/compressor_inst/gpc92/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.063     4.739    compressor2_1_32_16/compressor_inst/gpc168/src0[4]
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.097     4.836 r  compressor2_1_32_16/compressor_inst/gpc168/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.836    compressor2_1_32_16/compressor_inst/gpc168/lut5_prop1_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     5.007 r  compressor2_1_32_16/compressor_inst/gpc168/carry4_inst0/O[1]
                         net (fo=4, routed)           0.792     5.799    compressor2_1_32_16/compressor_inst/gpc198/stage3_12[1]
    SLICE_X5Y71          LUT4 (Prop_lut4_I2_O)        0.216     6.015 r  compressor2_1_32_16/compressor_inst/gpc198/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.015    compressor2_1_32_16/compressor_inst/gpc198/lut4_prop1_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.447 r  compressor2_1_32_16/compressor_inst/gpc198/carry4_inst0/O[2]
                         net (fo=2, routed)           0.701     7.148    compressor2_1_32_16/rowadder2_1inst/src0[14]
    SLICE_X4Y68          LUT2 (Prop_lut2_I0_O)        0.230     7.378 r  compressor2_1_32_16/rowadder2_1inst/lut_14_prop/O
                         net (fo=1, routed)           0.000     7.378    compressor2_1_32_16/rowadder2_1inst/prop[14]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.679 r  compressor2_1_32_16/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     7.679    compressor2_1_32_16/rowadder2_1inst/carryout[15]
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.909 r  compressor2_1_32_16/rowadder2_1inst/carry4_19_16/O[1]
                         net (fo=1, routed)           1.506     9.415    dst17_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.415    11.830 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.830    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------




