{
    "Modified_VTR_Benchmarks/and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_latch.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 59,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "Modified_VTR_Benchmarks/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "max_rss(MiB)": 2084.8,
        "exec_time(ms)": 16657.1,
        "techmap_time(ms)": 9125.5,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 60395,
        "latch": 4692,
        "Adder": 390,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 6054,
        "Average Path": 7,
        "Estimated LUTs": 61115,
        "Total Node": 66670
    },
    "Modified_VTR_Benchmarks/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2796.1,
        "exec_time(ms)": 346720.5,
        "techmap_time(ms)": 272762.4,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 203336,
        "latch": 5140,
        "Adder": 2391,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 12194,
        "Average Path": 6,
        "Estimated LUTs": 215566,
        "Total Node": 210879
    },
    "Modified_VTR_Benchmarks/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 1898.1,
        "exec_time(ms)": 4000.6,
        "techmap_time(ms)": 1540.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 21318,
        "latch": 548,
        "Adder": 3684,
        "generic logic size": 4,
        "Longest Path": 481,
        "Average Path": 5,
        "Estimated LUTs": 22719,
        "Total Node": 25551
    },
    "Modified_VTR_Benchmarks/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "max_rss(MiB)": 932.7,
        "exec_time(ms)": 2193.1,
        "techmap_time(ms)": 1682.5,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 10875,
        "latch": 1181,
        "Adder": 184,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 694,
        "Average Path": 6,
        "Estimated LUTs": 11141,
        "Total Node": 12273
    },
    "Modified_VTR_Benchmarks/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 118.1,
        "exec_time(ms)": 204.3,
        "techmap_time(ms)": 122.7,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 808,
        "latch": 208,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 62,
        "Average Path": 5,
        "Estimated LUTs": 853,
        "Total Node": 1025
    },
    "Modified_VTR_Benchmarks/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 691.9,
        "exec_time(ms)": 1037.9,
        "techmap_time(ms)": 679.7,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 8933,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 10049,
        "Total Node": 8998
    },
    "Modified_VTR_Benchmarks/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 2359.3,
        "exec_time(ms)": 31359.6,
        "techmap_time(ms)": 13673.3,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 72288,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 230,
        "Average Path": 4,
        "Estimated LUTs": 90112,
        "Total Node": 74273
    },
    "Modified_VTR_Benchmarks/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 122.7,
        "exec_time(ms)": 226.4,
        "techmap_time(ms)": 107.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 855,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 122,
        "Average Path": 6,
        "Estimated LUTs": 865,
        "Total Node": 1182
    },
    "Modified_VTR_Benchmarks/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 113.7,
        "exec_time(ms)": 177.3,
        "techmap_time(ms)": 72.8,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 455,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 5,
        "Estimated LUTs": 465,
        "Total Node": 685
    },
    "Modified_VTR_Benchmarks/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 103,
        "exec_time(ms)": 102.7,
        "techmap_time(ms)": 49.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 43,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 3,
        "Estimated LUTs": 45,
        "Total Node": 60
    },
    "Modified_VTR_Benchmarks/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 64.3,
        "techmap_time(ms)": 14.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 9,
        "latch": 2,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 14
    },
    "Modified_VTR_Benchmarks/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "max_rss(MiB)": 4214.7,
        "exec_time(ms)": 1089853.1,
        "techmap_time(ms)": 651675.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 487583,
        "latch": 25893,
        "Adder": 14020,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 7797,
        "Average Path": 4,
        "Estimated LUTs": 498639,
        "Total Node": 532780
    },
    "Modified_VTR_Benchmarks/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "max_rss(MiB)": 6628.7,
        "exec_time(ms)": 4085349.3,
        "techmap_time(ms)": 2418922.7,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 958495,
        "latch": 49581,
        "Adder": 26273,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 9878,
        "Average Path": 4,
        "Estimated LUTs": 979856,
        "Total Node": 1044786
    },
    "Modified_VTR_Benchmarks/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 2350.3,
        "exec_time(ms)": 104171.5,
        "techmap_time(ms)": 65514.5,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 134182,
        "latch": 7877,
        "Adder": 4794,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 6189,
        "Average Path": 4,
        "Estimated LUTs": 137661,
        "Total Node": 148271
    },
    "Modified_VTR_Benchmarks/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 1218.2,
        "exec_time(ms)": 2296.3,
        "techmap_time(ms)": 1733.4,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 14690,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 753,
        "Average Path": 5,
        "Estimated LUTs": 14750,
        "Total Node": 15099
    },
    "Modified_VTR_Benchmarks/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 1949.4,
        "exec_time(ms)": 12629.7,
        "techmap_time(ms)": 7260,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 52971,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1487,
        "Average Path": 5,
        "Estimated LUTs": 53095,
        "Total Node": 53782
    },
    "Modified_VTR_Benchmarks/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "exit": 1
    },
    "Modified_VTR_Benchmarks/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "Latch Drivers": 1,
        "Pi": 505,
        "Po": 553,
        "logic element": 34401,
        "latch": 3383,
        "Adder": 768,
        "Memory": 1074,
        "generic logic size": 4,
        "Longest Path": 1181,
        "Average Path": 6,
        "Estimated LUTs": 34743,
        "Total Node": 39627
    },
    "Modified_VTR_Benchmarks/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 829.2,
        "exec_time(ms)": 1307.6,
        "techmap_time(ms)": 809.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 3783,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 644,
        "Average Path": 5,
        "Estimated LUTs": 3783,
        "Total Node": 4780
    },
    "Modified_VTR_Benchmarks/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 1131.7,
        "exec_time(ms)": 2202.2,
        "techmap_time(ms)": 1428.7,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 12157,
        "latch": 1054,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 540,
        "Average Path": 6,
        "Estimated LUTs": 12288,
        "Total Node": 13709
    },
    "Modified_VTR_Benchmarks/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_output_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_output_and_latch.blif",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 77.9,
        "techmap_time(ms)": 26.1,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "latch": 3,
        "Adder": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "Modified_VTR_Benchmarks/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_reader_writer.blif",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 91.8,
        "techmap_time(ms)": 38.3,
        "Latch Drivers": 2,
        "Pi": 1,
        "Po": 1,
        "logic element": 71,
        "latch": 11,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 7,
        "Estimated LUTs": 71,
        "Total Node": 92
    },
    "Modified_VTR_Benchmarks/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/multiclock_separate_and_latch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multiclock_separate_and_latch.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 54.3,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 8
    },
    "Modified_VTR_Benchmarks/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 1515.1,
        "exec_time(ms)": 2803.6,
        "techmap_time(ms)": 1891.9,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 15137,
        "latch": 756,
        "Adder": 562,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1969,
        "Average Path": 6,
        "Estimated LUTs": 15538,
        "Total Node": 16521
    },
    "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1040.9,
        "exec_time(ms)": 2329.2,
        "techmap_time(ms)": 1755.5,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 11853,
        "latch": 1103,
        "Adder": 173,
        "generic logic size": 4,
        "Longest Path": 666,
        "Average Path": 6,
        "Estimated LUTs": 12119,
        "Total Node": 13130
    },
    "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 231.4,
        "exec_time(ms)": 459.7,
        "techmap_time(ms)": 263,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 3287,
        "latch": 548,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 102,
        "Average Path": 5,
        "Estimated LUTs": 3425,
        "Total Node": 3978
    },
    "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 800.5,
        "exec_time(ms)": 2215.1,
        "techmap_time(ms)": 1643.1,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 9459,
        "latch": 1345,
        "Adder": 413,
        "Multiplier": 18,
        "generic logic size": 4,
        "Longest Path": 202,
        "Average Path": 5,
        "Estimated LUTs": 9494,
        "Total Node": 11236
    },
    "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "Latch Drivers": 1,
        "Pi": 204,
        "Po": 130,
        "logic element": 49365,
        "latch": 11007,
        "Adder": 5405,
        "Multiplier": 24,
        "generic logic size": 4,
        "Longest Path": 2457,
        "Average Path": 5,
        "Estimated LUTs": 52487,
        "Total Node": 65802
    },
    "Modified_VTR_Benchmarks/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 748.7,
        "exec_time(ms)": 2090.4,
        "techmap_time(ms)": 1563.3,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 9033,
        "latch": 1374,
        "Adder": 413,
        "Multiplier": 18,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 5,
        "Estimated LUTs": 9068,
        "Total Node": 10860
    },
    "Modified_VTR_Benchmarks/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 446.5,
        "exec_time(ms)": 807.6,
        "techmap_time(ms)": 417.3,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 6862,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 358,
        "Average Path": 5,
        "Estimated LUTs": 7245,
        "Total Node": 8082
    },
    "Modified_VTR_Benchmarks/single_ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/single_ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_ff.blif",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 67.7,
        "techmap_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "Modified_VTR_Benchmarks/single_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/single_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "single_wire.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 56.5,
        "techmap_time(ms)": 8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "Modified_VTR_Benchmarks/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 462.5,
        "exec_time(ms)": 1259.2,
        "techmap_time(ms)": 1004.3,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 4793,
        "latch": 352,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 1047,
        "Average Path": 5,
        "Estimated LUTs": 5077,
        "Total Node": 5337
    },
    "Modified_VTR_Benchmarks/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 1714.5,
        "exec_time(ms)": 4289,
        "techmap_time(ms)": 2644.4,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 197,
        "logic element": 12809,
        "latch": 12143,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 184,
        "Average Path": 6,
        "Estimated LUTs": 13023,
        "Total Node": 27768
    },
    "Modified_VTR_Benchmarks/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 2208.6,
        "exec_time(ms)": 6777,
        "techmap_time(ms)": 5030.2,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 15304,
        "latch": 11449,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 210,
        "Average Path": 5,
        "Estimated LUTs": 15331,
        "Total Node": 29238
    },
    "Modified_VTR_Benchmarks/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 2124,
        "exec_time(ms)": 10986.3,
        "techmap_time(ms)": 4848.3,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12418,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 139,
        "Average Path": 5,
        "Estimated LUTs": 12432,
        "Total Node": 42041
    },
    "Modified_VTR_Benchmarks/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 135.5,
        "exec_time(ms)": 356.7,
        "techmap_time(ms)": 258.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1568,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1864,
        "Total Node": 1697
    },
    "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 1613.2,
        "exec_time(ms)": 4130.1,
        "techmap_time(ms)": 2574.3,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 12123,
        "latch": 11549,
        "Adder": 2815,
        "generic logic size": 4,
        "Longest Path": 184,
        "Average Path": 5,
        "Estimated LUTs": 12337,
        "Total Node": 26488
    },
    "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2038.4,
        "exec_time(ms)": 6319.6,
        "techmap_time(ms)": 4727.1,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 14291,
        "latch": 11448,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 206,
        "Average Path": 6,
        "Estimated LUTs": 14294,
        "Total Node": 28224
    },
    "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 2127.9,
        "exec_time(ms)": 11240.1,
        "techmap_time(ms)": 4941.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 12358,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 140,
        "Average Path": 5,
        "Estimated LUTs": 12372,
        "Total Node": 41981
    },
    "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 135.7,
        "exec_time(ms)": 330.6,
        "techmap_time(ms)": 237.2,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1568,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 113,
        "Average Path": 6,
        "Estimated LUTs": 1864,
        "Total Node": 1697
    },
    "Modified_VTR_Benchmarks/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/tpu.16x16.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.16x16.int8.blif",
        "max_rss(MiB)": 2202.2,
        "exec_time(ms)": 39313.5,
        "techmap_time(ms)": 22872.1,
        "Latch Drivers": 2,
        "Pi": 353,
        "Po": 289,
        "logic element": 75259,
        "latch": 18936,
        "Adder": 4892,
        "Multiplier": 288,
        "Memory": 256,
        "generic logic size": 4,
        "Longest Path": 1838,
        "Average Path": 5,
        "Estimated LUTs": 77508,
        "Total Node": 99633
    },
    "Modified_VTR_Benchmarks/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "Modified_VTR_Benchmarks/tpu.32x32.int8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "tpu.32x32.int8.blif",
        "max_rss(MiB)": 3329.6,
        "exec_time(ms)": 370230.2,
        "techmap_time(ms)": 206350.6,
        "Latch Drivers": 2,
        "Pi": 641,
        "Po": 545,
        "logic element": 246400,
        "latch": 70104,
        "Adder": 18245,
        "Multiplier": 1088,
        "Memory": 512,
        "generic logic size": 4,
        "Longest Path": 4516,
        "Average Path": 5,
        "Estimated LUTs": 251754,
        "Total Node": 336351
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
