============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  10:04:13 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          11    25.811    gscl45nm 
AOI21X1         36   101.369    gscl45nm 
BUFX2           86   201.799    gscl45nm 
DFFSR           51   526.555    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1           106   497.458    gscl45nm 
INVX1          189   266.093    gscl45nm 
MUX2X1          47   176.457    gscl45nm 
NAND3X1          1     2.346    gscl45nm 
NOR3X1           1     2.816    gscl45nm 
OAI21X1         27    76.027    gscl45nm 
OR2X1            1     2.346    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          562  1911.459             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        51  526.555   27.5 
inverter         189  266.093   13.9 
buffer            86  201.799   10.6 
logic            236  917.012   48.0 
-------------------------------------
total            562 1911.459  100.0 

