// selectï¼šï¿½?ï¿½ä¸­ï¿?????ä¸ªå•ï¿?????
// confirmï¼šç¡®è®¤ï¿½?ï¿½ä¸­çš„å•å…ƒï¿½?ï¿½è¿›è¡Œæ¶ˆé™¤æ“ï¿?????
// åœ¨ï¿½?ï¿½ä¸­ï¿?????ä¸ªå•å…ƒä¹‹åï¼Œå¯»æ‰¾ä¸å®ƒç›¸é‚»çš„åŒè‰²å•å…ƒï¼Œå°†å®ƒä»¬æ ‡è®°ä¸ºå¾…ç¡®è®¤åˆ é™¤çš„çŠ¶ï¿½??
module operate(
    input clk,
    input [3:0] x, // å…‰æ ‡ï¿?????åœ¨çš„å•å…ƒæ ¼çš„xåæ ‡
    input [3:0] y, // å…‰æ ‡ï¿?????åœ¨çš„å•å…ƒæ ¼çš„yåæ ‡
    input [4:0] operation,
    output reg[3:0] new_x, // æ“ä½œåå…‰æ ‡æ‰€åœ¨çš„å•å…ƒæ ¼çš„xåæ ‡
    output reg[3:0] new_y, // æ“ä½œåå…‰æ ‡æ‰€åœ¨çš„å•å…ƒæ ¼çš„yåæ ‡
    output reg if_eliminate // æ˜¯å¦æ¶ˆé™¤
    );

	always @(posedge clk) begin
        if(!operation[0] && !operation[1] &&!operation[2] &&!operation[3] &&!operation[4]) begin
            new_x <= x;
            new_y <= y;
            if_eliminate <= 1'b0;
        end else begin
            
            // confirm
            if(operation[0] == 1'b1) begin
                new_x <= x;
                new_y <= y;
                if_eliminate <= 1'b1;
            end 
            // shift left
             if(operation[1] == 1'b1) begin
                new_x <= x;
                if_eliminate <= 1'b0;
                if (y > 0) begin
                    new_y <= y - 1;
                end
            end
            // shift right  
            if(operation[2] == 1'b1) begin
                new_x <= x;
                if_eliminate <= 1'b0;
                if (y < 7) begin
                    new_y <= y + 1;
                end
            end 
            // shift up
            if(operation[3] == 1'b1) begin
                new_y <= y;
                if_eliminate <= 1'b0;
                if (x > 0) begin
                    new_x <= x - 1;
                end
            end 
            // shift down
            if(operation[4] == 1'b1) begin
                new_y <= y;
                if_eliminate <= 1'b0;
                if (x < 7) begin
                    new_x <= x + 1;
                end
            end 
        end
    end

endmodule