Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1045
design__instance__area,13502.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007908364059403539
power__switching__total,0.0005523382569663227
power__leakage__total,0.0000010646048167473054
power__total,0.001344239222817123
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2637664605833623
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26377475950070606
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1014389712051438
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.591844590088439
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101439
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27666450469230225
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27667133256409676
timing__hold__ws__corner:nom_slow_1p08V_125C,0.601049615979396
timing__setup__ws__corner:nom_slow_1p08V_125C,12.93854660033602
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.601050
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26864181084485866
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2686493326060632
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2875552100047973
timing__setup__ws__corner:nom_typ_1p20V_25C,13.975722308344691
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.287555
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2637664605833623
clock__skew__worst_setup,0.26377475950070606
timing__hold__ws,0.1014389712051438
timing__setup__ws,12.93854660033602
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101439
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1045
design__instance__area__stdcell,13502.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.466554
design__instance__utilization__stdcell,0.466554
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,67
design__instance__area__class:inverter,366.509
design__instance__count__class:sequential_cell,72
design__instance__area__class:sequential_cell,3396.56
design__instance__count__class:multi_input_combinational_cell,754
design__instance__area__class:multi_input_combinational_cell,7671.28
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,124
design__instance__area__class:timing_repair_buffer,1847.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18130.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,43.5456
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,90
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1128
route__net__special,2
route__drc_errors__iter:0,421
route__wirelength__iter:0,19683
route__drc_errors__iter:1,223
route__wirelength__iter:1,19510
route__drc_errors__iter:2,215
route__wirelength__iter:2,19516
route__drc_errors__iter:3,35
route__wirelength__iter:3,19391
route__drc_errors__iter:4,2
route__wirelength__iter:4,19364
route__drc_errors__iter:5,0
route__wirelength__iter:5,19369
route__drc_errors,0
route__wirelength,19369
route__vias,5975
route__vias__singlecut,5975
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,382.665
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,67
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,67
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,67
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,67
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000606523
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000540307
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000130826
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000540307
design_powergrid__voltage__worst,0.0000540307
design_powergrid__voltage__worst__net:VPWR,1.19994
design_powergrid__drop__worst,0.0000606523
design_powergrid__drop__worst__net:VPWR,0.0000606523
design_powergrid__voltage__worst__net:VGND,0.0000540307
design_powergrid__drop__worst__net:VGND,0.0000540307
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001550000000000000067502427258947506061304011382162570953369140625
ir__drop__worst,0.000060699999999999998206122453492383783668628893792629241943359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
