INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Inst_ROM' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Inst_ROM'...
WARNING:sim - A core named 'Inst_ROM' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Inst_ROM'...
Delivering associated files for 'Inst_ROM'...
Delivering EJava files for 'Inst_ROM'...
Generating implementation netlist for 'Inst_ROM'...
INFO:sim - Pre-processing HDL files for 'Inst_ROM'...
Running synthesis for 'Inst_ROM'
Running ngcbuild...
Writing VEO instantiation template for 'Inst_ROM'...
Writing Verilog behavioral simulation model for 'Inst_ROM'...
WARNING:sim - Overwriting existing file
   D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inst_ROM'...
Generating metadata file...
Regenerating ISE project file for 'Inst_ROM'...
Generating ISE project...
XCO file found: Inst_ROM.xco
XMDF file found: Inst_ROM_xmdf.tcl
Adding D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.asy -view all
-origin_type imported
Adding D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.ngc -view all
-origin_type created
Checking file "D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.ngc" for
project device match ...
File "D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.ngc" device
information matches project device.
Adding D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.sym -view all
-origin_type imported
Adding D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/FPGA/R_I_J_instruction/ipcore_dir/tmp/_cg/Inst_ROM.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inst_ROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inst_ROM'.
