
*** Running vivado
    with args -log nr.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nr.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source nr.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1642 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nr' is not ideal for floorplanning, since the cellview 'nr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc]
WARNING: [Vivado 12-584] No ports matched 'Q[6]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[6]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[5]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[5]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[4]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[4]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[3]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q[3]'. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bogdan/project_24/project_24.srcs/constrs_1/new/f.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 4 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 490.738 ; gain = 279.594
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 493.074 ; gain = 2.336
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b3816516

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13672f3a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 999.711 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 50 cells.
Phase 2 Constant propagation | Checksum: 1ca441986

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 999.711 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4564 unconnected nets.
INFO: [Opt 31-11] Eliminated 13 unconnected cells.
Phase 3 Sweep | Checksum: fc86b35a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.711 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: fc86b35a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.711 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 999.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fc86b35a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fc86b35a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 999.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 999.711 ; gain = 508.973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 999.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 999.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 999.711 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'A[10]_i_3' is driving clock pin of 20 registers. This could lead to large hold time violations. First few involved registers are:
	A_reg[0] {FDCE}
	A_reg[0]_rep {FDCE}
	A_reg[0]_rep__0 {FDCE}
	A_reg[10] {FDCE}
	A_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'Q[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	Q_reg[0] {FDCE}
	Q_reg[1] {FDCE}
	Q_reg[2] {FDCE}
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_1_IBUF_inst (IBUF.O) is locked to IOB_X0Y16
	BUTTON_1_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_2_IBUF_inst (IBUF.O) is locked to IOB_X0Y15
	BUTTON_2_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_3_IBUF_inst (IBUF.O) is locked to IOB_X0Y14
	BUTTON_3_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b7dfb131

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.223 ; gain = 30.512

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1bd93d028

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bd93d028

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1035.930 ; gain = 36.219
Phase 1 Placer Initialization | Checksum: 1bd93d028

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2783d9780

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2783d9780

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2bdee0e3b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f6dc5370

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6dc5370

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2cb462c06

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dd63a845

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23af18ffc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23af18ffc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1035.930 ; gain = 36.219
Phase 3 Detail Placement | Checksum: 23af18ffc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1035.930 ; gain = 36.219

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.018. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17f7ad8e4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883
Phase 4.1 Post Commit Optimization | Checksum: 17f7ad8e4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17f7ad8e4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17f7ad8e4

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20b0839a8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20b0839a8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1077.594 ; gain = 77.883
Ending Placer Task | Checksum: 143cbc027

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1077.594 ; gain = 77.883
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 14 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1077.594 ; gain = 77.883
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1077.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1077.594 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1077.594 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1077.594 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLCK-12) Clock Placer Checks - Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_1_IBUF_inst (IBUF.O) is locked to T17
	BUTTON_1_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1

WARNING: [DRC 23-20] Rule violation (PLCK-12) Clock Placer Checks - Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_2_IBUF_inst (IBUF.O) is locked to T18
	BUTTON_2_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3

WARNING: [DRC 23-20] Rule violation (PLCK-12) Clock Placer Checks - Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	BUTTON_3_IBUF_inst (IBUF.O) is locked to U17
	BUTTON_3_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2

INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: aaafafc9 ConstDB: 0 ShapeSum: 991c105e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e3cbaaf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1179.867 ; gain = 95.320

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e3cbaaf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.867 ; gain = 95.320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e3cbaaf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.867 ; gain = 95.320

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e3cbaaf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.867 ; gain = 95.320
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a8973270

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1195.305 ; gain = 110.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.022  | TNS=0.000  | WHS=-0.017 | THS=-0.224 |

Phase 2 Router Initialization | Checksum: 138fdff52

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18d18ceec

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2796
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1cdf223d1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.949  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f859c350

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570
Phase 4 Rip-up And Reroute | Checksum: 1f859c350

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f859c350

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f859c350

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570
Phase 5 Delay and Skew Optimization | Checksum: 1f859c350

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25e01ecde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1196.117 ; gain = 111.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.042  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25e01ecde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1196.117 ; gain = 111.570
Phase 6 Post Hold Fix | Checksum: 25e01ecde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.67217 %
  Global Horizontal Routing Utilization  = 10.2363 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25e01ecde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25e01ecde

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db7e9fd0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.117 ; gain = 111.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.042  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1db7e9fd0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 1196.117 ; gain = 111.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1196.117 ; gain = 111.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 17 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1196.117 ; gain = 118.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bogdan/project_24/project_24.runs/impl_1/nr_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.918 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file nr_power_routed.rpt -pb nr_power_summary_routed.pb -rpx nr_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 17 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1245.992 ; gain = 32.074
Command: write_bitstream -force -no_partial_bitfile nr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[0]_i_2/O, cell ANOD_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[1]_i_2/O, cell ANOD_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[2]_i_2/O, cell ANOD_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[3]_i_2/O, cell ANOD_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net BUTTON_5_1 is a gated clock net sourced by a combinational pin Q[2]_i_2/O, cell Q[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[0]_i_2/O, cell CATOD_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[1]_i_2/O, cell CATOD_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[2]_i_2/O, cell CATOD_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DD is a gated clock net sourced by a combinational pin A[10]_i_3/O, cell A[10]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DEB_B0 is a gated clock net sourced by a combinational pin DEB_B_reg[2]_i_1/O, cell DEB_B_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DEB_C0 is a gated clock net sourced by a combinational pin DEB_C_reg[2]_i_1/O, cell DEB_C_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_108699_out is a gated clock net sourced by a combinational pin OK_1_reg_i_1/O, cell OK_1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_2_reg/G0 is a gated clock net sourced by a combinational pin OK_2_reg/L3_2/O, cell OK_2_reg/L3_2 (in OK_2_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_3_reg_i_2_n_0 is a gated clock net sourced by a combinational pin OK_3_reg_i_2/O, cell OK_3_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_4_reg/G0 is a gated clock net sourced by a combinational pin OK_4_reg/L3_2/O, cell OK_4_reg/L3_2 (in OK_4_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_reg[0]/G0 is a gated clock net sourced by a combinational pin OK_reg[0]/L3_2/O, cell OK_reg[0]/L3_2 (in OK_reg[0] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_reg[1]/G0 is a gated clock net sourced by a combinational pin OK_reg[1]/L3_2/O, cell OK_reg[1]/L3_2 (in OK_reg[1] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net R_reg[10]_i_2_n_0 is a gated clock net sourced by a combinational pin R_reg[10]_i_2/O, cell R_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net SEMN_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SEMN_reg_LDC_i_1/O, cell SEMN_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c_z_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin c_z_reg[3]_i_2/O, cell c_z_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT A[10]_i_3 is driving clock pin of 20 cells. This could lead to large hold time violations. First few involved cells are:
    A_reg[0] {FDCE}
    A_reg[0]_rep {FDCE}
    A_reg[0]_rep__0 {FDCE}
    A_reg[10] {FDCE}
    A_reg[1] {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Q[2]_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    Q_reg[0] {FDCE}
    Q_reg[1] {FDCE}
    Q_reg[2] {FDCE}

WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_2 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_5 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port CLK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port SEL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Bogdan/project_24/project_24.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 16 00:42:43 2017. For additional details about this file, please refer to the WebTalk help file at D:/POLI/Vivado_2/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 53 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1636.051 ; gain = 390.059
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file nr.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue May 16 00:42:43 2017...

*** Running vivado
    with args -log nr.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nr.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source nr.tcl -notrace
Command: open_checkpoint nr_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 211.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nr' is not ideal for floorplanning, since the cellview 'nr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bogdan/Calculator de buzunar_1/project_24.runs/impl_1/.Xil/Vivado-4792-DESKTOP-FO43JJ9/dcp/nr.xdc]
Finished Parsing XDC File [C:/Users/Bogdan/Calculator de buzunar_1/project_24.runs/impl_1/.Xil/Vivado-4792-DESKTOP-FO43JJ9/dcp/nr.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 512.715 ; gain = 23.406
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 512.715 ; gain = 23.406
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDCP => LDCP (LDCE, LUT3, LUT3, VCC, GND): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 512.715 ; gain = 301.449
Command: write_bitstream -force -no_partial_bitfile nr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[0]_i_2/O, cell ANOD_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[1]_i_2/O, cell ANOD_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[2]_i_2/O, cell ANOD_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net ANOD_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin ANOD_reg[3]_i_2/O, cell ANOD_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net BUTTON_5_1 is a gated clock net sourced by a combinational pin Q[2]_i_2/O, cell Q[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[0]_i_2/O, cell CATOD_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[1]_i_2/O, cell CATOD_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net CATOD_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin CATOD_reg[2]_i_2/O, cell CATOD_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DD is a gated clock net sourced by a combinational pin A[10]_i_3/O, cell A[10]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DEB_B0 is a gated clock net sourced by a combinational pin DEB_B_reg[2]_i_1/O, cell DEB_B_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net DEB_C0 is a gated clock net sourced by a combinational pin DEB_C_reg[2]_i_1/O, cell DEB_C_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_108699_out is a gated clock net sourced by a combinational pin OK_1_reg_i_1/O, cell OK_1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_2_reg/G0 is a gated clock net sourced by a combinational pin OK_2_reg/L3_2/O, cell OK_2_reg/L3_2 (in OK_2_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_3_reg_i_2_n_0 is a gated clock net sourced by a combinational pin OK_3_reg_i_2/O, cell OK_3_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_4_reg/G0 is a gated clock net sourced by a combinational pin OK_4_reg/L3_2/O, cell OK_4_reg/L3_2 (in OK_4_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_reg[0]/G0 is a gated clock net sourced by a combinational pin OK_reg[0]/L3_2/O, cell OK_reg[0]/L3_2 (in OK_reg[0] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net OK_reg[1]/G0 is a gated clock net sourced by a combinational pin OK_reg[1]/L3_2/O, cell OK_reg[1]/L3_2 (in OK_reg[1] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net R_reg[10]_i_2_n_0 is a gated clock net sourced by a combinational pin R_reg[10]_i_2/O, cell R_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net SEMN_reg_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SEMN_reg_LDC_i_1/O, cell SEMN_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net c_z_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin c_z_reg[3]_i_2/O, cell c_z_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT A[10]_i_3 is driving clock pin of 20 cells. This could lead to large hold time violations. First few involved cells are:
    A_reg[0] {FDCE}
    A_reg[0]_rep {FDCE}
    A_reg[0]_rep__0 {FDCE}
    A_reg[10] {FDCE}
    A_reg[1] {FDCE}

WARNING: [DRC 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT Q[2]_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    Q_reg[0] {FDCE}
    Q_reg[1] {FDCE}
    Q_reg[2] {FDCE}

WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port ANOD[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_2 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port BUTTON_5 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port CLK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port Q[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port SEL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 935.707 ; gain = 422.992
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file nr.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue May 16 10:04:12 2017...
