TRACE::2020-09-22.10:55:08::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:08::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:08::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:11::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:11::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:11::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-22.10:55:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-09-22.10:55:12::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can"
		}]
}
TRACE::2020-09-22.10:55:12::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-09-22.10:55:12::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-22.10:55:12::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-22.10:55:12::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:12::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:12::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:12::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:12::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-09-22.10:55:12::SCWPlatform::Generating the sources  .
TRACE::2020-09-22.10:55:12::SCWBDomain::Generating boot domain sources.
TRACE::2020-09-22.10:55:12::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:12::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:12::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:12::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-22.10:55:12::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::mss does not exists at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::Creating sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::Adding the swdes entry, created swdb /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::updating the scw layer changes to swdes at   /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::Writing mss at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:12::SCWMssOS::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-22.10:55:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-22.10:55:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-22.10:55:12::SCWBDomain::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-22.10:55:20::SCWPlatform::Generating sources Done.
TRACE::2020-09-22.10:55:20::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:20::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:20::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:20::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:20::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:20::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:20::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-09-22.10:55:21::SCWMssOS::Could not open the swdb for /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-09-22.10:55:21::SCWMssOS::Could not open the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-09-22.10:55:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-22.10:55:21::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-22.10:55:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:55:21::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-22.10:55:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-22.10:55:21::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-22.10:55:21::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::mss does not exists at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Creating sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Adding the swdes entry, created swdb /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::updating the scw layer changes to swdes at   /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Writing mss at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-22.10:55:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-22.10:55:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-22.10:55:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-09-22.10:55:21::SCWMssOS::Could not open the swdb for /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-09-22.10:55:21::SCWMssOS::Could not open the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-09-22.10:55:21::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-22.10:55:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-22.10:55:21::SCWMssOS::Writing the mss file completed /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-09-22.10:55:21::SCWPlatform::Started generating the artifacts platform caerus_can
TRACE::2020-09-22.10:55:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-22.10:55:21::SCWPlatform::Started generating the artifacts for system configuration caerus_can
LOG::2020-09-22.10:55:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-22.10:55:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-22.10:55:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-22.10:55:21::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-22.10:55:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-22.10:55:21::SCWSystem::Not a boot domain 
LOG::2020-09-22.10:55:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-22.10:55:21::SCWDomain::Generating domain artifcats
TRACE::2020-09-22.10:55:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-22.10:55:21::SCWMssOS::Copying the qemu file from  /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/sw/caerus_can/qemu/
TRACE::2020-09-22.10:55:21::SCWMssOS::Copying the qemu file from  /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/sw/caerus_can/standalone_domain/qemu/
TRACE::2020-09-22.10:55:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-22.10:55:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-22.10:55:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-22.10:55:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-09-22.10:55:21::SCWMssOS::skipping the bsp build ... 
TRACE::2020-09-22.10:55:21::SCWMssOS::Copying to export directory.
TRACE::2020-09-22.10:55:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-22.10:55:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-09-22.10:55:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-09-22.10:55:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-22.10:55:21::SCWSystem::Completed Processing the sysconfig caerus_can
LOG::2020-09-22.10:55:21::SCWPlatform::Completed generating the artifacts for system configuration caerus_can
TRACE::2020-09-22.10:55:21::SCWPlatform::Started preparing the platform 
TRACE::2020-09-22.10:55:21::SCWSystem::Writing the bif file for system config caerus_can
TRACE::2020-09-22.10:55:21::SCWSystem::dir created 
TRACE::2020-09-22.10:55:21::SCWSystem::Writing the bif 
TRACE::2020-09-22.10:55:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-22.10:55:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-22.10:55:21::SCWPlatform::Completed generating the platform
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-22.10:55:21::SCWPlatform::updated the xpfm file.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:21::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:21::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-09-22.10:55:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:21::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:21::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:21::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-22.10:55:22::SCWPlatform::Clearing the existing platform
TRACE::2020-09-22.10:55:22::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-22.10:55:22::SCWBDomain::clearing the fsbl build
TRACE::2020-09-22.10:55:22::SCWMssOS::Removing the swdes entry for  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:22::SCWMssOS::Removing the swdes entry for  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:22::SCWSystem::Clearing the domains completed.
TRACE::2020-09-22.10:55:22::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-22.10:55:22::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform:: Platform location is /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:22::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:22::SCWPlatform::Removing the HwDB with name /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:22::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWReader::Active system found as  caerus_can
TRACE::2020-09-22.10:55:24::SCWReader::Handling sysconfig caerus_can
TRACE::2020-09-22.10:55:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-22.10:55:24::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-22.10:55:24::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-22.10:55:24::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-22.10:55:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:55:24::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:24::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:24::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-09-22.10:55:24::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:24::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-22.10:55:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:24::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWReader::No isolation master present  
TRACE::2020-09-22.10:55:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-22.10:55:24::SCWDomain:: Using the QEMU Data from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-22.10:55:24::SCWDomain:: Using the QEMU args  from install at  : /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:24::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-22.10:55:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:55:24::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:24::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-22.10:55:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:24::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:24::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:24::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:24::SCWReader::No isolation master present  
TRACE::2020-09-22.10:55:30::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:30::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:30::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:30::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:30::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:30::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:30::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:30::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::In reload Mss file.
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:32::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:32::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-22.10:55:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-22.10:55:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-22.10:55:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-22.10:55:32::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-22.10:55:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:55:32::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:32::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:32::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:32::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:32::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:32::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:32::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-09-22.10:55:32::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:32::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:32::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:32::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:55:32::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:32::SCWMssOS::Removing the swdes entry for  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:48::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:48::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-09-22.10:55:48::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::In reload Mss file.
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:48::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:48::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2020-09-22.10:55:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-22.10:55:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-22.10:55:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-22.10:55:48::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-09-22.10:55:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:55:48::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:55:48::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:55:48::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:55:48::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:55:48::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:55:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:55:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:55:48::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-09-22.10:55:48::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:55:48::SCWMssOS::Removing the swdes entry for  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-09-22.10:56:16::SCWPlatform::Started generating the artifacts platform caerus_can
TRACE::2020-09-22.10:56:16::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-22.10:56:16::SCWPlatform::Started generating the artifacts for system configuration caerus_can
LOG::2020-09-22.10:56:16::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-22.10:56:16::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-22.10:56:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-22.10:56:16::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-22.10:56:16::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:16::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:16::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:16::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:16::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:16::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-22.10:56:16::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:16::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:16::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:16::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-22.10:56:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:56:16::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:16::SCWBDomain::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-22.10:56:16::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-22.10:56:16::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-22.10:56:16::SCWBDomain::System Command Ran  cd  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl ; bash -c "make  " 
TRACE::2020-09-22.10:56:16::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-22.10:56:16::SCWBDomain::make[1]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-09-22.10:56:16::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-22.10:56:16::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-09-22.10:56:16::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-09-22.10:56:16::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[3]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[3]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:16::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:16::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:16::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:16::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:16::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:16::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-22.10:56:16::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-22.10:56:16::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:16::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:16::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_7/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axicdma_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:16::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:16::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/axicdma_v4_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/axicdma_v4_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-09-22.10:56:16::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-09-22.10:56:16::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:16::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:16::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:16::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:16::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:16::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:16::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:16::SCWBDomain::ortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src

TRACE::2020-09-22.10:56:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:16::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:16::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-09-22.10:56:16::SCWBDomain::Compiling gpiops

TRACE::2020-09-22.10:56:19::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:19::SCWBDomain::ortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-09-22.10:56:19::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2020-09-22.10:56:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:19::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:19::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:19::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-09-22.10:56:19::SCWBDomain::Compiling XilFFs Library

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:20::SCWBDomain::ortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2020-09-22.10:56:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-09-22.10:56:20::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-09-22.10:56:20::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:20::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Compiling cpu_cortexa9

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:20::SCWBDomain::ortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2020-09-22.10:56:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:20::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Compiling scuwdt

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:20::SCWBDomain::ortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2020-09-22.10:56:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:20::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:20::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:20::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:20::SCWBDomain::cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2020-09-22.10:56:20::SCWBDomain::Compiling standalone

TRACE::2020-09-22.10:56:23::SCWBDomain::make[3]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:23::SCWBDomain::cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-09-22.10:56:23::SCWBDomain::make[3]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:23::SCWBDomain::ortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:23::SCWBDomain::ortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2020-09-22.10:56:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:23::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Compiling ddrps

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:23::SCWBDomain::ortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src

TRACE::2020-09-22.10:56:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:23::SCWBDomain::cortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Compiling PmodCAN...

TRACE::2020-09-22.10:56:23::SCWBDomain::make[3]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:23::SCWBDomain::cortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::make[3]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:23::SCWBDomain::ortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:23::SCWBDomain::ortexa9_0/libsrc/PmodCAN_v1_0/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2020-09-22.10:56:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:23::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:23::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-09-22.10:56:23::SCWBDomain::Compiling dmaps

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:24::SCWBDomain::ortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2020-09-22.10:56:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:24::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:24::SCWBDomain::ortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2020-09-22.10:56:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:24::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::Compiling scutimer

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:24::SCWBDomain::ortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2020-09-22.10:56:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:24::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:24::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-09-22.10:56:24::SCWBDomain::Compiling xadcps

TRACE::2020-09-22.10:56:25::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:25::SCWBDomain::ortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-09-22.10:56:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2020-09-22.10:56:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-22.10:56:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-22.10:56:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:25::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:25::SCWBDomain::cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-09-22.10:56:25::SCWBDomain::Compiling sdps

TRACE::2020-09-22.10:56:25::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:25::SCWBDomain::ortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-09-22.10:56:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src

TRACE::2020-09-22.10:56:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:25::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:25::SCWBDomain::cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-09-22.10:56:25::SCWBDomain::Compiling uartps

TRACE::2020-09-22.10:56:26::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:26::SCWBDomain::ortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-09-22.10:56:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_7/src

TRACE::2020-09-22.10:56:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axicdma_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:26::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:26::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:26::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:26::SCWBDomain::cortexa9_0/libsrc/axicdma_v4_7/src'

TRACE::2020-09-22.10:56:26::SCWBDomain::Compiling axicdma

TRACE::2020-09-22.10:56:26::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:26::SCWBDomain::ortexa9_0/libsrc/axicdma_v4_7/src'

TRACE::2020-09-22.10:56:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2020-09-22.10:56:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-09-22.10:56:26::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-22.10:56:26::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:26::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:26::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-09-22.10:56:26::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-09-22.10:56:27::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:27::SCWBDomain::ortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-09-22.10:56:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2020-09-22.10:56:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:27::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:27::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-09-22.10:56:27::SCWBDomain::Compiling devcfg

TRACE::2020-09-22.10:56:27::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:27::SCWBDomain::ortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-09-22.10:56:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2020-09-22.10:56:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:27::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:27::SCWBDomain::cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-09-22.10:56:27::SCWBDomain::Compiling scugic

TRACE::2020-09-22.10:56:28::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:28::SCWBDomain::ortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-09-22.10:56:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2020-09-22.10:56:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:28::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:28::SCWBDomain::cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-09-22.10:56:28::SCWBDomain::Compiling qspips

TRACE::2020-09-22.10:56:28::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:28::SCWBDomain::ortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-09-22.10:56:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src

TRACE::2020-09-22.10:56:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:28::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:28::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:28::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:28::SCWBDomain::cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-09-22.10:56:28::SCWBDomain::Compiling emacps

TRACE::2020-09-22.10:56:29::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:29::SCWBDomain::ortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-09-22.10:56:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src

TRACE::2020-09-22.10:56:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:29::SCWBDomain::make[2]: Entering directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:29::SCWBDomain::cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-09-22.10:56:29::SCWBDomain::Compiling usbps

TRACE::2020-09-22.10:56:30::SCWBDomain::make[2]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/ps7_c
TRACE::2020-09-22.10:56:30::SCWBDomain::ortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-09-22.10:56:30::SCWBDomain::Finished building libraries

TRACE::2020-09-22.10:56:30::SCWBDomain::make[1]: Leaving directory '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-09-22.10:56:30::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-09-22.10:56:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-09-22.10:56:30::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-09-22.10:56:30::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-09-22.10:56:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-09-22.10:56:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-09-22.10:56:30::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-09-22.10:56:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-09-22.10:56:30::SCWBDomain::exa9_0/include -I.

TRACE::2020-09-22.10:56:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-09-22.10:56:31::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-22.10:56:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  nand.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor
TRACE::2020-09-22.10:56:31::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2020-09-22.10:56:31::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2020-09-22.10:56:31::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                            -Wl,--g
TRACE::2020-09-22.10:56:31::SCWBDomain::c-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-22.10:56:31::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-22.10:56:31::SCWSystem::Not a boot domain 
LOG::2020-09-22.10:56:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-22.10:56:31::SCWDomain::Generating domain artifcats
TRACE::2020-09-22.10:56:31::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-22.10:56:31::SCWMssOS::Copying the qemu file from  /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/sw/caerus_can/qemu/
TRACE::2020-09-22.10:56:31::SCWMssOS::Copying the qemu file from  /opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/export/caerus_can/sw/caerus_can/standalone_domain/qemu/
TRACE::2020-09-22.10:56:31::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-22.10:56:31::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:31::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:31::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:31::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:31::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:31::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:56:31::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-22.10:56:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:56:31::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::Completed writing the mss file at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-22.10:56:31::SCWMssOS::Mss edits present, copying mssfile into export location /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-22.10:56:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-22.10:56:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-22.10:56:31::SCWMssOS::doing bsp build ... 
TRACE::2020-09-22.10:56:31::SCWMssOS::System Command Ran  cd  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-09-22.10:56:31::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-22.10:56:31::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2020-09-22.10:56:31::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2020-09-22.10:56:31::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:31::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:31::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-22.10:56:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-22.10:56:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:31::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_7/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:31::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:31::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2020-09-22.10:56:31::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2020-09-22.10:56:31::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-22.10:56:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-22.10:56:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:31::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:31::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src

TRACE::2020-09-22.10:56:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:31::SCWMssOS::Compiling gpiops

TRACE::2020-09-22.10:56:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2020-09-22.10:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2020-09-22.10:56:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2020-09-22.10:56:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:32::SCWMssOS::Compiling cpu_cortexa9

TRACE::2020-09-22.10:56:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2020-09-22.10:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:32::SCWMssOS::Compiling scuwdt

TRACE::2020-09-22.10:56:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2020-09-22.10:56:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2020-09-22.10:56:32::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2020-09-22.10:56:32::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:32::SCWMssOS::Compiling standalone

TRACE::2020-09-22.10:56:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2020-09-22.10:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:34::SCWMssOS::Compiling ddrps

TRACE::2020-09-22.10:56:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src

TRACE::2020-09-22.10:56:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/PmodCAN_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:34::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:34::SCWMssOS::Compiling PmodCAN...

TRACE::2020-09-22.10:56:35::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2020-09-22.10:56:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:35::SCWMssOS::Compiling dmaps

TRACE::2020-09-22.10:56:35::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2020-09-22.10:56:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-22.10:56:35::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-22.10:56:35::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:35::SCWMssOS::Compiling scutimer

TRACE::2020-09-22.10:56:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2020-09-22.10:56:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:36::SCWMssOS::Compiling xadcps

TRACE::2020-09-22.10:56:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2020-09-22.10:56:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-22.10:56:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-22.10:56:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:36::SCWMssOS::Compiling sdps

TRACE::2020-09-22.10:56:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src

TRACE::2020-09-22.10:56:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:37::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:37::SCWMssOS::Compiling uartps

TRACE::2020-09-22.10:56:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_7/src

TRACE::2020-09-22.10:56:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:38::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:38::SCWMssOS::Compiling axicdma

TRACE::2020-09-22.10:56:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2020-09-22.10:56:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2020-09-22.10:56:38::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-22.10:56:38::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:38::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-09-22.10:56:38::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2020-09-22.10:56:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:38::SCWMssOS::Compiling devcfg

TRACE::2020-09-22.10:56:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2020-09-22.10:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:39::SCWMssOS::Compiling scugic

TRACE::2020-09-22.10:56:39::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2020-09-22.10:56:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-22.10:56:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-22.10:56:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:39::SCWMssOS::Compiling qspips

TRACE::2020-09-22.10:56:40::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src

TRACE::2020-09-22.10:56:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-22.10:56:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-22.10:56:40::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:40::SCWMssOS::Compiling emacps

TRACE::2020-09-22.10:56:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src

TRACE::2020-09-22.10:56:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-22.10:56:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-22.10:56:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-22.10:56:41::SCWMssOS::Compiling usbps

TRACE::2020-09-22.10:56:41::SCWMssOS::Finished building libraries

TRACE::2020-09-22.10:56:41::SCWMssOS::Copying to export directory.
TRACE::2020-09-22.10:56:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-22.10:56:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-22.10:56:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-22.10:56:41::SCWSystem::Completed Processing the sysconfig caerus_can
LOG::2020-09-22.10:56:41::SCWPlatform::Completed generating the artifacts for system configuration caerus_can
TRACE::2020-09-22.10:56:41::SCWPlatform::Started preparing the platform 
TRACE::2020-09-22.10:56:41::SCWSystem::Writing the bif file for system config caerus_can
TRACE::2020-09-22.10:56:41::SCWSystem::dir created 
TRACE::2020-09-22.10:56:41::SCWSystem::Writing the bif 
TRACE::2020-09-22.10:56:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-22.10:56:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-22.10:56:41::SCWPlatform::Completed generating the platform
TRACE::2020-09-22.10:56:41::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:56:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:56:41::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:56:41::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:56:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:56:41::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:41::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:41::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:56:41::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:41::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:41::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:56:41::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWWriter::formatted JSON is {
	"platformName":	"caerus_can",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"caerus_can",
	"platHandOff":	"/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/hdl/caerus_v4.xsa",
	"platIntHandOff":	"<platformDir>/hw/caerus_v4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"caerus_can",
	"systems":	[{
			"systemName":	"caerus_can",
			"systemDesc":	"caerus_can",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"caerus_can",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"a2d7d6a4d9b1ece5d6cdc468f2b5ca2b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/opt/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c4dbd9a3898fea7d4773002c8844020",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-22.10:56:41::SCWPlatform::updated the xpfm file.
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:41::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:41::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:56:41::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:56:41::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:56:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:56:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:56:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:56:41::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:56:41::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:56:41::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::In reload Mss file.
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:57:16::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:57:16::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-22.10:57:16::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-22.10:57:16::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-22.10:57:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-22.10:57:16::SCWMssOS::No sw design opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::mss exists loading the mss file  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::Opened the sw design from mss  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::Adding the swdes entry /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-22.10:57:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-22.10:57:16::SCWMssOS::Opened the sw design.  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:57:16::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:57:16::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:57:16::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:57:16::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:57:16::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:57:16::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-09-22.10:57:16::SCWMssOS::Saving the mss changes /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-22.10:57:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-22.10:57:16::SCWMssOS::Commit changes completed.
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to open the hw design at /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA given /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA absoulate path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform::DSA directory /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw
TRACE::2020-09-22.10:57:16::SCWPlatform:: Platform Path /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/hw/caerus_v4.xsa
TRACE::2020-09-22.10:57:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2020-09-22.10:57:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-09-22.10:57:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-22.10:57:16::SCWMssOS::Checking the sw design at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::DEBUG:  swdes dump  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-22.10:57:16::SCWMssOS::Sw design exists and opened at  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-22.10:57:16::SCWMssOS::Removing the swdes entry for  /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_can/zynq_fsbl/zynq_fsbl_bsp/system.mss
