

================================================================
== Vitis HLS Report for 'load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1'
================================================================
* Date:           Thu Apr 24 21:07:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_matmul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd_VITIS_LOOP_19_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     142|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|     100|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     100|     196|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_91_p2               |         +|   0|  0|  69|          62|           1|
    |icmp_ln18_fu_86_p2              |      icmp|   0|  0|  69|          62|          62|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 142|         126|          66|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |indvar_flatten_fu_46     |   9|          2|   62|        124|
    |mat_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem1_addr_read_reg_129           |  32|   0|   32|          0|
    |indvar_flatten_fu_46              |  62|   0|   62|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|   0|  100|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1|  return value|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|    9|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|                                     gmem1|       pointer|
|mat_stream_din             |  out|   32|     ap_fifo|                                mat_stream|       pointer|
|mat_stream_full_n          |   in|    1|     ap_fifo|                                mat_stream|       pointer|
|mat_stream_write           |  out|    1|     ap_fifo|                                mat_stream|       pointer|
|mat_stream_num_data_valid  |   in|    3|     ap_fifo|                                mat_stream|       pointer|
|mat_stream_fifo_cap        |   in|    3|     ap_fifo|                                mat_stream|       pointer|
|bound                      |   in|   62|     ap_none|                                     bound|        scalar|
|sext_ln18                  |   in|   62|     ap_none|                                 sext_ln18|        scalar|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

