Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Nov 30 13:47:11 2023
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 4.487ns (24.102%)  route 14.129ns (75.898%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 18.448 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15856, routed)       1.745    -0.947    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X18Y18         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg_rep/Q
                         net (fo=109, routed)         0.809     0.380    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg_rep_n_2
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_11/O
                         net (fo=68, routed)          0.781     1.285    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_11_n_2
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124     1.409 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_10/O
                         net (fo=1, routed)           0.452     1.861    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_10_n_2
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     1.985 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_1/O
                         net (fo=96, routed)          0.875     2.859    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operator_q_reg[5]_2
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     2.983 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/adder_result_ext_o_carry_i_8/O
                         net (fo=1, routed)           0.000     2.983    i_ariane/i_cva6/ex_stage_i/alu_i/S[1]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.533 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     3.533    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry_n_2
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.647 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.647    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__0_n_2
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.761 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.761    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__1_n_2
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.875 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.875    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__2_n_2
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.989 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.989    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__3_n_2
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.103    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__4_n_2
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.437 f  i_ariane/i_cva6/ex_stage_i/alu_i/adder_result_ext_o_carry__5/O[1]
                         net (fo=2, routed)           0.861     5.298    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[25]
    SLICE_X6Y19          LUT4 (Prop_lut4_I2_O)        0.303     5.601 f  i_ariane/i_cva6/ex_stage_i/alu_i/Mem_DP_reg_i_63__3/O
                         net (fo=1, routed)           0.340     5.942    i_ariane/i_cva6/ex_stage_i/alu_i/Mem_DP_reg_i_63__3_n_2
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.124     6.066 f  i_ariane/i_cva6/ex_stage_i/alu_i/Mem_DP_reg_i_59__3/O
                         net (fo=1, routed)           0.315     6.381    i_ariane/i_cva6/ex_stage_i/alu_i/Mem_DP_reg_i_59__3_n_2
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     6.505 r  i_ariane/i_cva6/ex_stage_i/alu_i/Mem_DP_reg_i_58__3/O
                         net (fo=1, routed)           0.883     7.388    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_43__3_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.512 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_53__3/O
                         net (fo=1, routed)           0.452     7.964    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_53__3_n_2
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     8.088 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_43__3/O
                         net (fo=36, routed)          1.594     9.681    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_43__3_n_2
    SLICE_X37Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_i_50__3/O
                         net (fo=6, routed)           1.110    10.916    i_ariane/i_cva6/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X28Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.066 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_9/O
                         net (fo=37, routed)          1.485    12.551    i_ariane/i_cva6/i_frontend/i_instr_realign/flush_ctrl_if
    SLICE_X47Y29         LUT5 (Prop_lut5_I0_O)        0.326    12.877 f  i_ariane/i_cva6/i_frontend/i_instr_realign/speculative_q_i_1/O
                         net (fo=3, routed)           0.490    13.367    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/icache_dreq_if_cache[spec]
    SLICE_X47Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.491 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_itlb/FSM_sequential_state_q[2]_i_2/O
                         net (fo=3, routed)           0.447    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q_reg[2]
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.062 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[0]_i_4/O
                         net (fo=3, routed)           0.322    14.384    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[0]_i_4_n_2
    SLICE_X48Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.508 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___185_i_2/O
                         net (fo=13, routed)          0.910    15.418    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/icache_dreq_cache_if[ready]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124    15.542 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___188/O
                         net (fo=10, routed)          0.842    16.384    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/ADDRBWRADDR[5]
    SLICE_X44Y30         LUT5 (Prop_lut5_I4_O)        0.124    16.508 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_i_5/O
                         net (fo=4, routed)           1.161    17.669    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Addr_DI[5]
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15856, routed)       1.593    18.448    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X3Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    18.915    
                         clock uncertainty           -0.079    18.835    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.269    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -17.669    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.606ns  (logic 4.080ns (72.787%)  route 1.526ns (27.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDCE (Prop_fdce_C_Q)         0.524     7.845 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.526     9.371    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.927 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.927    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             16.504ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.580ns (20.207%)  route 2.290ns (79.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15856, routed)       1.879    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X106Y39        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y39        FDRE (Prop_fdre_C_Q)         0.456    -0.357 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.016     0.659    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X106Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.783 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.274     2.057    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X103Y40        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15856, routed)       1.623    18.478    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X103Y40        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    19.046    
                         clock uncertainty           -0.079    18.966    
    SLICE_X103Y40        FDCE (Recov_fdce_C_CLR)     -0.405    18.561    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.561    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 16.504    




