Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
<<<<<<< HEAD
| Date         : Wed Apr 10 23:40:38 2019
| Host         : 1004-9020-1819-031 running 64-bit Service Pack 1  (build 7601)
=======
| Date         : Tue Apr 09 23:45:26 2019
| Host         : 1004-9020-1819-030 running 64-bit Service Pack 1  (build 7601)
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
<<<<<<< HEAD
 There are 24 register/latch pins with no clock driven by root clock pin: PRINT/clk25MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/clk50MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: clk1Hz_reg/Q (HIGH)
=======
 There are 24 register/latch pins with no clock driven by root clock pin: DISPLAY/clk25MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/clk50MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/hcount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DISPLAY/vcount_reg[9]/Q (HIGH)
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
<<<<<<< HEAD
 There are 146 pins that are not constrained for maximum delay. (HIGH)
=======
 There are 62 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      4.958        0.000                      0                   65        0.104        0.000                      0                   65        4.500        0.000                       0                    35  
=======
      8.706        0.000                      0                    1        0.329        0.000                      0                    1        4.500        0.000                       0                     2  
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
clk100MHz           4.958        0.000                      0                   65        0.104        0.000                      0                   65        4.500        0.000                       0                    35  
=======
clk100MHz           8.706        0.000                      0                    1        0.329        0.000                      0                    1        4.500        0.000                       0                     2  
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

<<<<<<< HEAD
Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        8.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
=======
Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 DISPLAY/clk50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/clk50MHz_reg/D
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        4.416ns  (logic 1.056ns (23.915%)  route 3.360ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
=======
  Data Path Delay:        1.336ns  (logic 0.642ns (48.067%)  route 0.694ns (51.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.627ns
    Clock Pessimism Removal (CPR):    0.458ns
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.993     9.842    clk1Hz
    SLICE_X49Y48         FDRE                                         r  counter_reg[21]/R
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.865     5.627    DISPLAY/clk100MHz
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.518     6.145 f  DISPLAY/clk50MHz_reg/Q
                         net (fo=2, routed)           0.694     6.839    DISPLAY/clk50MHz
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.124     6.963 r  DISPLAY/clk50MHz_i_1/O
                         net (fo=1, routed)           0.000     6.963    DISPLAY/clk50MHz_i_1_n_0
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/D
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.056ns (23.915%)  route 3.360ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.993     9.842    clk1Hz
    SLICE_X49Y48         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.056ns (23.915%)  route 3.360ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.993     9.842    clk1Hz
    SLICE_X49Y48         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.056ns (23.915%)  route 3.360ns (76.085%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.686    15.169    DISPLAY/clk100MHz
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/C
                         clock pessimism              0.458    15.627    
                         clock uncertainty           -0.035    15.592    
    SLICE_X108Y20        FDRE (Setup_fdre_C_D)        0.077    15.669    DISPLAY/clk50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.669    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  8.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DISPLAY/clk50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/clk50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.587%)  route 0.240ns (53.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.516ns
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
<<<<<<< HEAD
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.993     9.842    clk1Hz
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y48         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.056ns (25.470%)  route 3.090ns (74.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.723     9.572    clk1Hz
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481    14.963    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.280    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.429    14.779    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.056ns (25.470%)  route 3.090ns (74.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.723     9.572    clk1Hz
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481    14.963    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.280    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X49Y50         FDRE (Setup_fdre_C_R)       -0.429    14.779    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.983    data0[29]
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.994    data0[31]
    SLICE_X49Y50         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.019    data0[30]
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PRINT/clk50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT/clk50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.630     1.577    PRINT/clk100MHz_IBUF_BUFG
    SLICE_X109Y29        FDRE                                         r  PRINT/clk50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y29        FDRE (Prop_fdre_C_Q)         0.141     1.718 f  PRINT/clk50MHz_reg/Q
                         net (fo=2, routed)           0.114     1.832    PRINT/clk50MHz
    SLICE_X109Y29        LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  PRINT/clk50MHz_i_1/O
                         net (fo=1, routed)           0.000     1.877    PRINT/clk50MHz_i_1_n_0
    SLICE_X109Y29        FDRE                                         r  PRINT/clk50MHz_reg/D
=======
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.630     1.577    DISPLAY/clk100MHz
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.164     1.741 f  DISPLAY/clk50MHz_reg/Q
                         net (fo=2, routed)           0.240     1.980    DISPLAY/clk50MHz
    SLICE_X108Y20        LUT1 (Prop_lut1_I0_O)        0.045     2.025 r  DISPLAY/clk50MHz_i_1/O
                         net (fo=1, routed)           0.000     2.025    DISPLAY/clk50MHz_i_1_n_0
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/D
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
<<<<<<< HEAD
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.899     2.093    PRINT/clk100MHz_IBUF_BUFG
    SLICE_X109Y29        FDRE                                         r  PRINT/clk50MHz_reg/C
                         clock pessimism             -0.516     1.577    
    SLICE_X109Y29        FDRE (Hold_fdre_C_D)         0.091     1.668    PRINT/clk50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[12]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[12]
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[16]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[16]
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[4]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[4]
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[8]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[8]
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[20]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    data0[20]
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     2.022    clk100MHz_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[24]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    data0[24]
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     2.022    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    
=======
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.899     2.093    DISPLAY/clk100MHz
    SLICE_X108Y20        FDRE                                         r  DISPLAY/clk50MHz_reg/C
                         clock pessimism             -0.516     1.577    
    SLICE_X108Y20        FDRE (Hold_fdre_C_D)         0.120     1.697    DISPLAY/clk50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.329    
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< HEAD
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y29  PRINT/clk50MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y46   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y47   counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y47   counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y47   counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   counter_reg[26]/C
=======
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y20  DISPLAY/clk50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y20  DISPLAY/clk50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y20  DISPLAY/clk50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y20  DISPLAY/clk50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y20  DISPLAY/clk50MHz_reg/C
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2



