memory_b.v,verilog,xil_defaultlib,../../../../memory.srcs/sources_1/ip/memory_b/sim/memory_b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
