{"vcs1":{"timestamp_begin":1769423547.029663785, "rt":7.04, "ut":6.71, "st":0.20}}
{"vcselab":{"timestamp_begin":1769423554.123102261, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769423554.471176386, "rt":0.21, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769423546.775230885}
{"VCS_COMP_START_TIME": 1769423546.775230885}
{"VCS_COMP_END_TIME": 1769423554.764487874}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 340500}}
{"vcselab": {"peak_mem": 173704}}
