[2025-09-17 22:59:24] START suite=cs trace=nutch_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2556215 heartbeat IPC: 3.912 cumulative IPC: 3.912 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5014804 heartbeat IPC: 4.067 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5014804 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5014804 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 18618125 heartbeat IPC: 0.7351 cumulative IPC: 0.7351 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 30141686 heartbeat IPC: 0.8678 cumulative IPC: 0.796 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 46605651 heartbeat IPC: 0.6074 cumulative IPC: 0.7213 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 59986291 heartbeat IPC: 0.7473 cumulative IPC: 0.7277 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 73974633 heartbeat IPC: 0.7149 cumulative IPC: 0.7251 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 90036901 heartbeat IPC: 0.6226 cumulative IPC: 0.7057 (Simulation time: 00 hr 08 min 32 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 102173228 heartbeat IPC: 0.824 cumulative IPC: 0.7205 (Simulation time: 00 hr 09 min 39 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 125277427 heartbeat IPC: 0.4328 cumulative IPC: 0.6652 (Simulation time: 00 hr 11 min 22 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 142424416 heartbeat IPC: 0.5832 cumulative IPC: 0.655 (Simulation time: 00 hr 12 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 152214375 cumulative IPC: 0.657 (Simulation time: 00 hr 14 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 152214375 cumulative IPC: 0.657 (Simulation time: 00 hr 14 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.657 instructions: 100000000 cycles: 152214375
CPU 0 Branch Prediction Accuracy: 96.87% MPKI: 0.3407 Average ROB Occupancy at Mispredict: 2953
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01259
BRANCH_INDIRECT: 0.3176
BRANCH_CONDITIONAL: 0.01045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1276954
LQ_STALL: 46699
SQ_STALL: 405378


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 210.4856
REPLAY_LOAD: 118.935104
NON_REPLAY_LOAD: 8.138071

== Total ==
ADDR_TRANS: 358036
REPLAY_LOAD: 322552
NON_REPLAY_LOAD: 596366

== Counts ==
ADDR_TRANS: 1701
REPLAY_LOAD: 2712
NON_REPLAY_LOAD: 73281

cpu0->cpu0_STLB TOTAL        ACCESS:     199169 HIT:     184447 MISS:      14722 MSHR_MERGE:         14
cpu0->cpu0_STLB LOAD         ACCESS:     199169 HIT:     184447 MISS:      14722 MSHR_MERGE:         14
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 459.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1593844 HIT:     919795 MISS:     674049 MSHR_MERGE:     128110
cpu0->cpu0_L2C LOAD         ACCESS:     720750 HIT:     486421 MISS:     234329 MSHR_MERGE:      14103
cpu0->cpu0_L2C RFO          ACCESS:      67156 HIT:      37205 MISS:      29951 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     501390 HIT:     116282 MISS:     385108 MSHR_MERGE:     114007
cpu0->cpu0_L2C WRITE        ACCESS:     279408 HIT:     278655 MISS:        753 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25140 HIT:       1232 MISS:      23908 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     247154 ISSUED:     247154 USEFUL:      70096 USELESS:      20012
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 112.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7614831 HIT:    6979784 MISS:     635047 MSHR_MERGE:     185350
cpu0->cpu0_L1I LOAD         ACCESS:    7614831 HIT:    6979784 MISS:     635047 MSHR_MERGE:     185350
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.03 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26834281 HIT:   25674067 MISS:    1160214 MSHR_MERGE:     542591
cpu0->cpu0_L1D LOAD         ACCESS:   15484542 HIT:   15100962 MISS:     383580 MSHR_MERGE:     112526
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2007974 HIT:    1573714 MISS:     434260 MSHR_MERGE:     179990
cpu0->cpu0_L1D WRITE        ACCESS:    9309482 HIT:    8992808 MISS:     316674 MSHR_MERGE:     249515
cpu0->cpu0_L1D TRANSLATION  ACCESS:      32283 HIT:       6583 MISS:      25700 MSHR_MERGE:        560
cpu0->cpu0_L1D PREFETCH REQUESTED:    2112164 ISSUED:    2007974 USEFUL:     228927 USELESS:      17232
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 86.46 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6436447 HIT:    6307434 MISS:     129013 MSHR_MERGE:      61918
cpu0->cpu0_ITLB LOAD         ACCESS:    6436447 HIT:    6307434 MISS:     129013 MSHR_MERGE:      61918
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 18.38 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24031817 HIT:   23835816 MISS:     196001 MSHR_MERGE:      63927
cpu0->cpu0_DTLB LOAD         ACCESS:   24031817 HIT:   23835816 MISS:     196001 MSHR_MERGE:      63927
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 49.15 cycles
cpu0->LLC TOTAL        ACCESS:     774444 HIT:     304387 MISS:     470057 MSHR_MERGE:       2786
cpu0->LLC LOAD         ACCESS:     220226 HIT:      53017 MISS:     167209 MSHR_MERGE:        360
cpu0->LLC RFO          ACCESS:      29951 HIT:       2728 MISS:      27223 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     271101 HIT:      17405 MISS:     253696 MSHR_MERGE:       2426
cpu0->LLC WRITE        ACCESS:     229258 HIT:     229141 MISS:        117 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      23908 HIT:       2096 MISS:      21812 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      57765
  ROW_BUFFER_MISS:     409387
  AVG DBUS CONGESTED CYCLE: 4.766
Channel 0 WQ ROW_BUFFER_HIT:      22913
  ROW_BUFFER_MISS:     200866
  FULL:          0
Channel 0 REFRESHES ISSUED:      12685

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       103419        17328         6637        13520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           30          132          314        11533
  STLB miss resolved @ L2C                0           20          105          245         1389
  STLB miss resolved @ LLC                0           30           94          635         1520
  STLB miss resolved @ MEM                0           34          348         1179        16106

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29967         4439        67650         4203         3839
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           16           48          140          760
  STLB miss resolved @ L2C                1            7           38          100          316
  STLB miss resolved @ LLC                2            6           49          266          403
  STLB miss resolved @ MEM                8           13          111          550         3739
[2025-09-17 23:13:26] END   suite=cs trace=nutch_phase3_core1 (rc=0)
