[SYSTEM]
model = simple
defines = CORE_DROP_WRITES

[CORE]
frequency_ghz = 4.0
num_threads = 4
fetch_width = 4
rob_size = 384

[DRAM]
frequency_ghz = 2.4
channels = 2
ranks = 1
bankgroups = 8
banks = 4
rows = 65536
columns = 128

BL = 16

read_queue_size = 128
write_queue_size = 128
cmd_queue_size = 16

page_policy = OPEN
address_mapping = MOP4

dram_type = 4800

[LLC]
size_kb_per_core = 2048
ways = 16

num_mshr = 64
num_rw_ports = 4
latency = 20

read_queue_size = 64
write_queue_size = 64
prefetch_queue_size = 32

replacement_policy = LRU
