Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 20:59:38 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file H3_control_sets_placed.rpt
| Design       : H3
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+------------------+------------------+----------------+
|  M1/U1/u6/out_reg[1]_i_2__2_n_0 |               |                  |                1 |              2 |
|  M2/U1/u6/Y_reg[7]_2            |               |                  |                1 |              2 |
|  M3/U1/u6/out_reg[1]_i_2_n_0    |               |                  |                1 |              2 |
|  M4/U1/u6/out_reg[1]_i_2__0_n_0 |               |                  |                1 |              2 |
|  CLK_IBUF_BUFG                  |               |                  |                5 |             20 |
|  CLK_IBUF_BUFG                  |               | Reset_IBUF       |               23 |             50 |
+---------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


