Summary
Top-level Name,o_ddr_primitive_inst

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,2,,\clk,0.125,Typical
Enabled3,,2,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\enable,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\output_data,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\data_input,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
