#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 17 08:19:20 2022
# Process ID: 57661
# Current directory: /home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink
# Command line: vivado -mode batch -source s005_rgbblink.tcl
# Log file: /home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/vivado.log
# Journal file: /home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/vivado.jou
#-----------------------------------------------------------
source s005_rgbblink.tcl
# create_project -force -name s005_rgbblink -part xc7k325t-ffg900-2
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.v}
# read_xdc s005_rgbblink.xdc
# set_property PROCESSING_ORDER EARLY [get_files s005_rgbblink.xdc]
# synth_design -directive default -top s005_rgbblink -part xc7k325t-ffg900-2
Command: synth_design -directive default -top s005_rgbblink -part xc7k325t-ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57726 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1403.074 ; gain = 49.000 ; free physical = 635 ; free virtual = 5853
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's005_rgbblink' [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.v:24]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6155] done synthesizing module 's005_rgbblink' (2#1) [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.824 ; gain = 92.750 ; free physical = 637 ; free virtual = 5865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.824 ; gain = 92.750 ; free physical = 638 ; free virtual = 5867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.824 ; gain = 92.750 ; free physical = 638 ; free virtual = 5867
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:42]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
Finished Parsing XDC File [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/s005_rgbblink_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/s005_rgbblink_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.402 ; gain = 0.000 ; free physical = 315 ; free virtual = 5566
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.402 ; gain = 0.000 ; free physical = 317 ; free virtual = 5568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.402 ; gain = 0.000 ; free physical = 317 ; free virtual = 5568
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.402 ; gain = 0.000 ; free physical = 317 ; free virtual = 5568
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 422 ; free virtual = 5649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 422 ; free virtual = 5649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 415 ; free virtual = 5651
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "blink_r_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink_g_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink_b_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 404 ; free virtual = 5648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module s005_rgbblink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "blink_r_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink_g_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "blink_b_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 392 ; free virtual = 5638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 312 ; free virtual = 5544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 310 ; free virtual = 5541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 313 ; free virtual = 5544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     3|
|4     |LUT4   |    12|
|5     |LUT5   |   108|
|6     |FDRE   |   100|
|7     |IBUFDS |     1|
|8     |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   252|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 311 ; free virtual = 5544
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1841.402 ; gain = 92.750 ; free physical = 364 ; free virtual = 5597
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1841.402 ; gain = 487.328 ; free physical = 373 ; free virtual = 5606
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:42]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc:44]
Finished Parsing XDC File [/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.402 ; gain = 0.000 ; free physical = 294 ; free virtual = 5526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1841.402 ; gain = 495.332 ; free physical = 345 ; free virtual = 5580
# report_timing_summary -file s005_rgbblink_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2241.797 ; gain = 400.395 ; free physical = 144 ; free virtual = 5232
# report_utilization -hierarchical -file s005_rgbblink_utilization_hierarchical_synth.rpt
# report_utilization -file s005_rgbblink_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 17 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2334.195 ; gain = 88.031 ; free physical = 149 ; free virtual = 5187

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2acb66c57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.195 ; gain = 0.000 ; free physical = 149 ; free virtual = 5187

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2acb66c57

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 122 ; free virtual = 5129
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2acb66c57

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 122 ; free virtual = 5129
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 209c4f3e4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 209c4f3e4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2203b9b18

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2203b9b18

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
Ending Logic Optimization Task | Checksum: 2203b9b18

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2203b9b18

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2203b9b18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
Ending Netlist Obfuscation Task | Checksum: 2203b9b18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.180 ; gain = 0.000 ; free physical = 121 ; free virtual = 5129
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 17 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.195 ; gain = 0.000 ; free physical = 143 ; free virtual = 5150
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15ee8cd4b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2375.195 ; gain = 0.000 ; free physical = 143 ; free virtual = 5150
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.195 ; gain = 0.000 ; free physical = 143 ; free virtual = 5150

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b4389606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2399.207 ; gain = 24.012 ; free physical = 136 ; free virtual = 5145

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2989f9288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2431.223 ; gain = 56.027 ; free physical = 136 ; free virtual = 5145

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2989f9288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2431.223 ; gain = 56.027 ; free physical = 136 ; free virtual = 5145
Phase 1 Placer Initialization | Checksum: 2989f9288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2431.223 ; gain = 56.027 ; free physical = 136 ; free virtual = 5145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2696a23f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2431.223 ; gain = 56.027 ; free physical = 131 ; free virtual = 5140

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.230 ; gain = 0.000 ; free physical = 125 ; free virtual = 5101

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2530c4d4a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 125 ; free virtual = 5101
Phase 2 Global Placement | Checksum: 20afc3fbb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 129 ; free virtual = 5097

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20afc3fbb

Time (s): cpu = 00:00:50 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 120 ; free virtual = 5097

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c0857650

Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 125 ; free virtual = 5094

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 144b5d6f1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 126 ; free virtual = 5095

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 144b5d6f1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 126 ; free virtual = 5095

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17f502987

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 130 ; free virtual = 5089

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bf154f40

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 130 ; free virtual = 5089

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bf154f40

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 123 ; free virtual = 5090
Phase 3 Detail Placement | Checksum: 1bf154f40

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 123 ; free virtual = 5090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a8927d6d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a8927d6d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 121 ; free virtual = 5089
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.568. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c87e74f3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 121 ; free virtual = 5089
Phase 4.1 Post Commit Optimization | Checksum: 1c87e74f3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 121 ; free virtual = 5089

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c87e74f3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 129 ; free virtual = 5096

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c87e74f3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 129 ; free virtual = 5096

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.230 ; gain = 0.000 ; free physical = 129 ; free virtual = 5096
Phase 4.4 Final Placement Cleanup | Checksum: 18a4f47d6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 129 ; free virtual = 5096
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18a4f47d6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 129 ; free virtual = 5096
Ending Placer Task | Checksum: 16030e8b0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2447.230 ; gain = 72.035 ; free physical = 178 ; free virtual = 5146
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2447.230 ; gain = 104.051 ; free physical = 178 ; free virtual = 5146
# report_utilization -hierarchical -file s005_rgbblink_utilization_hierarchical_place.rpt
# report_utilization -file s005_rgbblink_utilization_place.rpt
# report_io -file s005_rgbblink_io.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2447.230 ; gain = 0.000 ; free physical = 147 ; free virtual = 5119
# report_control_sets -verbose -file s005_rgbblink_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2447.230 ; gain = 0.000 ; free physical = 167 ; free virtual = 5138
# report_clock_utilization -file s005_rgbblink_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 17 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d672489e ConstDB: 0 ShapeSum: 89bea012 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 583eb8db

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2688.246 ; gain = 226.020 ; free physical = 246 ; free virtual = 4893
Post Restoration Checksum: NetGraph: 6c08251 NumContArr: 517e368a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 583eb8db

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2710.242 ; gain = 248.016 ; free physical = 206 ; free virtual = 4861

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 583eb8db

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2748.242 ; gain = 286.016 ; free physical = 163 ; free virtual = 4818

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 583eb8db

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2748.242 ; gain = 286.016 ; free physical = 163 ; free virtual = 4818
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1706a6869

Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 2779.148 ; gain = 316.922 ; free physical = 180 ; free virtual = 4804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.536  | TNS=0.000  | WHS=-0.105 | THS=-1.356 |

Phase 2 Router Initialization | Checksum: 1936fa860

Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 2779.148 ; gain = 316.922 ; free physical = 177 ; free virtual = 4801

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d762d7e5

Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 171 ; free virtual = 4799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 138d78c6e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797
Phase 4 Rip-up And Reroute | Checksum: 138d78c6e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 138d78c6e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 138d78c6e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797
Phase 5 Delay and Skew Optimization | Checksum: 138d78c6e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1287b7292

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.174  | TNS=0.000  | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1287b7292

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797
Phase 6 Post Hold Fix | Checksum: 1287b7292

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 170 ; free virtual = 4797

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00390154 %
  Global Horizontal Routing Utilization  = 0.0052339 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d388bf5a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 167 ; free virtual = 4794

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d388bf5a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 167 ; free virtual = 4794

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13d623939

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 167 ; free virtual = 4794

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.174  | TNS=0.000  | WHS=0.163  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13d623939

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 169 ; free virtual = 4796
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2780.152 ; gain = 317.926 ; free physical = 222 ; free virtual = 4848

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2780.152 ; gain = 332.922 ; free physical = 222 ; free virtual = 4848
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 17 day(s)
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force s005_rgbblink_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.152 ; gain = 0.000 ; free physical = 220 ; free virtual = 4849
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2780.152 ; gain = 0.000 ; free physical = 218 ; free virtual = 4848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.152 ; gain = 0.000 ; free physical = 218 ; free virtual = 4847
INFO: [Common 17-1381] The checkpoint '/home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.176        0.000                      0                  198        0.179        0.000                      0                  198        2.855        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk156_p  {0.000 3.205}        6.410           156.006         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156_p            4.176        0.000                      0                  198        0.179        0.000                      0                  198        2.855        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file s005_rgbblink_route_status.rpt
# report_drc -file s005_rgbblink_drc.rpt
Command: report_drc -file s005_rgbblink_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lam/data2/edabk/fpga_101/lab001/solutions/build_s005_rgbblink/s005_rgbblink_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.168 ; gain = 8.004 ; free physical = 199 ; free virtual = 4832
# report_timing_summary -datasheet -max_paths 10 -file s005_rgbblink_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file s005_rgbblink_power.rpt
Command: report_power -file s005_rgbblink_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force s005_rgbblink.bit 
Command: write_bitstream -force s005_rgbblink.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 17 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./s005_rgbblink.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3160.844 ; gain = 332.668 ; free physical = 536 ; free virtual = 4768
# quit
INFO: [Common 17-206] Exiting Vivado at Tue May 17 08:22:33 2022...
