// Seed: 1869321331
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output tri1  id_4
);
  logic [7:0] id_6;
  always @(posedge id_3) if (1) $unsigned(61);
  ;
  assign id_4 = -1 ^ id_6[1] + id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8
    , id_30,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11,
    output uwire id_12,
    output supply0 id_13,
    input wire id_14,
    input tri1 id_15,
    input wand id_16,
    output tri1 id_17,
    output uwire id_18,
    output wand id_19,
    input supply1 id_20,
    output wand id_21,
    input tri1 id_22,
    input supply0 id_23,
    output tri0 id_24,
    output supply1 id_25,
    output tri id_26,
    input wor id_27,
    input supply1 id_28
);
  localparam id_31 = 1;
  assign id_21 = -1'h0 - -1;
  assign id_17 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_26,
      id_5,
      id_11,
      id_13
  );
endmodule
