---
layout: default
title: ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
---

---

# ğŸ“˜ 0.18Âµm FeRAM Process Flow â€” å®Œå…¨ç‰ˆ 
*0.18Âµm FeRAM Process Flow â€” Full Version*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

> âš ï¸ **æ³¨æ„ / Notice**  
> æœ¬ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ§‹æƒ³ãƒ»æ•™è‚²ç›®çš„** ã®è¨­è¨ˆã«åŸºã¥ã„ã¦ã„ã¾ã™ã€‚  
> å®Ÿåœ¨ã™ã‚‹è£½å“ãƒ»è£½é€ ãƒ•ãƒ­ãƒ¼ãƒ»ä¼æ¥­æ©Ÿå¯†ã¨ã¯ä¸€åˆ‡é–¢ä¿‚ã‚ã‚Šã¾ã›ã‚“ã€‚  
> *This process flow is a conceptual and educational design by **Shinichi Samizo**.  
> It is not related to any actual product, manufacturing process, or proprietary information.*

---

## ğŸŸ¦ Part 1: FEOL + Salicide (*Front-End of Line*)  

---

### ğŸ”¹ ç´ å­åˆ†é›¢ / *Isolation (STI)*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **FS-DP** | SiONä¿è­·è†œå †ç©<br>*SiON protection film deposition* | Global | ç•Œé¢ä¿è­·<br>*Interface protection* | 200Ã… @ 700â„ƒ | - |
| **FSN-DP** | STIç”¨çª’åŒ–è†œå †ç©<br>*STI nitride deposition* | Field | é…¸åŒ–é˜²æ­¢ã‚­ãƒ£ãƒƒãƒ—<br>*Oxidation cap* | 1500Ã… @ 750â„ƒ | - |
| **F-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£<br>*Photolithography* | Field | STIãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾©<br>*STI pattern definition* | CD = 0.28Âµm | F |
| **F-ET** | ã‚¨ãƒƒãƒãƒ³ã‚°ï¼ˆRIEç­‰ï¼‰<br>*Etching (RIE)* | Field | STIæºå½¢æˆ<br>*STI trench etching* | CD = 0.28Âµm | - |
| **F-DP** | STIé…¸åŒ–è†œåŸ‹è¾¼<br>*STI oxide fill* | Field | ãƒˆãƒ¬ãƒ³ãƒãƒ•ã‚£ãƒ«<br>*Trench fill* | Oxide 4000Ã… | - |
| **F-CMP** | STI CMP<br>*CMP planarization* | Field | å¹³å¦åŒ–<br>*Planarization* | - | - |
| **PRE-OX** | çŠ ç‰²é…¸åŒ–è†œå½¢æˆ<br>*Sacrificial oxidation* | Pre | è¡¨é¢æ”¹è³ªãƒ»æ±šæŸ“é™¤å»<br>*Surface treatment* | Dry OX ~80Ã… | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- STIã«ã‚ˆã‚Šç´ å­é–“ã®é›»æ°—çš„çµ¶ç¸ã‚’ç¢ºä¿ã—ã€ãƒªãƒ¼ã‚¯ã‚’é˜²æ­¢ã€‚  
- PRE-OXã§è¡¨é¢ã‚’å†é…¸åŒ–ã—ã¦ä¸ç´”ç‰©é™¤å»ã¨æ³¨å…¥ãƒ€ãƒ¡ãƒ¼ã‚¸ä¿®å¾©ã‚’å®Ÿæ–½ã€‚  
*STI ensures electrical isolation between devices. PRE-OX improves the silicon surface before implantation.*  

---

### ğŸ”¹ ã‚¦ã‚§ãƒ«å½¢æˆ / *Well Formation*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **NWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆN-Wellï¼‰<br>*Lithography (N-Well)* | Well | N-Wellå®šç¾©<br>*N-Well definition* | - | NWL |
| **NWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | N-Wellå½¢æˆ<br>*N-Well formation* | 800keV, 2E13 | - |
| **PWL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆP-Wellï¼‰<br>*Lithography (P-Well)* | Well | P-Wellå®šç¾©<br>*P-Well definition* | - | PWL |
| **PWL-ION** | ã‚¤ã‚ªãƒ³æ³¨å…¥<br>*Ion implantation* | Well | P-Wellå½¢æˆ<br>*P-Well formation* | 200keV, 5E12 | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- N/Pã‚¦ã‚§ãƒ«ã‚’å½¢æˆã—ã€NMOSã¨PMOSé ˜åŸŸã‚’åˆ†é›¢ã€‚  
- ãƒ‡ãƒ¥ã‚¢ãƒ«ã‚¦ã‚§ãƒ«ã«ã‚ˆã‚ŠåŸºæ¿ãƒã‚¤ã‚¢ã‚¹åˆ¶å¾¡ã‚’å¯èƒ½ã«ã—ã€å¯„ç”Ÿãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚’æŠ‘åˆ¶ã€‚  
*N- and P-wells define NMOS/PMOS regions. Dual-well design enables substrate bias control and suppresses parasitic effects.*  

---

### ğŸ”¹ ãƒãƒ£ãƒãƒ«èª¿æ•´æ³¨å…¥ / *Channel Doping*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **NCD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V NMOSï¼‰ | CD | Nché ˜åŸŸå®šç¾© | - | NCD |
| **NCD-ION** | NMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*NMOS channel doping* | CD | Vthèª¿æ•´ | B, 50keV, 1E13 | - |
| **PCD-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V PMOSï¼‰ | CD | Pché ˜åŸŸå®šç¾© | - | PCD |
| **PCD-ION** | PMOSãƒãƒ£ãƒãƒ«æ³¨å…¥<br>*PMOS channel doping* | CD | Vthèª¿æ•´ | BFâ‚‚, 30keV, 1E13 | - |
| **NCD2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V NMOSï¼‰ | CD | Nchå†èª¿æ•´ | - | NCD2 |
| **NCD2-ION** | NMOSãƒãƒ£ãƒãƒ«å†æ³¨å…¥ | CD | Vthèª¿æ•´ | B, 50keV, 1E13 | - |
| **PCD2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V PMOSï¼‰ | CD | Pchå†èª¿æ•´ | - | PCD2 |
| **PCD2-ION** | PMOSãƒãƒ£ãƒãƒ«å†æ³¨å…¥ | CD | Vthèª¿æ•´ | BFâ‚‚, 30keV, 1E13 | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- ä½é›»åœ§(1.8V)ç”¨ã¨é«˜é›»åœ§(3.3V)ç”¨ã§ãƒãƒ£ãƒãƒ«æ³¨å…¥ã‚’åˆ†ã‘ã€é–¾å€¤é›»åœ§ã‚’æœ€é©åŒ–ã€‚  
- ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒãƒ£ãƒãƒ«ãƒã‚¹ã‚¯ã«ã‚ˆã‚ŠçŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã‚’æŠ‘åˆ¶ã€‚  
*Channel doping separated for 1.8V and 3.3V devices, optimizing threshold voltage. Dual masks help control short-channel effects.*  

---

### ğŸ”¹ ã‚²ãƒ¼ãƒˆå½¢æˆ / *Gate Formation*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **G1-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬1æ®µ)<br>*Gate oxidation (G1)* | Gate | åˆæœŸé…¸åŒ–è†œ | Dry OX 35Ã… | - |
| **G1-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3Vä¿è­·ï¼‰ | Gate | ãƒ¬ã‚¸ã‚¹ãƒˆä¿è­· | - | G1 |
| **G1-ET** | é…¸åŒ–è†œé™¤å» (1.8Vé ˜åŸŸ) | Gate | G1è†œé™¤å» | HF/SPM | - |
| **G2-OX** | ã‚²ãƒ¼ãƒˆé…¸åŒ– (ç¬¬2æ®µ) | Gate | å†é…¸åŒ– | Dry OX 35Ã… | - |
| **PLY-DP** | ãƒãƒªSiå †ç© | Gate | ã‚²ãƒ¼ãƒˆé›»æ¥µ | LPCVD 1500Ã… | - |
| **PLY-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆã‚²ãƒ¼ãƒˆï¼‰ | Gate | ãƒ‘ã‚¿ãƒ¼ãƒ³å®šç¾© | KrF, CD=0.18Âµm | PLY |
| **PLY-ET** | ãƒãƒªã‚²ãƒ¼ãƒˆã‚¨ãƒƒãƒãƒ³ã‚° | Gate | ã‚²ãƒ¼ãƒˆå½¢æˆ | RIE, CD=0.18Âµm | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- é€†Toxæ–¹å¼ã‚’å°å…¥ã—ã€1.8Vãƒ‡ãƒã‚¤ã‚¹ã¯35Ã…ã€3.3Vã¯70Ã…é…¸åŒ–è†œã‚’ç¢ºä¿ã€‚  
- ã‚²ãƒ¼ãƒˆé›»æ¥µã¯ãƒãƒªSiã§å½¢æˆã€KrFéœ²å…‰ã«ã‚ˆã‚‹0.18Âµmãƒ‘ã‚¿ãƒ¼ãƒ³ã€‚  
*Inverse Tox scheme: 35Ã… oxide for 1.8V, 70Ã… for 3.3V. Poly-Si gate patterned at 0.18Âµm by KrF lithography.*  

---

### ğŸ”¹ LDDãƒ»S/Då½¢æˆ / *LDD & Source/Drain*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **NLL/PLL-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8V LDDï¼‰ | LDD | LDDå®šç¾© | - | NLL/PLL |
| **NLL/PLL-ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | æµ…æ‹¡æ•£å½¢æˆ | As/BFâ‚‚ | - |
| **NLM/PLM-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3V LDDï¼‰ | LDD | LDDå®šç¾© | - | NLM/PLM |
| **NLM/PLM-ION** | NMOS/PMOS LDDæ³¨å…¥ | LDD | æµ…æ‹¡æ•£å½¢æˆ | As/BFâ‚‚ | - |
| **SW-DP** | ã‚¹ãƒšãƒ¼ã‚µå †ç© | Gate | LDDä¿è­· | SiN, 800Ã… | - |
| **SW-ET** | ã‚¹ãƒšãƒ¼ã‚µã‚¨ãƒƒãƒãƒ³ã‚° | Gate | ã‚¢ãƒ‹ã‚½ãƒˆãƒ­ãƒ”ãƒƒã‚¯å½¢æˆ | RIE | - |
| **NLL2/PLL2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ1.8Væ·±æ‹¡æ•£ï¼‰ | S/D | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å®šç¾© | - | NLL2/PLL2 |
| **NLL2/PLL2-ION** | NMOS/PMOSæ·±æ‹¡æ•£æ³¨å…¥ | S/D | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ | As/BFâ‚‚, 40keV | - |
| **NLM2/PLM2-PH** | ãƒ•ã‚©ãƒˆãƒªã‚½ï¼ˆ3.3Væ·±æ‹¡æ•£ï¼‰ | S/D | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å®šç¾© | - | NLM2/PLM2 |
| **NLM2/PLM2-ION** | NMOS/PMOSæ·±æ‹¡æ•£æ³¨å…¥ | S/D | ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³å½¢æˆ | As/BFâ‚‚, 40keV | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- LDDã§ãƒ›ãƒƒãƒˆã‚­ãƒ£ãƒªã‚¢åŠ£åŒ–ã‚’æŠ‘åˆ¶ã—ã€ã‚¹ãƒšãƒ¼ã‚µã§æ‹¡æ•£é ˜åŸŸã‚’åˆ¶å¾¡ã€‚  
- æœ€çµ‚çš„ã«æ·±æ‹¡æ•£æ³¨å…¥ã§ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ã‚’å®Œæˆã€‚  
*LDD reduces hot-carrier degradation, spacers control diffusion, and deep implants complete S/D formation.*  

---

### ğŸ”¹ ã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆ / *Salicide Formation (CoSiâ‚‚)*  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **CO-SP** | Coã‚¹ãƒ‘ãƒƒã‚¿<br>*Co sputtering* | Salicide | å‰é§†ä½“å½¢æˆ<br>*Precursor layer* | - | - |
| **LMP-ANL** | ã‚µãƒªã‚µã‚¤ãƒ‰ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Salicide annealing* | Salicide | CoSiå½¢æˆ<br>*CoSi formation* | 550â„ƒ, 30s | - |
| **CO-ET** | é…¸ã‚¨ãƒƒãƒãƒ³ã‚°<br>*Acid etching* | Salicide | æœªåå¿œCoé™¤å»<br>*Remove unreacted Co* | Hâ‚‚SOâ‚„ç³» | - |
| **LMP2-ANL** | ç›¸è»¢ç§»ã‚¢ãƒ‹ãƒ¼ãƒ«<br>*Phase annealing* | Salicide | CoSiâ‚‚å½¢æˆ<br>*CoSiâ‚‚ formation* | 750â„ƒ, 30s | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
- ã‚µãƒªã‚µã‚¤ãƒ‰ã§ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³ãƒ»ã‚²ãƒ¼ãƒˆã®æŠµæŠ—ã‚’ä½æ¸›ã€‚  
- 2æ®µéšã‚¢ãƒ‹ãƒ¼ãƒ«ã§Co â†’ CoSi â†’ CoSiâ‚‚ã¸ç›¸è»¢ç§»åˆ¶å¾¡ã€‚  
- æœªåå¿œCoã¯é…¸å‡¦ç†ã§é™¤å»ã—ã€ãƒªãƒ¼ã‚¯ã‚’é˜²æ­¢ã€‚  
*Salicide reduces S/D and gate resistance. Two-step annealing controls Co â†’ CoSi â†’ CoSiâ‚‚ transition. Acid etching removes unreacted Co.*  

---

## ğŸŸ© Part 2: Capacitor + BEOL (*Back-End of Line*)  

---

### ğŸ”¹ ILD & Contact Formation (*F2-DPã€œVia*)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **F2-DP** | ILDå †ç©<br>*ILD deposition* | ILD | é…ç·šå‰çµ¶ç¸è†œ<br>*Pre-interconnect insulation* | PE-TEOS, 6000Ã… | - |
| **F2-CMP** | CMPå¹³å¦åŒ–<br>*CMP planarization* | CMP | è¡¨é¢å¹³å¦åŒ–<br>*Surface planarization* | CMP | - |
| **CNT-PH/ET** | ãƒ•ã‚©ãƒˆï¼‹ã‚¨ãƒƒãƒ<br>*Lithography + Etching* | Contact | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆé–‹å£å½¢æˆ<br>*Contact hole formation* | CD = 0.24Âµm | CNT |
| **TIN-SP** | TiNã‚¹ãƒ‘ãƒƒã‚¿<br>*TiN sputtering* | Barrier | ãƒãƒªã‚¢ãƒ¡ã‚¿ãƒ«å½¢æˆ<br>*Barrier metal* | DC sputter, 300Ã… | - |
| **CW-DP** | Wãƒ‡ãƒã‚¸ã‚·ãƒ§ãƒ³<br>*W deposition* | Plug | Wãƒ—ãƒ©ã‚°å……å¡«<br>*W plug filling* | CVD, WFâ‚†, 4000Ã… | - |
| **CW-CMP** | W CMP<br>*W CMP planarization* | CMP | å¹³å¦åŒ–<br>*Planarization* | CMP | - |

ğŸ“˜ **è§£èª¬ / Explanation**  
ILDã§çµ¶ç¸ã‚’ç¢ºä¿ã—ã€Wãƒ—ãƒ©ã‚°ã§ä¸‹å±¤ãƒ‡ãƒã‚¤ã‚¹ã¨ã®é›»æ°—çš„æ¥ç¶šã‚’ç¢ºç«‹ã€‚TiNãƒãƒªã‚¢ã§Wæ‹¡æ•£ã‚’é˜²æ­¢ã€‚  
*ILD provides insulation; W plugs connect devices to interconnects. TiN barrier prevents tungsten diffusion.*  

---

### ğŸ”¹ Capacitor Formation (*Pt/PZT/Ti + AlOx*)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **TI1-SP** | Tiã‚¹ãƒ‘ãƒƒã‚¿ | Capacitor | Ptä¸‹åœ°å¯†ç€å±¤<br>*Adhesion for Pt* | 300Ã… | - |
| **Pt-SP** | Ptã‚¹ãƒ‘ãƒƒã‚¿ | Capacitor | ä¸‹éƒ¨é›»æ¥µå½¢æˆ<br>*Bottom electrode* | 1500Ã… | - |
| **PZT-COT** | PZTã‚¹ãƒ”ãƒ³ã‚³ãƒ¼ãƒˆ | Capacitor | å¼·èª˜é›»ä½“å‰é§†ä½“<br>*Ferroelectric precursor* | Sol-Gel, 1000Ã… | - |
| **PZT-ANL** | PZTã‚¢ãƒ‹ãƒ¼ãƒ« | Capacitor | ãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆçµæ™¶åŒ–<br>*Perovskite crystallization* | RTA, 650â„ƒ Oâ‚‚ | - |
| **TI2-SP** | Tiã‚¹ãƒ‘ãƒƒã‚¿ | Capacitor | ä¸Šéƒ¨é›»æ¥µãƒãƒƒãƒ•ã‚¡<br>*Top electrode buffer* | 300Ã… | - |
| **CAP-PH/ET** | ãƒ•ã‚©ãƒˆï¼‹ã‚¤ã‚ªãƒ³ãƒŸãƒªãƒ³ã‚° | Capacitor | ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°<br>*Capacitor patterning* | KrF, CD=0.35Âµm | CAP |
| **ALOX-SP/DP** | AlOxã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALD | Capacitor | ä¿è­·è†œï¼ˆäºŒé‡æ§‹é€ ï¼‰<br>*Protective film (dual)* | å„300Ã… | - |
| **ALOX-PH/ET** | ãƒ•ã‚©ãƒˆï¼‹ã‚¨ãƒƒãƒ | Capacitor | æ¥ç¶šé–‹å£å½¢æˆ<br>*Opening formation* | KrF, 0.35Âµm | ALOX |

ğŸ“˜ **è§£èª¬ / Explanation**  
- **Pt/PZT/Ti** æ§‹é€ ã§FeRAMã‚»ãƒ«ã‚’å½¢æˆã€‚  
- **PZTã‚¢ãƒ‹ãƒ¼ãƒ« (650â„ƒ Oâ‚‚)** ã«ã‚ˆã‚Šãƒšãƒ­ãƒ–ã‚¹ã‚«ã‚¤ãƒˆçµæ™¶åŒ–ã‚’é”æˆã€‚  
- **AlOxä¿è­·è†œï¼ˆäºŒé‡ï¼šã‚¹ãƒ‘ãƒƒã‚¿ï¼‹ALDï¼‰**ã§æ°´ç´ é‚„å…ƒåŠ£åŒ–ã‚’é˜²æ­¢ã€‚  
- **Ptã¯CMPå›°é›£ã®ãŸã‚IBE**ã§ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã€‚  
*Pt/PZT/Ti capacitor is core of FeRAM. PZT crystallized via Oâ‚‚ anneal. Dual AlOx prevents Hâ‚‚ degradation. Pt patterned using IBE instead of CMP.*  

---

### ğŸ”¹ BEOL Interconnects (M1ã€œM3)  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **HLX-DPã€œHWX-CMP** | ILD-0, Via-0, Wãƒ—ãƒ©ã‚°å½¢æˆ | Interconnect | Capacitor-M1æ¥ç¶š | CD=0.24Âµm | HLX |
| **ALA-SP/PH/ET** | Metal-1 Alé…ç·šå½¢æˆ | Metal-1 | ã‚»ãƒ«é…ç·š<br>*Cell wiring* | 0.28Âµm, 6000Ã… | ALA |
| **HLA-DPã€œHWA-CMP** | ILD-1, Via-1, Wãƒ—ãƒ©ã‚°å½¢æˆ | Interconnect | M1-M2æ¥ç¶š | CD=0.24Âµm | HLA |
| **ALB-SP/PH/ET** | Metal-2 Alé…ç·šå½¢æˆ | Metal-2 | ä¸­é–“é…ç·š<br>*Intermediate wiring* | 0.35Âµm, 6000Ã… | ALB |
| **HLB-DPã€œHWB-CMP** | ILD-2, Via-2, Wãƒ—ãƒ©ã‚°å½¢æˆ | Interconnect | M2-M3æ¥ç¶š | CD=0.28Âµm | HLB |
| **ALC-SP/PH/ET** | Metal-3 Alé…ç·šå½¢æˆ | Metal-3 | ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·š<br>*Global wiring* | 0.50Âµm, 8000Ã… | ALC |

ğŸ“˜ **è§£èª¬ / Explanation**  
- BEOLã¯ **M1ã€œM3ã®3å±¤Alé…ç·š**ã§æ§‹æˆã€‚  
- å„å±¤ã¯ **Wãƒ—ãƒ©ã‚°ï¼‹ILD**ã§æ¥ç¶šã•ã‚Œã‚‹ã€‚  
- **M1: ã‚»ãƒ«é…ç·š, M2: ä¸­é–“é…ç·š, M3: ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·š**ã€‚  
- **CMP**ã«ã‚ˆã‚Šæ®µå·®ã‚’æŠ‘åˆ¶ã€‚  
*BEOL uses 3 layers of Al interconnects. W plugs + ILD ensure reliable connections. M1 for cells, M2 for intermediate, M3 for global wiring. CMP controls planarity.*  

---

### ğŸ”¹ Pad & Passivation  

| å·¥ç¨‹å / Step | å‡¦ç†å†…å®¹ / Process | åˆ†é¡ / Category | ç›®çš„ / Purpose | æ¡ä»¶ / Condition | Mask |
|---------------|--------------------|-----------------|----------------|------------------|------|
| **ALD-SP/PH/ET** | Alåšè†œãƒ‘ãƒƒãƒ‰å½¢æˆ<br>*Thick Al pad formation* | Pad | Bond Padä½œè£½<br>*Bond pad formation* | 3.0Âµm, 10000Ã… | PAD |
| **PAD-DP** | ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œå †ç©<br>*Passivation deposition* | Passivation | ç’°å¢ƒä¿è­·<br>*Environmental protection* | SiN+SiOâ‚‚, 8000Ã… | - |
| **PAD-PH/ET** | ãƒ•ã‚©ãƒˆï¼‹ã‚¨ãƒƒãƒ<br>*Lithography + Etching* | Passivation | I/Oé–‹å£å½¢æˆ<br>*Opening formation* | CD=3.0Âµm | PAD |

ğŸ“˜ **è§£èª¬ / Explanation**  
- **åšè†œAlãƒ‘ãƒƒãƒ‰**ã§ãƒ¯ã‚¤ãƒ¤ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°ãƒ»ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—æ¥ç¶šã«å¯¾å¿œã€‚  
- **ãƒ‘ãƒƒã‚·ãƒ™ãƒ¼ã‚·ãƒ§ãƒ³è†œ (SiN+SiOâ‚‚)** ã§æ¹¿æ°—ãƒ»Naæ‹¡æ•£ã‚’é˜²ãã€é•·æœŸä¿¡é ¼æ€§ã‚’ç¢ºä¿ã€‚  
- **é€šå¸¸ãƒ—ãƒ­ã‚»ã‚¹ã§ã¯æœ€çµ‚å·¥ç¨‹ã«æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼ã‚’å«ã‚ã‚‹ãŒã€æœ¬ãƒ•ãƒ­ãƒ¼ã§ã¯PZTæ°´ç´ é‚„å…ƒåŠ£åŒ–ã‚’é˜²ããŸã‚å‰Šé™¤ã€‚**  
*Thick Al pads support bonding. SiN+SiOâ‚‚ passivation ensures long-term reliability.  
Normally a final hydrogen sintering step is included, but here it is omitted to avoid hydrogen-induced degradation of PZT.*  

---

### ğŸ”¹ E-Test  

| å·¥ç¨‹å / Step | å†…å®¹ / Details |
|---------------|----------------|
| **E-TEST** | Vth, Ioff, FeRAMä¿æŒãƒ»æ›¸è¾¼ç‰¹æ€§ã‚’æœ€çµ‚ã‚¦ã‚§ãƒã§æ¸¬å®š<br>*Wafer-level measurement of Vth, Ioff, FeRAM retention & write characteristics* |

ğŸ“˜ **è§£èª¬ / Explanation**  
æœ€çµ‚ãƒ†ã‚¹ãƒˆã§CMOSç‰¹æ€§ã¨FeRAMç‰¹æ€§ã‚’åŒæ™‚ã«è©•ä¾¡ã€‚  
*Final wafer test verifies both CMOS and FeRAM characteristics.*  
