// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Fast Corner delays for the design using part EP4CE10F17C8,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "OV5640")
  (DATE "12/05/2023 20:51:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.607:0.607:0.607) (0.653:0.653:0.653))
        (IOPATH i o (1.632:1.632:1.632) (1.577:1.577:1.577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_Rst_n\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.73:0.73:0.73) (0.834:0.834:0.834))
        (IOPATH i o (1.642:1.642:1.642) (1.587:1.587:1.587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.042:1.042:1.042) (1.181:1.181:1.181))
        (IOPATH i o (1.662:1.662:1.662) (1.607:1.607:1.607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.606:0.606:0.606) (0.689:0.689:0.689))
        (IOPATH i o (1.665:1.665:1.665) (1.599:1.599:1.599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.455:0.455:0.455) (0.516:0.516:0.516))
        (IOPATH i o (1.565:1.565:1.565) (1.52:1.52:1.52))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.442:0.442:0.442) (0.5:0.5:0.5))
        (IOPATH i o (1.665:1.665:1.665) (1.599:1.599:1.599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.587:0.587:0.587) (0.666:0.666:0.666))
        (IOPATH i o (1.655:1.655:1.655) (1.589:1.589:1.589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.607:0.607:0.607) (0.689:0.689:0.689))
        (IOPATH i o (1.665:1.665:1.665) (1.599:1.599:1.599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.594:0.594:0.594) (0.675:0.675:0.675))
        (IOPATH i o (1.685:1.685:1.685) (1.619:1.619:1.619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.494:0.494:0.494) (0.575:0.575:0.575))
        (IOPATH i o (3.095:3.095:3.095) (2.83:2.83:2.83))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.669:0.669:0.669) (0.757:0.757:0.757))
        (IOPATH i o (1.585:1.585:1.585) (1.54:1.54:1.54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.591:0.591:0.591) (0.67:0.67:0.67))
        (IOPATH i o (1.575:1.575:1.575) (1.53:1.53:1.53))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.686:0.686:0.686) (0.775:0.775:0.775))
        (IOPATH i o (1.585:1.585:1.585) (1.54:1.54:1.54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.694:0.694:0.694) (0.787:0.787:0.787))
        (IOPATH i o (1.565:1.565:1.565) (1.52:1.52:1.52))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.801:0.801:0.801) (0.905:0.905:0.905))
        (IOPATH i o (1.565:1.565:1.565) (1.52:1.52:1.52))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.795:0.795:0.795) (0.898:0.898:0.898))
        (IOPATH i o (1.605:1.605:1.605) (1.56:1.56:1.56))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.598:0.598:0.598) (0.679:0.679:0.679))
        (IOPATH i o (1.685:1.685:1.685) (1.619:1.619:1.619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.609:0.609:0.609) (0.692:0.692:0.692))
        (IOPATH i o (1.685:1.685:1.685) (1.619:1.619:1.619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_RGB\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.493:0.493:0.493) (0.575:0.575:0.575))
        (IOPATH i o (1.685:1.685:1.685) (1.619:1.619:1.619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.447:0.447:0.447) (0.511:0.511:0.511))
        (IOPATH i o (1.655:1.655:1.655) (1.589:1.589:1.589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.181:0.181:0.181) (0.217:0.217:0.217))
        (IOPATH i o (1.575:1.575:1.575) (1.53:1.53:1.53))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.605:0.605:0.605) (0.65:0.65:0.65))
        (IOPATH i o (1.655:1.655:1.655) (1.589:1.589:1.589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TFT_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.479:0.479:0.479) (0.551:0.551:0.551))
        (IOPATH i o (1.575:1.575:1.575) (1.53:1.53:1.53))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Camera_sdat\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.817:0.817:0.817) (0.7:0.7:0.7))
        (PORT oe (0.758:0.758:0.758) (0.865:0.865:0.865))
        (IOPATH i o (1.587:1.587:1.587) (1.642:1.642:1.642))
        (IOPATH oe o (1.696:1.696:1.696) (1.622:1.622:1.622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.233:0.233:0.233) (0.785:0.785:0.785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.108:0.108:0.108) (0.089:0.089:0.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.152:0.152:0.152) (0.206:0.206:0.206))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.243:0.243:0.243) (0.795:0.795:0.795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.108:0.108:0.108) (0.089:0.089:0.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.137:0.137:0.137) (0.182:0.182:0.182))
        (PORT datad (0.139:0.139:0.139) (0.18:0.18:0.18))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.426:0.426:0.426))
        (PORT datab (0.163:0.163:0.163) (0.222:0.222:0.222))
        (PORT datac (0.098:0.098:0.098) (0.123:0.123:0.123))
        (PORT datad (0.146:0.146:0.146) (0.196:0.196:0.196))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.39:0.39:0.39))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_RD_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.225:0.225:0.225) (0.29:0.29:0.29))
        (PORT datac (0.32:0.32:0.32) (0.385:0.385:0.385))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.224:0.224:0.224) (0.289:0.289:0.289))
        (PORT datab (0.153:0.153:0.153) (0.205:0.205:0.205))
        (PORT datac (0.334:0.334:0.334) (0.404:0.404:0.404))
        (PORT datad (0.143:0.143:0.143) (0.187:0.187:0.187))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.216:0.216:0.216))
        (PORT datac (0.325:0.325:0.325) (0.39:0.39:0.39))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector35\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.296:0.296:0.296))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datac (0.093:0.093:0.093) (0.115:0.115:0.115))
        (PORT datad (0.21:0.21:0.21) (0.261:0.261:0.261))
        (IOPATH dataa combout (0.188:0.188:0.188) (0.179:0.179:0.179))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.056:1.056:1.056) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.217:0.217:0.217))
        (PORT datac (0.329:0.329:0.329) (0.399:0.399:0.399))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.149:0.149:0.149) (0.207:0.207:0.207))
        (PORT datab (0.149:0.149:0.149) (0.204:0.204:0.204))
        (PORT datac (0.133:0.133:0.133) (0.183:0.183:0.183))
        (PORT datad (0.134:0.134:0.134) (0.179:0.179:0.179))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.396:0.396:0.396))
        (PORT datab (0.212:0.212:0.212) (0.268:0.268:0.268))
        (PORT datac (0.211:0.211:0.211) (0.264:0.264:0.264))
        (PORT datad (0.208:0.208:0.208) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.218:0.218:0.218) (0.279:0.279:0.279))
        (PORT datab (0.141:0.141:0.141) (0.193:0.193:0.193))
        (PORT datac (0.128:0.128:0.128) (0.175:0.175:0.175))
        (PORT datad (0.128:0.128:0.128) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.195:0.195:0.195))
        (PORT datab (0.187:0.187:0.187) (0.224:0.224:0.224))
        (PORT datac (0.125:0.125:0.125) (0.169:0.169:0.169))
        (PORT datad (0.09:0.09:0.09) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.166:0.166:0.166) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|delay_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.385:0.385:0.385))
        (PORT datab (0.346:0.346:0.346) (0.412:0.412:0.412))
        (PORT datac (0.102:0.102:0.102) (0.123:0.123:0.123))
        (PORT datad (0.091:0.091:0.091) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.139:0.139:0.139) (0.192:0.192:0.192))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.139:0.139:0.139) (0.191:0.191:0.191))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.141:0.141:0.141) (0.189:0.189:0.189))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.138:0.138:0.138) (0.188:0.188:0.188))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.14:0.14:0.14) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.145:0.145:0.145) (0.194:0.194:0.194))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.146:0.146:0.146) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.145:0.145:0.145) (0.195:0.195:0.195))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.145:0.145:0.145) (0.199:0.199:0.199))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.14:0.14:0.14) (0.193:0.193:0.193))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.196:0.196:0.196))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.143:0.143:0.143) (0.198:0.198:0.198))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.144:0.144:0.144) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.147:0.147:0.147) (0.197:0.197:0.197))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.136:0.136:0.136) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.135:0.135:0.135) (0.185:0.185:0.185))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.135:0.135:0.135) (0.185:0.185:0.185))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.188:0.188:0.188) (0.193:0.193:0.193))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|delay_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.738:0.738:0.738) (0.758:0.758:0.758))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.75:0.75:0.75) (0.721:0.721:0.721))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.137:0.137:0.137) (0.19:0.19:0.19))
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (PORT datac (0.121:0.121:0.121) (0.164:0.164:0.164))
        (PORT datad (0.121:0.121:0.121) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.22:0.22:0.22) (0.281:0.281:0.281))
        (PORT datab (0.219:0.219:0.219) (0.277:0.277:0.277))
        (PORT datac (0.212:0.212:0.212) (0.264:0.264:0.264))
        (PORT datad (0.177:0.177:0.177) (0.21:0.21:0.21))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.218:0.218:0.218) (0.279:0.279:0.279))
        (PORT datab (0.141:0.141:0.141) (0.193:0.193:0.193))
        (PORT datac (0.128:0.128:0.128) (0.174:0.174:0.174))
        (PORT datad (0.127:0.127:0.127) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.195:0.195:0.195))
        (PORT datab (0.103:0.103:0.103) (0.131:0.131:0.131))
        (PORT datac (0.125:0.125:0.125) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.15:0.15:0.15) (0.208:0.208:0.208))
        (PORT datab (0.15:0.15:0.15) (0.205:0.205:0.205))
        (PORT datac (0.134:0.134:0.134) (0.183:0.183:0.183))
        (PORT datad (0.135:0.135:0.135) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.166:0.166:0.166) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.15:0.15:0.15) (0.204:0.204:0.204))
        (PORT datab (0.149:0.149:0.149) (0.2:0.2:0.2))
        (PORT datac (0.136:0.136:0.136) (0.181:0.181:0.181))
        (PORT datad (0.136:0.136:0.136) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.397:0.397:0.397))
        (PORT datab (0.335:0.335:0.335) (0.394:0.394:0.394))
        (PORT datac (0.321:0.321:0.321) (0.374:0.374:0.374))
        (PORT datad (0.312:0.312:0.312) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.48:0.48:0.48) (0.56:0.56:0.56))
        (IOPATH datab combout (0.192:0.192:0.192) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.133:0.133:0.133) (0.173:0.173:0.173))
        (PORT datac (0.123:0.123:0.123) (0.153:0.153:0.153))
        (PORT datad (0.474:0.474:0.474) (0.549:0.549:0.549))
        (IOPATH datab combout (0.166:0.166:0.166) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.195:0.195:0.195) (0.238:0.238:0.238))
        (PORT datab (0.147:0.147:0.147) (0.198:0.198:0.198))
        (PORT datac (0.324:0.324:0.324) (0.389:0.389:0.389))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector41\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.11:0.11:0.11) (0.145:0.145:0.145))
        (PORT datab (0.158:0.158:0.158) (0.213:0.213:0.213))
        (PORT datac (0.333:0.333:0.333) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.144:0.144:0.144) (0.2:0.2:0.2))
        (PORT datab (0.141:0.141:0.141) (0.193:0.193:0.193))
        (PORT datad (0.314:0.314:0.314) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|RW_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.056:1.056:1.056) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.216:0.216:0.216))
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (PORT datac (0.32:0.32:0.32) (0.383:0.383:0.383))
        (PORT datad (0.34:0.34:0.34) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.147:0.147:0.147) (0.203:0.203:0.203))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.133:0.133:0.133) (0.183:0.183:0.183))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.206:0.206:0.206) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.135:0.135:0.135) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.183:0.183:0.183))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.135:0.135:0.135) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.132:0.132:0.132) (0.182:0.182:0.182))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.138:0.138:0.138) (0.191:0.191:0.191))
        (PORT datab (0.136:0.136:0.136) (0.186:0.186:0.186))
        (PORT datac (0.122:0.122:0.122) (0.166:0.166:0.166))
        (PORT datad (0.124:0.124:0.124) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.192:0.192:0.192))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.132:0.132:0.132) (0.182:0.182:0.182))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.133:0.133:0.133) (0.183:0.183:0.183))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.233:0.233:0.233) (0.289:0.289:0.289))
        (PORT datab (0.137:0.137:0.137) (0.188:0.188:0.188))
        (PORT datac (0.123:0.123:0.123) (0.166:0.166:0.166))
        (PORT datad (0.125:0.125:0.125) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.135:0.135:0.135) (0.187:0.187:0.187))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.135:0.135:0.135) (0.185:0.185:0.185))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.136:0.136:0.136) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.136:0.136:0.136) (0.189:0.189:0.189))
        (PORT datab (0.211:0.211:0.211) (0.268:0.268:0.268))
        (PORT datac (0.122:0.122:0.122) (0.165:0.165:0.165))
        (PORT datad (0.123:0.123:0.123) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.135:0.135:0.135) (0.185:0.185:0.185))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.135:0.135:0.135) (0.185:0.185:0.185))
        (IOPATH datab combout (0.196:0.196:0.196) (0.205:0.205:0.205))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.746:0.746:0.746) (0.766:0.766:0.766))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.729:0.729:0.729))
        (PORT sclr (0.548:0.548:0.548) (0.63:0.63:0.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.134:0.134:0.134) (0.184:0.184:0.184))
        (PORT datac (0.121:0.121:0.121) (0.164:0.164:0.164))
        (PORT datad (0.122:0.122:0.122) (0.16:0.16:0.16))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.392:0.392:0.392))
        (PORT datab (0.102:0.102:0.102) (0.131:0.131:0.131))
        (PORT datac (0.089:0.089:0.089) (0.11:0.11:0.11))
        (PORT datad (0.09:0.09:0.09) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.144:0.144:0.144) (0.2:0.2:0.2))
        (PORT datab (0.141:0.141:0.141) (0.192:0.192:0.192))
        (PORT datac (0.303:0.303:0.303) (0.364:0.364:0.364))
        (PORT datad (0.136:0.136:0.136) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.319:0.319:0.319))
        (PORT datab (0.268:0.268:0.268) (0.337:0.337:0.337))
        (PORT datac (0.334:0.334:0.334) (0.405:0.405:0.405))
        (PORT datad (0.244:0.244:0.244) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.222:0.222:0.222) (0.281:0.281:0.281))
        (PORT datab (0.186:0.186:0.186) (0.223:0.223:0.223))
        (PORT datac (0.137:0.137:0.137) (0.185:0.185:0.185))
        (PORT datad (0.091:0.091:0.091) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector59\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.135:0.135:0.135))
        (PORT datac (0.22:0.22:0.22) (0.275:0.275:0.275))
        (PORT datad (0.244:0.244:0.244) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Go)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.215:0.215:0.215))
        (PORT datad (0.32:0.32:0.32) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|en_div_cnt)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.208:0.208:0.208) (0.267:0.267:0.267))
        (PORT datab (0.136:0.136:0.136) (0.186:0.186:0.186))
        (PORT datac (0.121:0.121:0.121) (0.164:0.164:0.164))
        (PORT datad (0.122:0.122:0.122) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.353:0.353:0.353) (0.416:0.416:0.416))
        (PORT datac (0.356:0.356:0.356) (0.425:0.425:0.425))
        (PORT datad (0.103:0.103:0.103) (0.126:0.126:0.126))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|div_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.757:0.757:0.757) (0.728:0.728:0.728))
        (PORT sclr (0.331:0.331:0.331) (0.381:0.381:0.381))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.204:0.204:0.204))
        (PORT datac (0.333:0.333:0.333) (0.395:0.395:0.395))
        (PORT datad (0.101:0.101:0.101) (0.124:0.124:0.124))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_sdat\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.213:0.213:0.213) (0.764:0.764:0.764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.164:0.164:0.164) (0.224:0.224:0.224))
        (PORT datac (0.33:0.33:0.33) (0.402:0.402:0.402))
        (PORT datad (0.147:0.147:0.147) (0.197:0.197:0.197))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.301:0.301:0.301) (0.357:0.357:0.357))
        (PORT datac (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datad (0.264:0.264:0.264) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.293:0.293:0.293) (0.346:0.346:0.346))
        (PORT datab (0.31:0.31:0.31) (0.363:0.363:0.363))
        (PORT datac (0.138:0.138:0.138) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.147:0.147:0.147) (0.203:0.203:0.203))
        (PORT datab (0.353:0.353:0.353) (0.416:0.416:0.416))
        (PORT datac (0.178:0.178:0.178) (0.212:0.212:0.212))
        (PORT datad (0.103:0.103:0.103) (0.127:0.127:0.127))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.476:0.476:0.476))
        (PORT datab (0.357:0.357:0.357) (0.421:0.421:0.421))
        (PORT datac (0.212:0.212:0.212) (0.264:0.264:0.264))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.205:0.205:0.205) (0.241:0.241:0.241))
        (PORT datab (0.115:0.115:0.115) (0.143:0.143:0.143))
        (PORT datad (0.103:0.103:0.103) (0.119:0.119:0.119))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.743:0.743:0.743) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.211:0.211:0.211))
        (PORT datad (0.231:0.231:0.231) (0.294:0.294:0.294))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.324:0.324:0.324))
        (PORT datab (0.261:0.261:0.261) (0.329:0.329:0.329))
        (PORT datac (0.339:0.339:0.339) (0.411:0.411:0.411))
        (PORT datad (0.246:0.246:0.246) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.188:0.188:0.188) (0.203:0.203:0.203))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.105:0.105:0.105) (0.137:0.137:0.137))
        (PORT datad (0.097:0.097:0.097) (0.118:0.118:0.118))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.532:0.532:0.532))
        (PORT datab (0.209:0.209:0.209) (0.268:0.268:0.268))
        (PORT datad (0.345:0.345:0.345) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STO)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.249:0.249:0.249) (0.318:0.318:0.318))
        (PORT datac (0.639:0.639:0.639) (0.744:0.744:0.744))
        (PORT datad (0.141:0.141:0.141) (0.185:0.185:0.185))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.488:0.488:0.488) (0.58:0.58:0.58))
        (PORT datab (0.354:0.354:0.354) (0.419:0.419:0.419))
        (PORT datac (0.364:0.364:0.364) (0.438:0.438:0.438))
        (PORT datad (0.141:0.141:0.141) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.466:0.466:0.466))
        (PORT datab (0.154:0.154:0.154) (0.207:0.207:0.207))
        (PORT datac (0.188:0.188:0.188) (0.231:0.231:0.231))
        (PORT datad (0.296:0.296:0.296) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_ACK\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.103:0.103:0.103) (0.135:0.135:0.135))
        (PORT datab (0.171:0.171:0.171) (0.208:0.208:0.208))
        (PORT datac (0.091:0.091:0.091) (0.113:0.113:0.113))
        (PORT datad (0.097:0.097:0.097) (0.117:0.117:0.117))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.187:0.187:0.187) (0.222:0.222:0.222))
        (PORT datab (0.202:0.202:0.202) (0.239:0.239:0.239))
        (PORT datad (0.183:0.183:0.183) (0.212:0.212:0.212))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.CHECK_ACK)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.741:0.741:0.741) (0.761:0.761:0.761))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.411:0.411:0.411))
        (PORT datab (0.301:0.301:0.301) (0.355:0.355:0.355))
        (PORT datac (0.339:0.339:0.339) (0.406:0.406:0.406))
        (PORT datad (0.204:0.204:0.204) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.379:0.379:0.379))
        (PORT datab (1.944:1.944:1.944) (2.205:2.205:2.205))
        (PORT datad (0.165:0.165:0.165) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|ack_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.74:0.74:0.74) (0.76:0.76:0.76))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.752:0.752:0.752) (0.723:0.723:0.723))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.109:0.109:0.109) (0.143:0.143:0.143))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datad (0.435:0.435:0.435) (0.507:0.507:0.507))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.507:0.507:0.507) (0.606:0.606:0.606))
        (PORT datab (0.137:0.137:0.137) (0.177:0.177:0.177))
        (PORT datac (0.125:0.125:0.125) (0.156:0.156:0.156))
        (PORT datad (0.568:0.568:0.568) (0.659:0.659:0.659))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.923:0.923:0.923) (0.956:0.956:0.956))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.511:0.511:0.511) (0.595:0.595:0.595))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.465:0.465:0.465) (0.536:0.536:0.536))
        (PORT datab (0.139:0.139:0.139) (0.176:0.176:0.176))
        (PORT datac (0.117:0.117:0.117) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.923:0.923:0.923) (0.956:0.956:0.956))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.144:0.144:0.144) (0.194:0.194:0.194))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.549:0.549:0.549) (0.634:0.634:0.634))
        (PORT datad (0.617:0.617:0.617) (0.719:0.719:0.719))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.58:0.58:0.58))
        (PORT datab (0.106:0.106:0.106) (0.135:0.135:0.135))
        (PORT datad (0.114:0.114:0.114) (0.138:0.138:0.138))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.145:0.145:0.145) (0.197:0.197:0.197))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.151:0.151:0.151) (0.205:0.205:0.205))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.581:0.581:0.581))
        (PORT datab (0.106:0.106:0.106) (0.135:0.135:0.135))
        (PORT datad (0.114:0.114:0.114) (0.139:0.139:0.139))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.146:0.146:0.146) (0.196:0.196:0.196))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.581:0.581:0.581))
        (PORT datab (0.126:0.126:0.126) (0.162:0.162:0.162))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.176:0.176:0.176))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.149:0.149:0.149) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.58:0.58:0.58))
        (PORT datab (0.127:0.127:0.127) (0.162:0.162:0.162))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.176:0.176:0.176))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.134:0.134:0.134) (0.173:0.173:0.173))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.581:0.581:0.581))
        (PORT datab (0.103:0.103:0.103) (0.132:0.132:0.132))
        (PORT datad (0.113:0.113:0.113) (0.137:0.137:0.137))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.146:0.146:0.146) (0.2:0.2:0.2))
        (PORT datab (0.146:0.146:0.146) (0.194:0.194:0.194))
        (PORT datac (0.132:0.132:0.132) (0.175:0.175:0.175))
        (PORT datad (0.133:0.133:0.133) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.544:0.544:0.544))
        (PORT datab (0.51:0.51:0.51) (0.605:0.605:0.605))
        (PORT datac (0.115:0.115:0.115) (0.15:0.15:0.15))
        (PORT datad (0.529:0.529:0.529) (0.627:0.627:0.627))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.493:0.493:0.493) (0.58:0.58:0.58))
        (PORT datab (0.128:0.128:0.128) (0.163:0.163:0.163))
        (PORT datad (0.093:0.093:0.093) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.176:0.176:0.176))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.509:0.509:0.509) (0.605:0.605:0.605))
        (PORT datac (0.447:0.447:0.447) (0.519:0.519:0.519))
        (PORT datad (0.528:0.528:0.528) (0.626:0.626:0.626))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.132:0.132:0.132) (0.172:0.172:0.172))
        (PORT datad (0.179:0.179:0.179) (0.204:0.204:0.204))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.605:0.605:0.605))
        (PORT datab (0.142:0.142:0.142) (0.18:0.18:0.18))
        (PORT datad (0.121:0.121:0.121) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.607:0.607:0.607))
        (PORT datac (0.117:0.117:0.117) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.14:0.14:0.14) (0.195:0.195:0.195))
        (PORT datab (0.143:0.143:0.143) (0.181:0.181:0.181))
        (PORT datac (0.121:0.121:0.121) (0.157:0.157:0.157))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|state\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|wrreg_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.195:0.195:0.195))
        (PORT datab (0.143:0.143:0.143) (0.181:0.181:0.181))
        (PORT datad (0.121:0.121:0.121) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.182:0.182:0.182) (0.177:0.177:0.177))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|wrreg_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.112:0.112:0.112) (0.147:0.147:0.147))
        (PORT datab (0.103:0.103:0.103) (0.133:0.133:0.133))
        (PORT datac (0.138:0.138:0.138) (0.183:0.183:0.183))
        (PORT datad (0.47:0.47:0.47) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WR_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.147:0.147:0.147) (0.2:0.2:0.2))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.WAIT_WR_DONE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.443:0.443:0.443))
        (PORT datac (0.322:0.322:0.322) (0.386:0.386:0.386))
        (PORT datad (0.354:0.354:0.354) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.43:0.43:0.43))
        (PORT datab (0.347:0.347:0.347) (0.418:0.418:0.418))
        (PORT datac (0.247:0.247:0.247) (0.315:0.315:0.315))
        (PORT datad (0.32:0.32:0.32) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.111:0.111:0.111) (0.145:0.145:0.145))
        (PORT datab (0.187:0.187:0.187) (0.224:0.224:0.224))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.162:1.162:1.162) (1.08:1.08:1.08))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.413:0.413:0.413))
        (PORT datab (0.148:0.148:0.148) (0.199:0.199:0.199))
        (PORT datac (0.18:0.18:0.18) (0.213:0.213:0.213))
        (PORT datad (0.207:0.207:0.207) (0.258:0.258:0.258))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.199:0.199:0.199))
        (PORT datab (0.14:0.14:0.14) (0.192:0.192:0.192))
        (PORT datac (0.138:0.138:0.138) (0.184:0.184:0.184))
        (PORT datad (0.467:0.467:0.467) (0.546:0.546:0.546))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector38\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.136:0.136:0.136))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datad (0.333:0.333:0.333) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.742:0.742:0.742) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.725:0.725:0.725))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.219:0.219:0.219))
        (PORT datab (0.153:0.153:0.153) (0.205:0.205:0.205))
        (PORT datac (0.309:0.309:0.309) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.438:0.438:0.438))
        (PORT datab (0.144:0.144:0.144) (0.193:0.193:0.193))
        (PORT datac (0.319:0.319:0.319) (0.382:0.382:0.382))
        (PORT datad (0.091:0.091:0.091) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.376:0.376:0.376) (0.452:0.452:0.452))
        (PORT datab (0.333:0.333:0.333) (0.402:0.402:0.402))
        (PORT datac (0.091:0.091:0.091) (0.112:0.112:0.112))
        (PORT datad (0.336:0.336:0.336) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.162:1.162:1.162) (1.08:1.08:1.08))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.265:0.265:0.265) (0.333:0.333:0.333))
        (PORT datac (0.336:0.336:0.336) (0.407:0.407:0.407))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.325:0.325:0.325))
        (PORT datab (0.117:0.117:0.117) (0.146:0.146:0.146))
        (PORT datac (0.215:0.215:0.215) (0.269:0.269:0.269))
        (PORT datad (0.246:0.246:0.246) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT ena (0.428:0.428:0.428) (0.461:0.461:0.461))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.323:0.323:0.323))
        (PORT datac (0.216:0.216:0.216) (0.271:0.271:0.271))
        (PORT datad (0.245:0.245:0.245) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.108:0.108:0.108) (0.142:0.142:0.142))
        (PORT datab (0.262:0.262:0.262) (0.331:0.331:0.331))
        (PORT datac (0.338:0.338:0.338) (0.41:0.41:0.41))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.191:0.191:0.191) (0.188:0.188:0.188))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector49\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.324:0.324:0.324))
        (PORT datab (0.103:0.103:0.103) (0.132:0.132:0.132))
        (PORT datad (0.096:0.096:0.096) (0.115:0.115:0.115))
        (IOPATH dataa combout (0.195:0.195:0.195) (0.193:0.193:0.193))
        (IOPATH datab combout (0.161:0.161:0.161) (0.174:0.174:0.174))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.223:0.223:0.223) (0.281:0.281:0.281))
        (PORT datab (0.144:0.144:0.144) (0.193:0.193:0.193))
        (PORT datac (0.143:0.143:0.143) (0.191:0.191:0.191))
        (PORT datad (0.19:0.19:0.19) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.432:0.432:0.432))
        (PORT datad (0.129:0.129:0.129) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.428:0.428:0.428))
        (PORT datab (0.211:0.211:0.211) (0.27:0.27:0.27))
        (PORT datac (0.442:0.442:0.442) (0.51:0.51:0.51))
        (PORT datad (0.129:0.129:0.129) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.226:0.226:0.226))
        (PORT datab (0.109:0.109:0.109) (0.14:0.14:0.14))
        (PORT datad (0.09:0.09:0.09) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.228:0.228:0.228) (0.289:0.289:0.289))
        (PORT datab (0.355:0.355:0.355) (0.42:0.42:0.42))
        (PORT datac (0.363:0.363:0.363) (0.438:0.438:0.438))
        (PORT datad (0.367:0.367:0.367) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.585:0.585:0.585))
        (PORT datab (0.103:0.103:0.103) (0.132:0.132:0.132))
        (PORT datac (0.343:0.343:0.343) (0.418:0.418:0.418))
        (PORT datad (0.349:0.349:0.349) (0.415:0.415:0.415))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.GEN_STA)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.743:0.743:0.743) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.417:0.417:0.417))
        (PORT datab (0.329:0.329:0.329) (0.395:0.395:0.395))
        (PORT datac (0.484:0.484:0.484) (0.579:0.579:0.579))
        (PORT datad (0.323:0.323:0.323) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.533:0.533:0.533))
        (PORT datab (0.211:0.211:0.211) (0.269:0.269:0.269))
        (PORT datac (0.145:0.145:0.145) (0.195:0.195:0.195))
        (PORT datad (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.438:0.438:0.438) (0.503:0.503:0.503))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datad (0.094:0.094:0.094) (0.114:0.114:0.114))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Trans_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.215:0.215:0.215))
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (PORT datad (0.341:0.341:0.341) (0.412:0.412:0.412))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|state\.RD_REG)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.745:0.745:0.745) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.728:0.728:0.728))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector50\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.232:0.232:0.232) (0.3:0.3:0.3))
        (PORT datad (0.246:0.246:0.246) (0.31:0.31:0.31))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Cmd\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT ena (0.428:0.428:0.428) (0.461:0.461:0.461))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.358:0.358:0.358) (0.443:0.443:0.443))
        (PORT datac (0.467:0.467:0.467) (0.558:0.558:0.558))
        (PORT datad (0.346:0.346:0.346) (0.412:0.412:0.412))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.39:0.39:0.39) (0.473:0.473:0.473))
        (PORT datab (0.116:0.116:0.116) (0.145:0.145:0.145))
        (PORT datac (0.362:0.362:0.362) (0.437:0.437:0.437))
        (PORT datad (0.096:0.096:0.096) (0.115:0.115:0.115))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.297:0.297:0.297) (0.351:0.351:0.351))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datad (0.296:0.296:0.296) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.RD_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.743:0.743:0.743) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.136:0.136:0.136) (0.183:0.183:0.183))
        (PORT datad (0.133:0.133:0.133) (0.17:0.17:0.17))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.246:0.246:0.246) (0.315:0.315:0.315))
        (PORT datab (0.249:0.249:0.249) (0.318:0.318:0.318))
        (PORT datac (0.639:0.639:0.639) (0.744:0.744:0.744))
        (PORT datad (0.142:0.142:0.142) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.253:0.253:0.253))
        (PORT datab (0.106:0.106:0.106) (0.136:0.136:0.136))
        (PORT datac (0.28:0.28:0.28) (0.325:0.325:0.325))
        (PORT datad (0.275:0.275:0.275) (0.301:0.301:0.301))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.204:0.204:0.204))
        (PORT datab (0.117:0.117:0.117) (0.151:0.151:0.151))
        (PORT datac (0.335:0.335:0.335) (0.397:0.397:0.397))
        (PORT datad (0.37:0.37:0.37) (0.442:0.442:0.442))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT sclr (0.39:0.39:0.39) (0.449:0.449:0.449))
        (PORT ena (0.627:0.627:0.627) (0.675:0.675:0.675))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.205:0.205:0.205))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT sclr (0.39:0.39:0.39) (0.449:0.449:0.449))
        (PORT ena (0.627:0.627:0.627) (0.675:0.675:0.675))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.163:0.163:0.163) (0.223:0.223:0.223))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT sclr (0.39:0.39:0.39) (0.449:0.449:0.449))
        (PORT ena (0.627:0.627:0.627) (0.675:0.675:0.675))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.219:0.219:0.219))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT sclr (0.39:0.39:0.39) (0.449:0.449:0.449))
        (PORT ena (0.627:0.627:0.627) (0.675:0.675:0.675))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.188:0.188:0.188) (0.193:0.193:0.193))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT sclr (0.39:0.39:0.39) (0.449:0.449:0.449))
        (PORT ena (0.627:0.627:0.627) (0.675:0.675:0.675))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.426:0.426:0.426))
        (PORT datab (0.163:0.163:0.163) (0.222:0.222:0.222))
        (PORT datac (0.097:0.097:0.097) (0.122:0.122:0.122))
        (PORT datad (0.146:0.146:0.146) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.465:0.465:0.465))
        (PORT datab (0.152:0.152:0.152) (0.206:0.206:0.206))
        (PORT datac (0.337:0.337:0.337) (0.401:0.401:0.401))
        (PORT datad (0.172:0.172:0.172) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.292:0.292:0.292) (0.345:0.345:0.345))
        (PORT datab (0.308:0.308:0.308) (0.361:0.361:0.361))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|state\.WR_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.743:0.743:0.743) (0.762:0.762:0.762))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.754:0.754:0.754) (0.726:0.726:0.726))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.312:0.312:0.312) (0.371:0.371:0.371))
        (PORT datac (0.337:0.337:0.337) (0.404:0.404:0.404))
        (PORT datad (0.335:0.335:0.335) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.317:0.317:0.317))
        (PORT datab (0.25:0.25:0.25) (0.32:0.32:0.32))
        (PORT datac (0.287:0.287:0.287) (0.334:0.334:0.334))
        (PORT datad (0.499:0.499:0.499) (0.593:0.593:0.593))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.105:0.105:0.105) (0.137:0.137:0.137))
        (PORT datab (0.34:0.34:0.34) (0.407:0.407:0.407))
        (PORT datac (0.46:0.46:0.46) (0.538:0.538:0.538))
        (PORT datad (0.139:0.139:0.139) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.41:0.41:0.41))
        (PORT datab (0.203:0.203:0.203) (0.24:0.24:0.24))
        (PORT datac (0.139:0.139:0.139) (0.185:0.185:0.185))
        (PORT datad (0.16:0.16:0.16) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.575:0.575:0.575) (0.664:0.664:0.664))
        (PORT datac (0.365:0.365:0.365) (0.434:0.434:0.434))
        (PORT datad (0.502:0.502:0.502) (0.588:0.588:0.588))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.691:0.691:0.691) (0.8:0.8:0.8))
        (PORT d[1] (0.664:0.664:0.664) (0.77:0.77:0.77))
        (PORT d[2] (0.514:0.514:0.514) (0.594:0.594:0.594))
        (PORT d[3] (0.523:0.523:0.523) (0.607:0.607:0.607))
        (PORT d[4] (0.516:0.516:0.516) (0.595:0.595:0.595))
        (PORT d[5] (0.507:0.507:0.507) (0.584:0.584:0.584))
        (PORT d[6] (0.507:0.507:0.507) (0.583:0.583:0.583))
        (PORT d[7] (0.496:0.496:0.496) (0.572:0.572:0.572))
        (PORT clk (0.93:0.93:0.93) (0.963:0.963:0.963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.93:0.93:0.93) (0.963:0.963:0.963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.931:0.931:0.931) (0.964:0.964:0.964))
        (IOPATH (posedge clk) pulse (0:0:0) (1.128:1.128:1.128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.452:0.452:0.452) (0.476:0.476:0.476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.453:0.453:0.453) (0.477:0.477:0.477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.453:0.453:0.453) (0.477:0.477:0.477))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE camera_init\|camera_init_table\|rom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.453:0.453:0.453) (0.477:0.477:0.477))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.22:0.22:0.22) (0.264:0.264:0.264))
        (PORT datab (0.558:0.558:0.558) (0.663:0.663:0.663))
        (PORT datac (0.488:0.488:0.488) (0.572:0.572:0.572))
        (PORT datad (0.287:0.287:0.287) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.511:0.511:0.511) (0.603:0.603:0.603))
        (PORT datac (0.481:0.481:0.481) (0.565:0.565:0.565))
        (PORT datad (0.541:0.541:0.541) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector55\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.243:0.243:0.243) (0.292:0.292:0.292))
        (PORT datab (0.106:0.106:0.106) (0.135:0.135:0.135))
        (PORT datac (0.129:0.129:0.129) (0.163:0.163:0.163))
        (PORT datad (0.339:0.339:0.339) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.319:0.319:0.319))
        (PORT datac (0.219:0.219:0.219) (0.274:0.274:0.274))
        (PORT datad (0.244:0.244:0.244) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.739:0.739:0.739) (0.85:0.85:0.85))
        (PORT datab (0.199:0.199:0.199) (0.24:0.24:0.24))
        (PORT datac (0.201:0.201:0.201) (0.241:0.241:0.241))
        (PORT datad (0.536:0.536:0.536) (0.634:0.634:0.634))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector57\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.137:0.137:0.137))
        (PORT datab (0.148:0.148:0.148) (0.187:0.187:0.187))
        (PORT datac (0.212:0.212:0.212) (0.258:0.258:0.258))
        (PORT datad (0.344:0.344:0.344) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.204:0.204:0.204) (0.266:0.266:0.266))
        (PORT datab (0.163:0.163:0.163) (0.223:0.223:0.223))
        (PORT datac (0.188:0.188:0.188) (0.24:0.24:0.24))
        (PORT datad (0.147:0.147:0.147) (0.197:0.197:0.197))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.202:0.202:0.202) (0.249:0.249:0.249))
        (PORT datab (0.503:0.503:0.503) (0.591:0.591:0.591))
        (PORT datac (0.186:0.186:0.186) (0.223:0.223:0.223))
        (PORT datad (0.538:0.538:0.538) (0.636:0.636:0.636))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.169:0.169:0.169) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector56\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.151:0.151:0.151))
        (PORT datab (0.192:0.192:0.192) (0.231:0.231:0.231))
        (PORT datac (0.187:0.187:0.187) (0.221:0.221:0.221))
        (PORT datad (0.348:0.348:0.348) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.763:0.763:0.763))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.755:0.755:0.755) (0.727:0.727:0.727))
        (PORT ena (0.642:0.642:0.642) (0.7:0.7:0.7))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.405:0.405:0.405))
        (PORT datab (0.505:0.505:0.505) (0.594:0.594:0.594))
        (PORT datac (0.303:0.303:0.303) (0.345:0.345:0.345))
        (PORT datad (0.537:0.537:0.537) (0.635:0.635:0.635))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.169:0.169:0.169) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector58\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.243:0.243:0.243) (0.293:0.293:0.293))
        (PORT datab (0.145:0.145:0.145) (0.184:0.184:0.184))
        (PORT datac (0.093:0.093:0.093) (0.115:0.115:0.115))
        (PORT datad (0.354:0.354:0.354) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.135:0.135:0.135))
        (PORT datab (0.129:0.129:0.129) (0.177:0.177:0.177))
        (PORT datac (0.2:0.2:0.2) (0.255:0.255:0.255))
        (PORT datad (0.151:0.151:0.151) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.74:0.74:0.74) (0.85:0.85:0.85))
        (PORT datab (0.559:0.559:0.559) (0.665:0.665:0.665))
        (PORT datac (0.198:0.198:0.198) (0.236:0.236:0.236))
        (PORT datad (0.196:0.196:0.196) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.173:0.173:0.173))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector53\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.377:0.377:0.377) (0.439:0.439:0.439))
        (PORT datab (0.146:0.146:0.146) (0.184:0.184:0.184))
        (PORT datac (0.218:0.218:0.218) (0.265:0.265:0.265))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.739:0.739:0.739) (0.85:0.85:0.85))
        (PORT datab (0.202:0.202:0.202) (0.246:0.246:0.246))
        (PORT datac (0.186:0.186:0.186) (0.223:0.223:0.223))
        (PORT datad (0.541:0.541:0.541) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector54\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.106:0.106:0.106) (0.138:0.138:0.138))
        (PORT datab (0.149:0.149:0.149) (0.188:0.188:0.188))
        (PORT datac (0.21:0.21:0.21) (0.255:0.255:0.255))
        (PORT datad (0.331:0.331:0.331) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.203:0.203:0.203) (0.25:0.25:0.25))
        (PORT datab (0.558:0.558:0.558) (0.663:0.663:0.663))
        (PORT datac (0.487:0.487:0.487) (0.571:0.571:0.571))
        (PORT datad (0.294:0.294:0.294) (0.336:0.336:0.336))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector52\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.106:0.106:0.106) (0.138:0.138:0.138))
        (PORT datab (0.146:0.146:0.146) (0.184:0.184:0.184))
        (PORT datac (0.218:0.218:0.218) (0.266:0.266:0.266))
        (PORT datad (0.353:0.353:0.353) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.3:0.3:0.3) (0.346:0.346:0.346))
        (PORT datab (0.5:0.5:0.5) (0.588:0.588:0.588))
        (PORT datac (0.199:0.199:0.199) (0.238:0.238:0.238))
        (PORT datad (0.54:0.54:0.54) (0.638:0.638:0.638))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.169:0.169:0.169) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|Selector51\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.136:0.136:0.136))
        (PORT datab (0.146:0.146:0.146) (0.186:0.186:0.186))
        (PORT datac (0.215:0.215:0.215) (0.262:0.262:0.262))
        (PORT datad (0.349:0.349:0.349) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|Tx_DATA\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.764:0.764:0.764))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.756:0.756:0.756) (0.727:0.727:0.727))
        (PORT ena (0.787:0.787:0.787) (0.864:0.864:0.864))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.222:0.222:0.222) (0.281:0.281:0.281))
        (PORT datab (0.163:0.163:0.163) (0.222:0.222:0.222))
        (PORT datac (0.2:0.2:0.2) (0.255:0.255:0.255))
        (PORT datad (0.146:0.146:0.146) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.19:0.19:0.19) (0.188:0.188:0.188))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.205:0.205:0.205) (0.267:0.267:0.267))
        (PORT datab (0.201:0.201:0.201) (0.26:0.26:0.26))
        (PORT datac (0.089:0.089:0.089) (0.111:0.111:0.111))
        (PORT datad (0.147:0.147:0.147) (0.196:0.196:0.196))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.163:0.163:0.163))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.211:0.211:0.211))
        (PORT datab (0.192:0.192:0.192) (0.232:0.232:0.232))
        (PORT datac (0.263:0.263:0.263) (0.298:0.298:0.298))
        (PORT datad (0.312:0.312:0.312) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.161:0.161:0.161) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.606:0.606:0.606))
        (PORT datab (0.352:0.352:0.352) (0.424:0.424:0.424))
        (PORT datac (0.329:0.329:0.329) (0.394:0.394:0.394))
        (PORT datad (0.336:0.336:0.336) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.19:0.19:0.19) (0.188:0.188:0.188))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.245:0.245:0.245) (0.315:0.315:0.315))
        (PORT datab (0.248:0.248:0.248) (0.317:0.317:0.317))
        (PORT datac (0.139:0.139:0.139) (0.185:0.185:0.185))
        (PORT datad (0.495:0.495:0.495) (0.588:0.588:0.588))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.331:0.331:0.331))
        (PORT datab (0.116:0.116:0.116) (0.145:0.145:0.145))
        (PORT datac (0.091:0.091:0.091) (0.114:0.114:0.114))
        (PORT datad (0.311:0.311:0.311) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.398:0.398:0.398))
        (PORT datab (0.476:0.476:0.476) (0.564:0.564:0.564))
        (PORT datac (0.138:0.138:0.138) (0.184:0.184:0.184))
        (PORT datad (0.229:0.229:0.229) (0.292:0.292:0.292))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.213:0.213:0.213))
        (PORT datab (0.103:0.103:0.103) (0.131:0.131:0.131))
        (PORT datac (0.291:0.291:0.291) (0.338:0.338:0.338))
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector19\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.175:0.175:0.175) (0.213:0.213:0.213))
        (PORT datab (0.205:0.205:0.205) (0.241:0.241:0.241))
        (PORT datac (0.162:0.162:0.162) (0.195:0.195:0.195))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.741:0.741:0.741) (0.761:0.761:0.761))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.311:0.311:0.311) (0.37:0.37:0.37))
        (PORT datab (0.3:0.3:0.3) (0.354:0.354:0.354))
        (PORT datac (0.338:0.338:0.338) (0.405:0.405:0.405))
        (PORT datad (0.335:0.335:0.335) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.317:0.317:0.317))
        (PORT datab (0.251:0.251:0.251) (0.321:0.321:0.321))
        (PORT datad (0.5:0.5:0.5) (0.594:0.594:0.594))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.109:0.109:0.109) (0.141:0.141:0.141))
        (PORT datac (0.162:0.162:0.162) (0.195:0.195:0.195))
        (PORT datad (0.207:0.207:0.207) (0.255:0.255:0.255))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.144:0.144:0.144) (0.196:0.196:0.196))
        (PORT datab (0.116:0.116:0.116) (0.144:0.144:0.144))
        (PORT datac (0.313:0.313:0.313) (0.372:0.372:0.372))
        (PORT datad (0.326:0.326:0.326) (0.386:0.386:0.386))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.134:0.134:0.134))
        (PORT datab (0.103:0.103:0.103) (0.132:0.132:0.132))
        (PORT datad (0.097:0.097:0.097) (0.118:0.118:0.118))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sdat_oe)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.74:0.74:0.74) (0.76:0.76:0.76))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.752:0.752:0.752) (0.723:0.723:0.723))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.111:1.111:1.111) (1.111:1.111:1.111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.121:1.121:1.121) (1.12:1.12:1.12))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.204:0.204:0.204))
        (PORT datac (0.133:0.133:0.133) (0.182:0.182:0.182))
        (PORT datad (0.135:0.135:0.135) (0.179:0.179:0.179))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.395:0.395:0.395))
        (PORT datab (0.147:0.147:0.147) (0.2:0.2:0.2))
        (PORT datac (0.133:0.133:0.133) (0.176:0.176:0.176))
        (PORT datad (0.09:0.09:0.09) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.218:0.218:0.218) (0.279:0.279:0.279))
        (PORT datab (0.189:0.189:0.189) (0.227:0.227:0.227))
        (PORT datac (0.206:0.206:0.206) (0.257:0.257:0.257))
        (PORT datad (0.174:0.174:0.174) (0.207:0.207:0.207))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.163:0.163:0.163))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.507:0.507:0.507) (0.604:0.604:0.604))
        (PORT datab (0.354:0.354:0.354) (0.426:0.426:0.426))
        (PORT datac (0.282:0.282:0.282) (0.329:0.329:0.329))
        (PORT datad (0.336:0.336:0.336) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.152:0.152:0.152) (0.206:0.206:0.206))
        (PORT datab (0.162:0.162:0.162) (0.22:0.22:0.22))
        (PORT datac (0.137:0.137:0.137) (0.182:0.182:0.182))
        (PORT datad (0.149:0.149:0.149) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.192:0.192:0.192) (0.184:0.184:0.184))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.422:0.422:0.422))
        (PORT datac (0.311:0.311:0.311) (0.369:0.369:0.369))
        (PORT datad (0.336:0.336:0.336) (0.398:0.398:0.398))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.237:0.237:0.237))
        (PORT datab (0.277:0.277:0.277) (0.322:0.322:0.322))
        (PORT datac (0.09:0.09:0.09) (0.112:0.112:0.112))
        (PORT datad (0.319:0.319:0.319) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (PORT datac (0.333:0.333:0.333) (0.4:0.4:0.4))
        (PORT datad (0.337:0.337:0.337) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.42:0.42:0.42))
        (PORT datab (0.105:0.105:0.105) (0.134:0.134:0.134))
        (PORT datac (0.089:0.089:0.089) (0.11:0.11:0.11))
        (PORT datad (0.329:0.329:0.329) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.134:0.134:0.134))
        (PORT datab (0.298:0.298:0.298) (0.352:0.352:0.352))
        (PORT datac (0.329:0.329:0.329) (0.394:0.394:0.394))
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.415:0.415:0.415))
        (PORT datab (0.335:0.335:0.335) (0.402:0.402:0.402))
        (PORT datac (0.231:0.231:0.231) (0.295:0.295:0.295))
        (PORT datad (0.103:0.103:0.103) (0.12:0.12:0.12))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.159:0.159:0.159))
        (IOPATH datab combout (0.166:0.166:0.166) (0.158:0.158:0.158))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.306:0.306:0.306) (0.363:0.363:0.363))
        (PORT datab (0.469:0.469:0.469) (0.554:0.554:0.554))
        (PORT datac (0.089:0.089:0.089) (0.111:0.111:0.111))
        (PORT datad (0.502:0.502:0.502) (0.596:0.596:0.596))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|Selector20\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.316:0.316:0.316) (0.376:0.376:0.376))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datad (0.163:0.163:0.163) (0.192:0.192:0.192))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|i2c_control\|i2c_bit_shift\|i2c_sclk)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.74:0.74:0.74) (0.76:0.76:0.76))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.065:1.065:1.065) (0.992:0.992:0.992))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.121:1.121:1.121) (1.12:1.12:1.12))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.14:0.14:0.14) (0.189:0.189:0.189))
        (IOPATH datab combout (0.192:0.192:0.192) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.236:0.236:0.236) (0.294:0.294:0.294))
        (PORT datab (0.214:0.214:0.214) (0.271:0.271:0.271))
        (PORT datac (0.209:0.209:0.209) (0.259:0.259:0.259))
        (PORT datad (0.208:0.208:0.208) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.401:0.401:0.401))
        (PORT datab (0.317:0.317:0.317) (0.382:0.382:0.382))
        (PORT datac (0.313:0.313:0.313) (0.374:0.374:0.374))
        (PORT datad (0.307:0.307:0.307) (0.361:0.361:0.361))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.526:0.526:0.526) (0.628:0.628:0.628))
        (PORT datab (0.502:0.502:0.502) (0.598:0.598:0.598))
        (PORT datac (0.499:0.499:0.499) (0.601:0.601:0.601))
        (PORT datad (0.52:0.52:0.52) (0.618:0.618:0.618))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.445:0.445:0.445))
        (PORT datab (0.308:0.308:0.308) (0.36:0.36:0.36))
        (PORT datac (0.271:0.271:0.271) (0.312:0.312:0.312))
        (PORT datad (0.33:0.33:0.33) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.141:0.141:0.141) (0.19:0.19:0.19))
        (IOPATH datab combout (0.188:0.188:0.188) (0.193:0.193:0.193))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.145:0.145:0.145) (0.196:0.196:0.196))
        (IOPATH datab combout (0.192:0.192:0.192) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.146:0.146:0.146) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.146:0.146:0.146) (0.196:0.196:0.196))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.21:0.21:0.21) (0.268:0.268:0.268))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.147:0.147:0.147) (0.199:0.199:0.199))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.148:0.148:0.148) (0.198:0.198:0.198))
        (PORT datac (0.135:0.135:0.135) (0.178:0.178:0.178))
        (PORT datad (0.136:0.136:0.136) (0.175:0.175:0.175))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.234:0.234:0.234) (0.292:0.292:0.292))
        (PORT datac (0.197:0.197:0.197) (0.252:0.252:0.252))
        (PORT datad (0.186:0.186:0.186) (0.217:0.217:0.217))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.219:0.219:0.219) (0.274:0.274:0.274))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.3:0.3:0.3))
        (PORT datab (0.12:0.12:0.12) (0.149:0.149:0.149))
        (PORT datac (0.175:0.175:0.175) (0.212:0.212:0.212))
        (PORT datad (0.106:0.106:0.106) (0.124:0.124:0.124))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.271:0.271:0.271))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.15:0.15:0.15) (0.201:0.201:0.201))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.153:0.153:0.153) (0.206:0.206:0.206))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.206:0.206:0.206) (0.258:0.258:0.258))
        (PORT datad (0.217:0.217:0.217) (0.268:0.268:0.268))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.152:0.152:0.152) (0.207:0.207:0.207))
        (PORT datab (0.236:0.236:0.236) (0.294:0.294:0.294))
        (PORT datac (0.089:0.089:0.089) (0.11:0.11:0.11))
        (PORT datad (0.198:0.198:0.198) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.383:0.383:0.383))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|hcount_r\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.204:0.204:0.204) (0.25:0.25:0.25))
        (PORT datab (0.22:0.22:0.22) (0.262:0.262:0.262))
        (PORT datad (0.261:0.261:0.261) (0.298:0.298:0.298))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|hcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.236:0.236:0.236) (0.294:0.294:0.294))
        (PORT datab (0.306:0.306:0.306) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datab combout (0.19:0.19:0.19) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.227:0.227:0.227) (0.283:0.283:0.283))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.211:0.211:0.211) (0.272:0.272:0.272))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.233:0.233:0.233) (0.291:0.291:0.291))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.209:0.209:0.209) (0.27:0.27:0.27))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.233:0.233:0.233) (0.29:0.29:0.29))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.218:0.218:0.218) (0.279:0.279:0.279))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.231:0.231:0.231) (0.289:0.289:0.289))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.204:0.204:0.204) (0.25:0.25:0.25))
        (PORT datab (0.22:0.22:0.22) (0.263:0.263:0.263))
        (PORT datad (0.137:0.137:0.137) (0.179:0.179:0.179))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.173:0.173:0.173))
        (IOPATH datab combout (0.16:0.16:0.16) (0.176:0.176:0.176))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.22:0.22:0.22) (0.278:0.278:0.278))
        (PORT datab (0.145:0.145:0.145) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datab combout (0.19:0.19:0.19) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.208:0.208:0.208))
        (PORT datac (0.207:0.207:0.207) (0.249:0.249:0.249))
        (PORT datad (0.193:0.193:0.193) (0.227:0.227:0.227))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.148:0.148:0.148) (0.2:0.2:0.2))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.203:0.203:0.203))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.201:0.201:0.201))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.191:0.191:0.191))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.204:0.204:0.204))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.231:0.231:0.231) (0.289:0.289:0.289))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.214:0.214:0.214) (0.273:0.273:0.273))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.232:0.232:0.232) (0.288:0.288:0.288))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.219:0.219:0.219) (0.279:0.279:0.279))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.234:0.234:0.234) (0.291:0.291:0.291))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.225:0.225:0.225) (0.285:0.285:0.285))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.24:0.24:0.24) (0.299:0.299:0.299))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.232:0.232:0.232) (0.289:0.289:0.289))
        (IOPATH datab combout (0.167:0.167:0.167) (0.174:0.174:0.174))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.218:0.218:0.218) (0.277:0.277:0.277))
        (IOPATH datab combout (0.188:0.188:0.188) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.29:0.29:0.29) (0.337:0.337:0.337))
        (PORT datab (0.105:0.105:0.105) (0.134:0.134:0.134))
        (PORT datac (0.091:0.091:0.091) (0.113:0.113:0.113))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|vcount_r\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.147:0.147:0.147) (0.196:0.196:0.196))
        (IOPATH datab combout (0.196:0.196:0.196) (0.205:0.205:0.205))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|vcount_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.76:0.76:0.76) (0.731:0.731:0.731))
        (PORT ena (0.488:0.488:0.488) (0.518:0.518:0.518))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.232:0.232:0.232) (0.29:0.29:0.29))
        (IOPATH datab combout (0.167:0.167:0.167) (0.174:0.174:0.174))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.2:0.2:0.2))
        (PORT datac (0.139:0.139:0.139) (0.186:0.186:0.186))
        (PORT datad (0.14:0.14:0.14) (0.182:0.182:0.182))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.41:0.41:0.41))
        (PORT datab (0.24:0.24:0.24) (0.299:0.299:0.299))
        (PORT datac (0.21:0.21:0.21) (0.263:0.263:0.263))
        (PORT datad (0.207:0.207:0.207) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.15:0.15:0.15) (0.204:0.204:0.204))
        (PORT datab (0.109:0.109:0.109) (0.139:0.139:0.139))
        (PORT datac (0.14:0.14:0.14) (0.186:0.186:0.186))
        (PORT datad (0.39:0.39:0.39) (0.446:0.446:0.446))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.339:0.339:0.339) (0.41:0.41:0.41))
        (PORT datab (0.24:0.24:0.24) (0.299:0.299:0.299))
        (PORT datac (0.21:0.21:0.21) (0.263:0.263:0.263))
        (PORT datad (0.205:0.205:0.205) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.115:0.115:0.115) (0.143:0.143:0.143))
        (PORT datac (0.217:0.217:0.217) (0.271:0.271:0.271))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.15:0.15:0.15) (0.203:0.203:0.203))
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (PORT datac (0.196:0.196:0.196) (0.247:0.247:0.247))
        (PORT datad (0.201:0.201:0.201) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.107:0.107:0.107) (0.14:0.14:0.14))
        (PORT datab (0.21:0.21:0.21) (0.268:0.268:0.268))
        (PORT datac (0.105:0.105:0.105) (0.127:0.127:0.127))
        (PORT datad (0.208:0.208:0.208) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.406:0.406:0.406))
        (PORT datab (0.102:0.102:0.102) (0.131:0.131:0.131))
        (PORT datac (0.14:0.14:0.14) (0.186:0.186:0.186))
        (PORT datad (0.139:0.139:0.139) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.229:0.229:0.229))
        (PORT datab (0.109:0.109:0.109) (0.14:0.14:0.14))
        (PORT datac (0.263:0.263:0.263) (0.301:0.301:0.301))
        (PORT datad (0.14:0.14:0.14) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.205:0.205:0.205))
        (PORT datac (0.203:0.203:0.203) (0.245:0.245:0.245))
        (PORT datad (0.191:0.191:0.191) (0.225:0.225:0.225))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_DE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.32:0.32:0.32) (0.387:0.387:0.387))
        (PORT datab (0.186:0.186:0.186) (0.223:0.223:0.223))
        (PORT datac (0.252:0.252:0.252) (0.285:0.285:0.285))
        (PORT datad (0.091:0.091:0.091) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_DE)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.269:0.269:0.269))
        (PORT datab (0.189:0.189:0.189) (0.227:0.227:0.227))
        (PORT datac (0.281:0.281:0.281) (0.327:0.327:0.327))
        (PORT datad (0.171:0.171:0.171) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.174:0.174:0.174) (0.208:0.208:0.208))
        (PORT datac (0.169:0.169:0.169) (0.202:0.202:0.202))
        (PORT datad (0.161:0.161:0.161) (0.189:0.189:0.189))
        (IOPATH datab combout (0.166:0.166:0.166) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.104:0.104:0.104) (0.135:0.135:0.135))
        (PORT datab (0.175:0.175:0.175) (0.21:0.21:0.21))
        (PORT datac (0.089:0.089:0.089) (0.111:0.111:0.111))
        (PORT datad (0.214:0.214:0.214) (0.266:0.266:0.266))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.176:0.176:0.176) (0.219:0.219:0.219))
        (PORT datab (0.191:0.191:0.191) (0.23:0.23:0.23))
        (PORT datac (0.174:0.174:0.174) (0.21:0.21:0.21))
        (PORT datad (0.162:0.162:0.162) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.189:0.189:0.189) (0.226:0.226:0.226))
        (PORT datab (0.273:0.273:0.273) (0.315:0.315:0.315))
        (PORT datac (0.161:0.161:0.161) (0.193:0.193:0.193))
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE disp_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.761:0.761:0.761) (0.732:0.732:0.732))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.243:0.243:0.243) (0.795:0.795:0.795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Camera_PCLK\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.108:0.108:0.108) (0.089:0.089:0.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.193:0.193:0.193) (0.744:0.744:0.744))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_vsync)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT asdata (2.333:2.333:2.333) (2.63:2.63:2.63))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|imagestate\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.2:0.2:0.2) (0.258:0.258:0.258))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.144:0.144:0.144) (0.196:0.196:0.196))
        (PORT datad (0.131:0.131:0.131) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.23:0.23:0.23))
        (PORT datab (0.155:0.155:0.155) (0.202:0.202:0.202))
        (PORT datac (0.119:0.119:0.119) (0.155:0.155:0.155))
        (PORT datad (0.091:0.091:0.091) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE camera_init\|Init_Done\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.09:0.09:0.09) (0.107:0.107:0.107))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE camera_init\|Init_Done)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.739:0.739:0.739) (0.759:0.759:0.759))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.751:0.751:0.751) (0.722:0.722:0.722))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|imagestate)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.93:0.93:0.93) (1.085:1.085:1.085))
        (PORT datad (0.318:0.318:0.318) (0.37:0.37:0.37))
        (IOPATH datab combout (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.752:0.752:0.752) (0.773:0.773:0.773))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.43:0.43:0.43) (0.463:0.463:0.463))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.454:0.454:0.454))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datac (0.326:0.326:0.326) (0.391:0.391:0.391))
        (PORT datad (0.147:0.147:0.147) (0.187:0.187:0.187))
        (IOPATH dataa combout (0.159:0.159:0.159) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.216:0.216:0.216) (0.271:0.271:0.271))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.141:0.141:0.141) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.142:0.142:0.142) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.315:0.315:0.315) (0.385:0.385:0.385))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.31:0.31:0.31) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.996:0.996:0.996))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.415:0.415:0.415) (0.438:0.438:0.438))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.752:0.752:0.752) (0.773:0.773:0.773))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.43:0.43:0.43) (0.463:0.463:0.463))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rdaddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.752:0.752:0.752) (0.773:0.773:0.773))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.43:0.43:0.43) (0.463:0.463:0.463))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.752:0.752:0.752) (0.773:0.773:0.773))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.758:0.758:0.758) (0.728:0.728:0.728))
        (PORT sclr (0.495:0.495:0.495) (0.563:0.563:0.563))
        (PORT ena (0.43:0.43:0.43) (0.463:0.463:0.463))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.477:0.477:0.477) (0.556:0.556:0.556))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.14:1.14:1.14) (1.289:1.289:1.289))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|pixel_cnt\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.203:0.203:0.203) (0.754:0.754:0.754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_href\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.978:1.978:1.978) (2.246:2.246:2.246))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_href)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.999:0.999:0.999))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|pixel_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.77:0.77:0.77))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.699:0.699:0.699) (0.632:0.632:0.632))
        (PORT sclr (0.388:0.388:0.388) (0.395:0.395:0.395))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.472:0.472:0.472) (0.562:0.562:0.562))
        (PORT datad (0.512:0.512:0.512) (0.603:0.603:0.603))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datavalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.151:0.151:0.151) (0.205:0.205:0.205))
        (PORT datab (0.148:0.148:0.148) (0.203:0.203:0.203))
        (PORT datad (0.205:0.205:0.205) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.171:2.171:2.171) (2.477:2.477:2.477))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.154:0.154:0.154) (0.21:0.21:0.21))
        (PORT datab (0.214:0.214:0.214) (0.271:0.271:0.271))
        (PORT datad (0.129:0.129:0.129) (0.171:0.171:0.171))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.153:0.153:0.153) (0.209:0.209:0.209))
        (PORT datab (0.145:0.145:0.145) (0.198:0.198:0.198))
        (PORT datad (0.129:0.129:0.129) (0.171:0.171:0.171))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.166:0.166:0.166) (0.158:0.158:0.158))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|frame_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.147:0.147:0.147) (0.201:0.201:0.201))
        (PORT datab (0.144:0.144:0.144) (0.198:0.198:0.198))
        (PORT datad (0.13:0.13:0.13) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.167:0.167:0.167))
        (IOPATH datac combout (0.19:0.19:0.19) (0.195:0.195:0.195))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|frame_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (PORT ena (0.423:0.423:0.423) (0.454:0.454:0.454))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.211:0.211:0.211))
        (PORT datab (0.146:0.146:0.146) (0.199:0.199:0.199))
        (PORT datad (0.202:0.202:0.202) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|dump_frame)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.749:0.749:0.749) (0.769:0.769:0.769))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.749:0.749:0.749) (0.674:0.674:0.674))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.2:0.2:0.2))
        (IOPATH datab combout (0.192:0.192:0.192) (0.181:0.181:0.181))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.201:0.201:0.201))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[14\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.147:0.147:0.147) (0.197:0.197:0.197))
        (IOPATH datab combout (0.188:0.188:0.188) (0.193:0.193:0.193))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.211:0.211:0.211))
        (PORT datac (0.134:0.134:0.134) (0.183:0.183:0.183))
        (PORT datad (0.133:0.133:0.133) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.366:0.366:0.366))
        (PORT datab (0.298:0.298:0.298) (0.372:0.372:0.372))
        (PORT datac (0.405:0.405:0.405) (0.481:0.481:0.481))
        (PORT datad (0.275:0.275:0.275) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.417:0.417:0.417) (0.501:0.501:0.501))
        (PORT datab (0.276:0.276:0.276) (0.353:0.353:0.353))
        (PORT datac (0.284:0.284:0.284) (0.356:0.356:0.356))
        (PORT datad (0.404:0.404:0.404) (0.483:0.483:0.483))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.362:0.362:0.362))
        (PORT datab (0.301:0.301:0.301) (0.377:0.377:0.377))
        (PORT datac (0.399:0.399:0.399) (0.489:0.489:0.489))
        (PORT datad (0.277:0.277:0.277) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.508:0.508:0.508))
        (PORT datab (0.104:0.104:0.104) (0.133:0.133:0.133))
        (PORT datac (0.091:0.091:0.091) (0.113:0.113:0.113))
        (PORT datad (0.092:0.092:0.092) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.229:0.229:0.229) (0.289:0.289:0.289))
        (PORT datab (0.146:0.146:0.146) (0.197:0.197:0.197))
        (PORT datac (0.133:0.133:0.133) (0.177:0.177:0.177))
        (PORT datad (0.207:0.207:0.207) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.2:0.2:0.2))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.201:0.201:0.201))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.205:0.205:0.205))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.201:0.201:0.201))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.143:0.143:0.143) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.204:0.204:0.204))
        (IOPATH dataa combout (0.186:0.186:0.186) (0.175:0.175:0.175))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.202:0.202:0.202))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.202:0.202:0.202))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.202:0.202:0.202))
        (IOPATH datab combout (0.166:0.166:0.166) (0.176:0.176:0.176))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.205:0.205:0.205))
        (IOPATH dataa combout (0.165:0.165:0.165) (0.173:0.173:0.173))
        (IOPATH dataa cout (0.226:0.226:0.226) (0.171:0.171:0.171))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wraddress\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.142:0.142:0.142) (0.19:0.19:0.19))
        (IOPATH datab combout (0.192:0.192:0.192) (0.177:0.177:0.177))
        (IOPATH datab cout (0.227:0.227:0.227) (0.175:0.175:0.175))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
        (IOPATH cin combout (0.187:0.187:0.187) (0.204:0.204:0.204))
        (IOPATH cin cout (0.034:0.034:0.034) (0.034:0.034:0.034))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.768:0.768:0.768))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.753:0.753:0.753) (0.724:0.724:0.724))
        (PORT sclr (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT ena (0.507:0.507:0.507) (0.554:0.554:0.554))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.146:0.146:0.146) (0.203:0.203:0.203))
        (PORT datab (0.144:0.144:0.144) (0.197:0.197:0.197))
        (PORT datac (0.219:0.219:0.219) (0.275:0.275:0.275))
        (PORT datad (0.217:0.217:0.217) (0.267:0.267:0.267))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_b_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT asdata (1.007:1.007:1.007) (1.149:1.149:1.149))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode434w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.451:0.451:0.451))
        (PORT datab (0.445:0.445:0.445) (0.52:0.52:0.52))
        (PORT datac (0.323:0.323:0.323) (0.388:0.388:0.388))
        (PORT datad (0.943:0.943:0.943) (1.101:1.101:1.101))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.213:0.213:0.213) (0.764:0.764:0.764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.952:1.952:1.952) (2.216:2.216:2.216))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.757:0.757:0.757) (0.777:0.777:0.777))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.248:0.248:0.248) (0.313:0.313:0.313))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.769:0.769:0.769) (0.9:0.9:0.9))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.079:1.079:1.079) (1.274:1.274:1.274))
        (PORT d[1] (0.999:0.999:0.999) (1.17:1.17:1.17))
        (PORT d[2] (1.109:1.109:1.109) (1.314:1.314:1.314))
        (PORT d[3] (1.003:1.003:1.003) (1.18:1.18:1.18))
        (PORT d[4] (1.072:1.072:1.072) (1.259:1.259:1.259))
        (PORT d[5] (1.09:1.09:1.09) (1.301:1.301:1.301))
        (PORT d[6] (1.06:1.06:1.06) (1.251:1.251:1.251))
        (PORT d[7] (1.063:1.063:1.063) (1.26:1.26:1.26))
        (PORT d[8] (1.142:1.142:1.142) (1.336:1.336:1.336))
        (PORT d[9] (0.984:0.984:0.984) (1.149:1.149:1.149))
        (PORT d[10] (1.209:1.209:1.209) (1.442:1.442:1.442))
        (PORT d[11] (1.004:1.004:1.004) (1.177:1.177:1.177))
        (PORT d[12] (0.967:0.967:0.967) (1.129:1.129:1.129))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.045:1.045:1.045) (1.149:1.149:1.149))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (PORT d[0] (1.329:1.329:1.329) (1.442:1.442:1.442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.149:1.149:1.149) (1.35:1.35:1.35))
        (PORT d[1] (1.191:1.191:1.191) (1.393:1.393:1.393))
        (PORT d[2] (1.374:1.374:1.374) (1.59:1.59:1.59))
        (PORT d[3] (1.346:1.346:1.346) (1.543:1.543:1.543))
        (PORT d[4] (1.098:1.098:1.098) (1.276:1.276:1.276))
        (PORT d[5] (1.243:1.243:1.243) (1.446:1.446:1.446))
        (PORT d[6] (1.245:1.245:1.245) (1.451:1.451:1.451))
        (PORT d[7] (1.018:1.018:1.018) (1.179:1.179:1.179))
        (PORT d[8] (1.434:1.434:1.434) (1.694:1.694:1.694))
        (PORT d[9] (1.175:1.175:1.175) (1.363:1.363:1.363))
        (PORT d[10] (1.196:1.196:1.196) (1.378:1.378:1.378))
        (PORT d[11] (1.762:1.762:1.762) (2.029:2.029:2.029))
        (PORT d[12] (1.225:1.225:1.225) (1.413:1.413:1.413))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.924:1.924:1.924) (2.154:2.154:2.154))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (PORT d[0] (1.699:1.699:1.699) (1.858:1.858:1.858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.148:0.148:0.148) (0.206:0.206:0.206))
        (PORT datab (0.146:0.146:0.146) (0.2:0.2:0.2))
        (PORT datac (0.221:0.221:0.221) (0.277:0.277:0.277))
        (PORT datad (0.219:0.219:0.219) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode447w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.454:0.454:0.454))
        (PORT datab (0.444:0.444:0.444) (0.52:0.52:0.52))
        (PORT datac (0.325:0.325:0.325) (0.391:0.391:0.391))
        (PORT datad (0.944:0.944:0.944) (1.103:1.103:1.103))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.771:0.771:0.771) (0.901:0.901:0.901))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.632:0.632:0.632) (0.744:0.744:0.744))
        (PORT d[1] (0.739:0.739:0.739) (0.882:0.882:0.882))
        (PORT d[2] (0.769:0.769:0.769) (0.894:0.894:0.894))
        (PORT d[3] (0.906:0.906:0.906) (1.078:1.078:1.078))
        (PORT d[4] (0.941:0.941:0.941) (1.124:1.124:1.124))
        (PORT d[5] (0.707:0.707:0.707) (0.851:0.851:0.851))
        (PORT d[6] (0.709:0.709:0.709) (0.855:0.855:0.855))
        (PORT d[7] (0.707:0.707:0.707) (0.817:0.817:0.817))
        (PORT d[8] (0.667:0.667:0.667) (0.796:0.796:0.796))
        (PORT d[9] (0.638:0.638:0.638) (0.754:0.754:0.754))
        (PORT d[10] (1.043:1.043:1.043) (1.24:1.24:1.24))
        (PORT d[11] (0.644:0.644:0.644) (0.763:0.763:0.763))
        (PORT d[12] (0.618:0.618:0.618) (0.735:0.735:0.735))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.776:0.776:0.776) (0.845:0.845:0.845))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (1.048:1.048:1.048) (1.121:1.121:1.121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.77:0.77:0.77) (0.906:0.906:0.906))
        (PORT d[1] (1.5:1.5:1.5) (1.766:1.766:1.766))
        (PORT d[2] (1.917:1.917:1.917) (2.208:2.208:2.208))
        (PORT d[3] (1.148:1.148:1.148) (1.329:1.329:1.329))
        (PORT d[4] (1.417:1.417:1.417) (1.633:1.633:1.633))
        (PORT d[5] (1.099:1.099:1.099) (1.29:1.29:1.29))
        (PORT d[6] (1.041:1.041:1.041) (1.202:1.202:1.202))
        (PORT d[7] (1.358:1.358:1.358) (1.568:1.568:1.568))
        (PORT d[8] (1.607:1.607:1.607) (1.897:1.897:1.897))
        (PORT d[9] (1.486:1.486:1.486) (1.749:1.749:1.749))
        (PORT d[10] (1.371:1.371:1.371) (1.582:1.582:1.582))
        (PORT d[11] (0.758:0.758:0.758) (0.895:0.895:0.895))
        (PORT d[12] (1.655:1.655:1.655) (1.91:1.91:1.91))
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.344:2.344:2.344) (2.644:2.644:2.644))
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
        (PORT d[0] (0.995:0.995:0.995) (1.069:1.069:1.069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.428:0.428:0.428))
        (PORT datab (0.811:0.811:0.811) (0.922:0.922:0.922))
        (PORT datad (0.814:0.814:0.814) (0.919:0.919:0.919))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|decode2\|w_anode455w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.296:0.296:0.296))
        (PORT datab (0.144:0.144:0.144) (0.197:0.197:0.197))
        (PORT datac (0.13:0.13:0.13) (0.177:0.177:0.177))
        (PORT datad (0.215:0.215:0.215) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.158:0.158:0.158) (0.157:0.157:0.157))
        (IOPATH datab combout (0.167:0.167:0.167) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode455w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.689:0.689:0.689) (0.81:0.81:0.81))
        (PORT datab (0.145:0.145:0.145) (0.195:0.195:0.195))
        (PORT datac (0.823:0.823:0.823) (0.966:0.966:0.966))
        (PORT datad (0.314:0.314:0.314) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.193:0.193:0.193) (0.744:0.744:0.744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.718:1.718:1.718) (1.933:1.933:1.933))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.747:0.747:0.747) (0.767:0.767:0.767))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.604:0.604:0.604) (0.733:0.733:0.733))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.606:0.606:0.606) (0.718:0.718:0.718))
        (PORT d[1] (0.599:0.599:0.599) (0.711:0.711:0.711))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.72:0.72:0.72) (0.868:0.868:0.868))
        (PORT d[1] (0.644:0.644:0.644) (0.767:0.767:0.767))
        (PORT d[2] (0.703:0.703:0.703) (0.842:0.842:0.842))
        (PORT d[3] (0.654:0.654:0.654) (0.781:0.781:0.781))
        (PORT d[4] (0.824:0.824:0.824) (0.979:0.979:0.979))
        (PORT d[5] (0.683:0.683:0.683) (0.825:0.825:0.825))
        (PORT d[6] (0.688:0.688:0.688) (0.831:0.831:0.831))
        (PORT d[7] (0.69:0.69:0.69) (0.834:0.834:0.834))
        (PORT d[8] (0.778:0.778:0.778) (0.915:0.915:0.915))
        (PORT d[9] (0.66:0.66:0.66) (0.788:0.788:0.788))
        (PORT d[10] (1.029:1.029:1.029) (1.233:1.233:1.233))
        (PORT d[11] (0.636:0.636:0.636) (0.755:0.755:0.755))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.743:0.743:0.743) (0.794:0.794:0.794))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (PORT d[0] (1.027:1.027:1.027) (1.087:1.087:1.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.954:0.954:0.954) (1.124:1.124:1.124))
        (PORT d[1] (1.631:1.631:1.631) (1.906:1.906:1.906))
        (PORT d[2] (1.744:1.744:1.744) (2.011:2.011:2.011))
        (PORT d[3] (1.335:1.335:1.335) (1.541:1.541:1.541))
        (PORT d[4] (0.935:0.935:0.935) (1.099:1.099:1.099))
        (PORT d[5] (0.712:0.712:0.712) (0.834:0.834:0.834))
        (PORT d[6] (0.865:0.865:0.865) (1.005:1.005:1.005))
        (PORT d[7] (1.561:1.561:1.561) (1.803:1.803:1.803))
        (PORT d[8] (1.448:1.448:1.448) (1.72:1.72:1.72))
        (PORT d[9] (1.589:1.589:1.589) (1.844:1.844:1.844))
        (PORT d[10] (1.556:1.556:1.556) (1.791:1.791:1.791))
        (PORT d[11] (2.084:2.084:2.084) (2.393:2.393:2.393))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.55:2.55:2.55) (2.885:2.885:2.885))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (PORT d[0] (1.388:1.388:1.388) (1.512:1.512:1.512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.821:0.821:0.821) (0.97:0.97:0.97))
        (PORT datac (0.529:0.529:0.529) (0.627:0.627:0.627))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.12:0.12:0.12) (0.125:0.125:0.125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.508:0.508:0.508) (0.599:0.599:0.599))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT ena (1.14:1.14:1.14) (1.289:1.289:1.289))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.821:0.821:0.821) (0.899:0.899:0.899))
        (PORT sclr (0.673:0.673:0.673) (0.765:0.765:0.765))
        (PORT sload (0.78:0.78:0.78) (0.894:0.894:0.894))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.911:0.911:0.911) (1.068:1.068:1.068))
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.896:0.896:0.896) (1.066:1.066:1.066))
        (PORT d[1] (0.736:0.736:0.736) (0.876:0.876:0.876))
        (PORT d[2] (0.738:0.738:0.738) (0.886:0.886:0.886))
        (PORT d[3] (0.794:0.794:0.794) (0.932:0.932:0.932))
        (PORT d[4] (0.734:0.734:0.734) (0.879:0.879:0.879))
        (PORT d[5] (0.737:0.737:0.737) (0.895:0.895:0.895))
        (PORT d[6] (0.704:0.704:0.704) (0.844:0.844:0.844))
        (PORT d[7] (0.722:0.722:0.722) (0.872:0.872:0.872))
        (PORT d[8] (0.95:0.95:0.95) (1.11:1.11:1.11))
        (PORT d[9] (1.014:1.014:1.014) (1.19:1.19:1.19))
        (PORT d[10] (1.232:1.232:1.232) (1.47:1.47:1.47))
        (PORT d[11] (0.67:0.67:0.67) (0.795:0.795:0.795))
        (PORT d[12] (0.636:0.636:0.636) (0.758:0.758:0.758))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.765:0.765:0.765) (0.828:0.828:0.828))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (PORT d[0] (1.049:1.049:1.049) (1.121:1.121:1.121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.959:0.959:0.959) (1.134:1.134:1.134))
        (PORT d[1] (1.212:1.212:1.212) (1.413:1.413:1.413))
        (PORT d[2] (1.555:1.555:1.555) (1.794:1.794:1.794))
        (PORT d[3] (1.45:1.45:1.45) (1.68:1.68:1.68))
        (PORT d[4] (1.446:1.446:1.446) (1.675:1.675:1.675))
        (PORT d[5] (1.434:1.434:1.434) (1.664:1.664:1.664))
        (PORT d[6] (1.463:1.463:1.463) (1.704:1.704:1.704))
        (PORT d[7] (1.04:1.04:1.04) (1.21:1.21:1.21))
        (PORT d[8] (0.877:0.877:0.877) (1.024:1.024:1.024))
        (PORT d[9] (1.391:1.391:1.391) (1.619:1.619:1.619))
        (PORT d[10] (1.474:1.474:1.474) (1.713:1.713:1.713))
        (PORT d[11] (1.915:1.915:1.915) (2.208:2.208:2.208))
        (PORT d[12] (1.402:1.402:1.402) (1.607:1.607:1.607))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.721:2.721:2.721) (3.078:3.078:3.078))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (PORT d[0] (0.993:0.993:0.993) (1.06:1.06:1.06))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.918:0.918:0.918) (1.062:1.062:1.062))
        (PORT clk (0.955:0.955:0.955) (0.99:0.99:0.99))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.809:0.809:0.809) (0.95:0.95:0.95))
        (PORT d[1] (0.909:0.909:0.909) (1.073:1.073:1.073))
        (PORT d[2] (0.931:0.931:0.931) (1.073:1.073:1.073))
        (PORT d[3] (1.089:1.089:1.089) (1.288:1.288:1.288))
        (PORT d[4] (0.917:0.917:0.917) (1.094:1.094:1.094))
        (PORT d[5] (0.902:0.902:0.902) (1.081:1.081:1.081))
        (PORT d[6] (0.885:0.885:0.885) (1.056:1.056:1.056))
        (PORT d[7] (0.846:0.846:0.846) (1.001:1.001:1.001))
        (PORT d[8] (1.162:1.162:1.162) (1.356:1.356:1.356))
        (PORT d[9] (1.051:1.051:1.051) (1.23:1.23:1.23))
        (PORT d[10] (1.427:1.427:1.427) (1.684:1.684:1.684))
        (PORT d[11] (0.855:0.855:0.855) (1.011:1.011:1.011))
        (PORT d[12] (0.792:0.792:0.792) (0.931:0.931:0.931))
        (PORT clk (0.953:0.953:0.953) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.035:1.035:1.035) (1.135:1.135:1.135))
        (PORT clk (0.953:0.953:0.953) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.99:0.99:0.99))
        (PORT d[0] (1.319:1.319:1.319) (1.428:1.428:1.428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.991:0.991:0.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.956:0.956:0.956) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.957:0.957:0.957) (1.119:1.119:1.119))
        (PORT d[1] (1.656:1.656:1.656) (1.932:1.932:1.932))
        (PORT d[2] (2.092:2.092:2.092) (2.403:2.403:2.403))
        (PORT d[3] (0.991:0.991:0.991) (1.148:1.148:1.148))
        (PORT d[4] (1.219:1.219:1.219) (1.408:1.408:1.408))
        (PORT d[5] (0.928:0.928:0.928) (1.097:1.097:1.097))
        (PORT d[6] (1.171:1.171:1.171) (1.346:1.346:1.346))
        (PORT d[7] (1.17:1.17:1.17) (1.355:1.355:1.355))
        (PORT d[8] (1.441:1.441:1.441) (1.69:1.69:1.69))
        (PORT d[9] (1.317:1.317:1.317) (1.562:1.562:1.562))
        (PORT d[10] (1.184:1.184:1.184) (1.368:1.368:1.368))
        (PORT d[11] (0.959:0.959:0.959) (1.132:1.132:1.132))
        (PORT d[12] (1.448:1.448:1.448) (1.67:1.67:1.67))
        (PORT clk (0.912:0.912:0.912) (0.949:0.949:0.949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.151:2.151:2.151) (2.419:2.419:2.419))
        (PORT clk (0.912:0.912:0.912) (0.949:0.949:0.949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.912:0.912:0.912) (0.949:0.949:0.949))
        (PORT d[0] (1.376:1.376:1.376) (1.488:1.488:1.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.913:0.913:0.913) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.913:0.913:0.913) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.913:0.913:0.913) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.425:0.425:0.425) (0.526:0.526:0.526))
        (PORT datab (0.953:0.953:0.953) (1.089:1.089:1.089))
        (PORT datad (0.986:0.986:0.986) (1.117:1.117:1.117))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.895:0.895:0.895) (0.97:0.97:0.97))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.223:0.223:0.223) (0.774:0.774:0.774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.715:1.715:1.715) (1.929:1.929:1.929))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.584:0.584:0.584) (0.689:0.689:0.689))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.614:0.614:0.614) (0.723:0.723:0.723))
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.895:0.895:0.895) (1.062:1.062:1.062))
        (PORT d[1] (0.824:0.824:0.824) (0.973:0.973:0.973))
        (PORT d[2] (0.895:0.895:0.895) (1.059:1.059:1.059))
        (PORT d[3] (0.817:0.817:0.817) (0.96:0.96:0.96))
        (PORT d[4] (0.897:0.897:0.897) (1.061:1.061:1.061))
        (PORT d[5] (0.906:0.906:0.906) (1.087:1.087:1.087))
        (PORT d[6] (0.877:0.877:0.877) (1.042:1.042:1.042))
        (PORT d[7] (0.99:0.99:0.99) (1.172:1.172:1.172))
        (PORT d[8] (0.936:0.936:0.936) (1.103:1.103:1.103))
        (PORT d[9] (0.984:0.984:0.984) (1.149:1.149:1.149))
        (PORT d[10] (1.225:1.225:1.225) (1.458:1.458:1.458))
        (PORT d[11] (0.803:0.803:0.803) (0.944:0.944:0.944))
        (PORT d[12] (0.788:0.788:0.788) (0.927:0.927:0.927))
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (1.002:1.002:1.002))
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (PORT d[0] (1.205:1.205:1.205) (1.295:1.295:1.295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.964:0.964:0.964) (1.135:1.135:1.135))
        (PORT d[1] (1.277:1.277:1.277) (1.497:1.497:1.497))
        (PORT d[2] (1.554:1.554:1.554) (1.796:1.796:1.796))
        (PORT d[3] (1.433:1.433:1.433) (1.659:1.659:1.659))
        (PORT d[4] (1.438:1.438:1.438) (1.666:1.666:1.666))
        (PORT d[5] (1.431:1.431:1.431) (1.658:1.658:1.658))
        (PORT d[6] (1.459:1.459:1.459) (1.702:1.702:1.702))
        (PORT d[7] (1.029:1.029:1.029) (1.198:1.198:1.198))
        (PORT d[8] (1.293:1.293:1.293) (1.538:1.538:1.538))
        (PORT d[9] (1.4:1.4:1.4) (1.632:1.632:1.632))
        (PORT d[10] (1.467:1.467:1.467) (1.705:1.705:1.705))
        (PORT d[11] (1.901:1.901:1.901) (2.186:2.186:2.186))
        (PORT d[12] (1.408:1.408:1.408) (1.619:1.619:1.619))
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.717:2.717:2.717) (3.07:3.07:3.07))
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (PORT d[0] (1.875:1.875:1.875) (2.054:2.054:2.054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.631:0.631:0.631) (0.745:0.745:0.745))
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.894:0.894:0.894) (1.065:1.065:1.065))
        (PORT d[1] (0.898:0.898:0.898) (1.057:1.057:1.057))
        (PORT d[2] (0.92:0.92:0.92) (1.096:1.096:1.096))
        (PORT d[3] (0.811:0.811:0.811) (0.948:0.948:0.948))
        (PORT d[4] (0.899:0.899:0.899) (1.062:1.062:1.062))
        (PORT d[5] (0.915:0.915:0.915) (1.097:1.097:1.097))
        (PORT d[6] (0.884:0.884:0.884) (1.05:1.05:1.05))
        (PORT d[7] (0.909:0.909:0.909) (1.091:1.091:1.091))
        (PORT d[8] (0.961:0.961:0.961) (1.134:1.134:1.134))
        (PORT d[9] (0.971:0.971:0.971) (1.135:1.135:1.135))
        (PORT d[10] (1.174:1.174:1.174) (1.396:1.396:1.396))
        (PORT d[11] (0.855:0.855:0.855) (1.018:1.018:1.018))
        (PORT d[12] (0.814:0.814:0.814) (0.962:0.962:0.962))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (0.997:0.997:0.997))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
        (PORT d[0] (1.205:1.205:1.205) (1.29:1.29:1.29))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.969:0.969:0.969) (1.144:1.144:1.144))
        (PORT d[1] (1.242:1.242:1.242) (1.447:1.447:1.447))
        (PORT d[2] (1.395:1.395:1.395) (1.614:1.614:1.614))
        (PORT d[3] (1.268:1.268:1.268) (1.465:1.465:1.465))
        (PORT d[4] (1.276:1.276:1.276) (1.483:1.483:1.483))
        (PORT d[5] (1.424:1.424:1.424) (1.652:1.652:1.652))
        (PORT d[6] (1.28:1.28:1.28) (1.496:1.496:1.496))
        (PORT d[7] (0.873:0.873:0.873) (1.023:1.023:1.023))
        (PORT d[8] (1.41:1.41:1.41) (1.665:1.665:1.665))
        (PORT d[9] (1.382:1.382:1.382) (1.609:1.609:1.609))
        (PORT d[10] (1.455:1.455:1.455) (1.692:1.692:1.692))
        (PORT d[11] (1.901:1.901:1.901) (2.191:2.191:2.191))
        (PORT d[12] (1.373:1.373:1.373) (1.574:1.574:1.574))
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.718:2.718:2.718) (3.071:3.071:3.071))
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
        (PORT d[0] (1.245:1.245:1.245) (1.343:1.343:1.343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.423:0.423:0.423))
        (PORT datab (0.638:0.638:0.638) (0.725:0.725:0.725))
        (PORT datad (0.61:0.61:0.61) (0.687:0.687:0.687))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.223:0.223:0.223) (0.774:0.774:0.774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.717:1.717:1.717) (1.929:1.929:1.929))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.501:0.501:0.501) (0.585:0.585:0.585))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.608:0.608:0.608) (0.707:0.707:0.707))
        (PORT d[1] (0.683:0.683:0.683) (0.808:0.808:0.808))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.47:0.47:0.47) (0.558:0.558:0.558))
        (PORT d[1] (0.525:0.525:0.525) (0.633:0.633:0.633))
        (PORT d[2] (0.528:0.528:0.528) (0.641:0.641:0.641))
        (PORT d[3] (0.53:0.53:0.53) (0.641:0.641:0.641))
        (PORT d[4] (0.483:0.483:0.483) (0.578:0.578:0.578))
        (PORT d[5] (0.546:0.546:0.546) (0.667:0.667:0.667))
        (PORT d[6] (0.53:0.53:0.53) (0.618:0.618:0.618))
        (PORT d[7] (0.52:0.52:0.52) (0.601:0.601:0.601))
        (PORT d[8] (0.956:0.956:0.956) (1.122:1.122:1.122))
        (PORT d[9] (0.539:0.539:0.539) (0.628:0.628:0.628))
        (PORT d[10] (1.013:1.013:1.013) (1.214:1.214:1.214))
        (PORT d[11] (0.492:0.492:0.492) (0.593:0.593:0.593))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.603:0.603:0.603) (0.64:0.64:0.64))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (PORT d[0] (0.887:0.887:0.887) (0.933:0.933:0.933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.765:0.765:0.765) (0.908:0.908:0.908))
        (PORT d[1] (1.61:1.61:1.61) (1.881:1.881:1.881))
        (PORT d[2] (1.745:1.745:1.745) (2.009:2.009:2.009))
        (PORT d[3] (1.333:1.333:1.333) (1.538:1.538:1.538))
        (PORT d[4] (0.929:0.929:0.929) (1.087:1.087:1.087))
        (PORT d[5] (1.129:1.129:1.129) (1.324:1.324:1.324))
        (PORT d[6] (0.859:0.859:0.859) (0.998:0.998:0.998))
        (PORT d[7] (1.544:1.544:1.544) (1.782:1.782:1.782))
        (PORT d[8] (1.283:1.283:1.283) (1.523:1.523:1.523))
        (PORT d[9] (1.503:1.503:1.503) (1.771:1.771:1.771))
        (PORT d[10] (1.555:1.555:1.555) (1.795:1.795:1.795))
        (PORT d[11] (0.574:0.574:0.574) (0.676:0.676:0.676))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.538:2.538:2.538) (2.868:2.868:2.868))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (PORT d[0] (1.395:1.395:1.395) (1.519:1.519:1.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.935:0.935:0.935) (1.024:1.024:1.024))
        (PORT sclr (0.673:0.673:0.673) (0.765:0.765:0.765))
        (PORT sload (0.78:0.78:0.78) (0.894:0.894:0.894))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.789:0.789:0.789) (0.895:0.895:0.895))
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.352:1.352:1.352) (1.554:1.554:1.554))
        (PORT d[1] (1.019:1.019:1.019) (1.174:1.174:1.174))
        (PORT d[2] (1.192:1.192:1.192) (1.364:1.364:1.364))
        (PORT d[3] (1.147:1.147:1.147) (1.305:1.305:1.305))
        (PORT d[4] (1.278:1.278:1.278) (1.476:1.476:1.476))
        (PORT d[5] (1.285:1.285:1.285) (1.478:1.478:1.478))
        (PORT d[6] (1.406:1.406:1.406) (1.646:1.646:1.646))
        (PORT d[7] (1.396:1.396:1.396) (1.596:1.596:1.596))
        (PORT d[8] (1.347:1.347:1.347) (1.558:1.558:1.558))
        (PORT d[9] (1.181:1.181:1.181) (1.374:1.374:1.374))
        (PORT d[10] (1.388:1.388:1.388) (1.595:1.595:1.595))
        (PORT d[11] (1.324:1.324:1.324) (1.555:1.555:1.555))
        (PORT d[12] (1.13:1.13:1.13) (1.307:1.307:1.307))
        (PORT clk (0.942:0.942:0.942) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.952:0.952:0.952) (1.019:1.019:1.019))
        (PORT clk (0.942:0.942:0.942) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
        (PORT d[0] (1.236:1.236:1.236) (1.312:1.312:1.312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.98:0.98:0.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.353:1.353:1.353) (1.554:1.554:1.554))
        (PORT d[1] (0.933:0.933:0.933) (1.082:1.082:1.082))
        (PORT d[2] (0.98:0.98:0.98) (1.117:1.117:1.117))
        (PORT d[3] (1.005:1.005:1.005) (1.151:1.151:1.151))
        (PORT d[4] (1.026:1.026:1.026) (1.183:1.183:1.183))
        (PORT d[5] (1.011:1.011:1.011) (1.158:1.158:1.158))
        (PORT d[6] (1.059:1.059:1.059) (1.228:1.228:1.228))
        (PORT d[7] (1.065:1.065:1.065) (1.224:1.224:1.224))
        (PORT d[8] (0.881:0.881:0.881) (1.033:1.033:1.033))
        (PORT d[9] (0.855:0.855:0.855) (1.006:1.006:1.006))
        (PORT d[10] (1.015:1.015:1.015) (1.164:1.164:1.164))
        (PORT d[11] (1.057:1.057:1.057) (1.212:1.212:1.212))
        (PORT d[12] (0.897:0.897:0.897) (1.043:1.043:1.043))
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.184:1.184:1.184) (1.313:1.313:1.313))
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
        (PORT d[0] (1.46:1.46:1.46) (1.568:1.568:1.568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.722:0.722:0.722) (0.82:0.82:0.82))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.934:0.934:0.934) (1.088:1.088:1.088))
        (PORT d[1] (0.831:0.831:0.831) (0.963:0.963:0.963))
        (PORT d[2] (0.801:0.801:0.801) (0.923:0.923:0.923))
        (PORT d[3] (0.803:0.803:0.803) (0.925:0.925:0.925))
        (PORT d[4] (1.059:1.059:1.059) (1.219:1.219:1.219))
        (PORT d[5] (0.902:0.902:0.902) (1.045:1.045:1.045))
        (PORT d[6] (1.027:1.027:1.027) (1.182:1.182:1.182))
        (PORT d[7] (0.931:0.931:0.931) (1.081:1.081:1.081))
        (PORT d[8] (1.255:1.255:1.255) (1.44:1.44:1.44))
        (PORT d[9] (0.854:0.854:0.854) (0.988:0.988:0.988))
        (PORT d[10] (0.909:0.909:0.909) (1.056:1.056:1.056))
        (PORT d[11] (0.799:0.799:0.799) (0.921:0.921:0.921))
        (PORT d[12] (0.807:0.807:0.807) (0.927:0.927:0.927))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.75:0.75:0.75) (0.791:0.791:0.791))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
        (PORT d[0] (1.034:1.034:1.034) (1.084:1.084:1.084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.855:0.855:0.855) (0.994:0.994:0.994))
        (PORT d[1] (1.388:1.388:1.388) (1.633:1.633:1.633))
        (PORT d[2] (1.609:1.609:1.609) (1.831:1.831:1.831))
        (PORT d[3] (1.535:1.535:1.535) (1.753:1.753:1.753))
        (PORT d[4] (1.384:1.384:1.384) (1.589:1.589:1.589))
        (PORT d[5] (1.063:1.063:1.063) (1.243:1.243:1.243))
        (PORT d[6] (1.577:1.577:1.577) (1.808:1.808:1.808))
        (PORT d[7] (0.692:0.692:0.692) (0.806:0.806:0.806))
        (PORT d[8] (1.446:1.446:1.446) (1.679:1.679:1.679))
        (PORT d[9] (1.273:1.273:1.273) (1.492:1.492:1.492))
        (PORT d[10] (1.571:1.571:1.571) (1.801:1.801:1.801))
        (PORT d[11] (0.693:0.693:0.693) (0.804:0.804:0.804))
        (PORT d[12] (1.072:1.072:1.072) (1.244:1.244:1.244))
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.016:1.016:1.016) (1.127:1.127:1.127))
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
        (PORT d[0] (1.707:1.707:1.707) (1.855:1.855:1.855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.214:0.214:0.214))
        (PORT datab (0.708:0.708:0.708) (0.816:0.816:0.816))
        (PORT datad (0.517:0.517:0.517) (0.594:0.594:0.594))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.921:0.921:0.921) (1.008:1.008:1.008))
        (PORT sclr (0.346:0.346:0.346) (0.4:0.4:0.4))
        (PORT sload (0.613:0.613:0.613) (0.7:0.7:0.7))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.203:0.203:0.203) (0.754:0.754:0.754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.783:1.783:1.783) (1.994:1.994:1.994))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.591:0.591:0.591) (0.704:0.704:0.704))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.792:0.792:0.792) (0.912:0.912:0.912))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.088:1.088:1.088) (1.252:1.252:1.252))
        (PORT d[1] (0.991:0.991:0.991) (1.143:1.143:1.143))
        (PORT d[2] (0.787:0.787:0.787) (0.902:0.902:0.902))
        (PORT d[3] (0.8:0.8:0.8) (0.915:0.915:0.915))
        (PORT d[4] (0.934:0.934:0.934) (1.074:1.074:1.074))
        (PORT d[5] (0.956:0.956:0.956) (1.11:1.11:1.11))
        (PORT d[6] (1.023:1.023:1.023) (1.176:1.176:1.176))
        (PORT d[7] (0.938:0.938:0.938) (1.091:1.091:1.091))
        (PORT d[8] (1.08:1.08:1.08) (1.241:1.241:1.241))
        (PORT d[9] (0.864:0.864:0.864) (0.998:0.998:0.998))
        (PORT d[10] (0.934:0.934:0.934) (1.088:1.088:1.088))
        (PORT d[11] (1.424:1.424:1.424) (1.685:1.685:1.685))
        (PORT d[12] (0.808:0.808:0.808) (0.926:0.926:0.926))
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.82:0.82:0.82) (0.868:0.868:0.868))
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (PORT d[0] (1.089:1.089:1.089) (1.149:1.149:1.149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.677:0.677:0.677) (0.786:0.786:0.786))
        (PORT d[1] (1.273:1.273:1.273) (1.499:1.499:1.499))
        (PORT d[2] (0.676:0.676:0.676) (0.77:0.77:0.77))
        (PORT d[3] (1.261:1.261:1.261) (1.488:1.488:1.488))
        (PORT d[4] (1.202:1.202:1.202) (1.384:1.384:1.384))
        (PORT d[5] (0.888:0.888:0.888) (1.046:1.046:1.046))
        (PORT d[6] (1.916:1.916:1.916) (2.193:2.193:2.193))
        (PORT d[7] (0.721:0.721:0.721) (0.844:0.844:0.844))
        (PORT d[8] (1.489:1.489:1.489) (1.749:1.749:1.749))
        (PORT d[9] (1.515:1.515:1.515) (1.772:1.772:1.772))
        (PORT d[10] (1.75:1.75:1.75) (2.004:2.004:2.004))
        (PORT d[11] (0.718:0.718:0.718) (0.832:0.832:0.832))
        (PORT d[12] (1.245:1.245:1.245) (1.44:1.44:1.44))
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.205:1.205:1.205) (1.343:1.343:1.343))
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
        (PORT d[0] (1.737:1.737:1.737) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.966:0.966:0.966) (1.097:1.097:1.097))
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.09:1.09:1.09) (1.256:1.256:1.256))
        (PORT d[1] (0.813:0.813:0.813) (0.932:0.932:0.932))
        (PORT d[2] (0.944:0.944:0.944) (1.075:1.075:1.075))
        (PORT d[3] (0.996:0.996:0.996) (1.138:1.138:1.138))
        (PORT d[4] (1.092:1.092:1.092) (1.26:1.26:1.26))
        (PORT d[5] (1.122:1.122:1.122) (1.299:1.299:1.299))
        (PORT d[6] (1.059:1.059:1.059) (1.207:1.207:1.207))
        (PORT d[7] (1.256:1.256:1.256) (1.443:1.443:1.443))
        (PORT d[8] (1.209:1.209:1.209) (1.384:1.384:1.384))
        (PORT d[9] (0.829:0.829:0.829) (0.959:0.959:0.959))
        (PORT d[10] (1.095:1.095:1.095) (1.261:1.261:1.261))
        (PORT d[11] (1.394:1.394:1.394) (1.647:1.647:1.647))
        (PORT d[12] (1.149:1.149:1.149) (1.316:1.316:1.316))
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.868:0.868:0.868) (0.928:0.928:0.928))
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (PORT d[0] (1.164:1.164:1.164) (1.233:1.233:1.233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.851:0.851:0.851) (0.982:0.982:0.982))
        (PORT d[1] (1.256:1.256:1.256) (1.476:1.476:1.476))
        (PORT d[2] (0.862:0.862:0.862) (0.989:0.989:0.989))
        (PORT d[3] (1.039:1.039:1.039) (1.223:1.223:1.223))
        (PORT d[4] (0.866:0.866:0.866) (0.996:0.996:0.996))
        (PORT d[5] (0.858:0.858:0.858) (1.006:1.006:1.006))
        (PORT d[6] (0.98:0.98:0.98) (1.121:1.121:1.121))
        (PORT d[7] (0.881:0.881:0.881) (1.018:1.018:1.018))
        (PORT d[8] (1.485:1.485:1.485) (1.741:1.741:1.741))
        (PORT d[9] (1.224:1.224:1.224) (1.442:1.442:1.442))
        (PORT d[10] (1.07:1.07:1.07) (1.227:1.227:1.227))
        (PORT d[11] (0.9:0.9:0.9) (1.039:1.039:1.039))
        (PORT d[12] (0.838:0.838:0.838) (0.965:0.965:0.965))
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.406:1.406:1.406) (1.577:1.577:1.577))
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (PORT d[0] (1.308:1.308:1.308) (1.398:1.398:1.398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.422:0.422:0.422) (0.521:0.521:0.521))
        (PORT datab (0.673:0.673:0.673) (0.769:0.769:0.769))
        (PORT datad (0.878:0.878:0.878) (1.008:1.008:1.008))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.203:0.203:0.203) (0.754:0.754:0.754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.971:1.971:1.971) (2.245:2.245:2.245))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.557:0.557:0.557) (0.653:0.653:0.653))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.467:0.467:0.467) (0.539:0.539:0.539))
        (PORT d[1] (0.604:0.604:0.604) (0.693:0.693:0.693))
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.972:0.972:0.972) (1.123:1.123:1.123))
        (PORT d[1] (0.669:0.669:0.669) (0.775:0.775:0.775))
        (PORT d[2] (0.822:0.822:0.822) (0.946:0.946:0.946))
        (PORT d[3] (0.809:0.809:0.809) (0.927:0.927:0.927))
        (PORT d[4] (1.073:1.073:1.073) (1.239:1.239:1.239))
        (PORT d[5] (0.93:0.93:0.93) (1.079:1.079:1.079))
        (PORT d[6] (0.838:0.838:0.838) (0.961:0.961:0.961))
        (PORT d[7] (1.244:1.244:1.244) (1.434:1.434:1.434))
        (PORT d[8] (1.132:1.132:1.132) (1.329:1.329:1.329))
        (PORT d[9] (0.881:0.881:0.881) (1.012:1.012:1.012))
        (PORT d[10] (0.928:0.928:0.928) (1.08:1.08:1.08))
        (PORT d[11] (1.294:1.294:1.294) (1.539:1.539:1.539))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.802:0.802:0.802) (0.855:0.855:0.855))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (PORT d[0] (1.034:1.034:1.034) (1.088:1.088:1.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.016:1.016:1.016) (1.174:1.174:1.174))
        (PORT d[1] (1.317:1.317:1.317) (1.521:1.521:1.521))
        (PORT d[2] (1.459:1.459:1.459) (1.666:1.666:1.666))
        (PORT d[3] (1.365:1.365:1.365) (1.563:1.563:1.563))
        (PORT d[4] (0.736:0.736:0.736) (0.869:0.869:0.869))
        (PORT d[5] (1.249:1.249:1.249) (1.455:1.455:1.455))
        (PORT d[6] (1.567:1.567:1.567) (1.797:1.797:1.797))
        (PORT d[7] (0.707:0.707:0.707) (0.818:0.818:0.818))
        (PORT d[8] (1.263:1.263:1.263) (1.469:1.469:1.469))
        (PORT d[9] (1.087:1.087:1.087) (1.279:1.279:1.279))
        (PORT d[10] (1.554:1.554:1.554) (1.782:1.782:1.782))
        (PORT d[11] (0.708:0.708:0.708) (0.816:0.816:0.816))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.988:0.988:0.988) (1.094:1.094:1.094))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (PORT d[0] (0.932:0.932:0.932) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.674:0.674:0.674) (0.747:0.747:0.747))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.083:1.083:1.083) (1.234:1.234:1.234))
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.227:1.227:1.227) (1.415:1.415:1.415))
        (PORT d[1] (1.033:1.033:1.033) (1.192:1.192:1.192))
        (PORT d[2] (1.183:1.183:1.183) (1.357:1.357:1.357))
        (PORT d[3] (0.994:0.994:0.994) (1.143:1.143:1.143))
        (PORT d[4] (1.282:1.282:1.282) (1.483:1.483:1.483))
        (PORT d[5] (1.269:1.269:1.269) (1.461:1.461:1.461))
        (PORT d[6] (1.374:1.374:1.374) (1.572:1.572:1.572))
        (PORT d[7] (1.445:1.445:1.445) (1.662:1.662:1.662))
        (PORT d[8] (1.328:1.328:1.328) (1.555:1.555:1.555))
        (PORT d[9] (1.172:1.172:1.172) (1.365:1.365:1.365))
        (PORT d[10] (1.282:1.282:1.282) (1.483:1.483:1.483))
        (PORT d[11] (1.349:1.349:1.349) (1.587:1.587:1.587))
        (PORT d[12] (1.251:1.251:1.251) (1.434:1.434:1.434))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.979:0.979:0.979) (1.059:1.059:1.059))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (PORT d[0] (1.263:1.263:1.263) (1.352:1.352:1.352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.231:1.231:1.231) (1.424:1.424:1.424))
        (PORT d[1] (1.112:1.112:1.112) (1.288:1.288:1.288))
        (PORT d[2] (1.124:1.124:1.124) (1.286:1.286:1.286))
        (PORT d[3] (1.164:1.164:1.164) (1.333:1.333:1.333))
        (PORT d[4] (1.193:1.193:1.193) (1.378:1.378:1.378))
        (PORT d[5] (1.193:1.193:1.193) (1.366:1.366:1.366))
        (PORT d[6] (1.208:1.208:1.208) (1.391:1.391:1.391))
        (PORT d[7] (1.06:1.06:1.06) (1.224:1.224:1.224))
        (PORT d[8] (1.075:1.075:1.075) (1.258:1.258:1.258))
        (PORT d[9] (0.868:0.868:0.868) (1.024:1.024:1.024))
        (PORT d[10] (1.217:1.217:1.217) (1.404:1.404:1.404))
        (PORT d[11] (1.051:1.051:1.051) (1.206:1.206:1.206))
        (PORT d[12] (0.868:0.868:0.868) (1.007:1.007:1.007))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.166:1.166:1.166) (1.292:1.292:1.292))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (PORT d[0] (1.483:1.483:1.483) (1.601:1.601:1.601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.924:0.924:0.924) (1.059:1.059:1.059))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.12:1.12:1.12) (1.3:1.3:1.3))
        (PORT d[1] (0.853:0.853:0.853) (0.989:0.989:0.989))
        (PORT d[2] (1.011:1.011:1.011) (1.161:1.161:1.161))
        (PORT d[3] (1.006:1.006:1.006) (1.156:1.156:1.156))
        (PORT d[4] (1.282:1.282:1.282) (1.486:1.486:1.486))
        (PORT d[5] (1.11:1.11:1.11) (1.285:1.285:1.285))
        (PORT d[6] (1.223:1.223:1.223) (1.405:1.405:1.405))
        (PORT d[7] (1.447:1.447:1.447) (1.666:1.666:1.666))
        (PORT d[8] (1.34:1.34:1.34) (1.57:1.57:1.57))
        (PORT d[9] (1.162:1.162:1.162) (1.356:1.356:1.356))
        (PORT d[10] (1.261:1.261:1.261) (1.455:1.455:1.455))
        (PORT d[11] (1.359:1.359:1.359) (1.598:1.598:1.598))
        (PORT d[12] (1.252:1.252:1.252) (1.437:1.437:1.437))
        (PORT clk (0.938:0.938:0.938) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (0.985:0.985:0.985))
        (PORT clk (0.938:0.938:0.938) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
        (PORT d[0] (1.205:1.205:1.205) (1.278:1.278:1.278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.224:1.224:1.224) (1.415:1.415:1.415))
        (PORT d[1] (1.036:1.036:1.036) (1.221:1.221:1.221))
        (PORT d[2] (1.25:1.25:1.25) (1.427:1.427:1.427))
        (PORT d[3] (1.178:1.178:1.178) (1.35:1.35:1.35))
        (PORT d[4] (1.211:1.211:1.211) (1.401:1.401:1.401))
        (PORT d[5] (1.176:1.176:1.176) (1.34:1.34:1.34))
        (PORT d[6] (1.214:1.214:1.214) (1.398:1.398:1.398))
        (PORT d[7] (0.89:0.89:0.89) (1.027:1.027:1.027))
        (PORT d[8] (1.07:1.07:1.07) (1.247:1.247:1.247))
        (PORT d[9] (0.85:0.85:0.85) (0.994:0.994:0.994))
        (PORT d[10] (1.225:1.225:1.225) (1.412:1.412:1.412))
        (PORT d[11] (1.315:1.315:1.315) (1.501:1.501:1.501))
        (PORT d[12] (0.876:0.876:0.876) (1.016:1.016:1.016))
        (PORT clk (0.897:0.897:0.897) (0.933:0.933:0.933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.992:0.992:0.992) (1.095:1.095:1.095))
        (PORT clk (0.897:0.897:0.897) (0.933:0.933:0.933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.897:0.897:0.897) (0.933:0.933:0.933))
        (PORT d[0] (1.204:1.204:1.204) (1.28:1.28:1.28))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.422:0.422:0.422) (0.522:0.522:0.522))
        (PORT datab (0.691:0.691:0.691) (0.791:0.791:0.791))
        (PORT datad (0.672:0.672:0.672) (0.763:0.763:0.763))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.687:0.687:0.687) (0.766:0.766:0.766))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.193:0.193:0.193) (0.744:0.744:0.744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.738:1.738:1.738) (1.953:1.953:1.953))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.513:0.513:0.513) (0.602:0.602:0.602))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.755:0.755:0.755) (0.879:0.879:0.879))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.079:1.079:1.079) (1.275:1.275:1.275))
        (PORT d[1] (0.998:0.998:0.998) (1.173:1.173:1.173))
        (PORT d[2] (1.123:1.123:1.123) (1.335:1.335:1.335))
        (PORT d[3] (0.977:0.977:0.977) (1.146:1.146:1.146))
        (PORT d[4] (0.917:0.917:0.917) (1.085:1.085:1.085))
        (PORT d[5] (1.083:1.083:1.083) (1.29:1.29:1.29))
        (PORT d[6] (1.053:1.053:1.053) (1.243:1.243:1.243))
        (PORT d[7] (0.905:0.905:0.905) (1.081:1.081:1.081))
        (PORT d[8] (1.128:1.128:1.128) (1.318:1.318:1.318))
        (PORT d[9] (0.984:0.984:0.984) (1.154:1.154:1.154))
        (PORT d[10] (1.196:1.196:1.196) (1.421:1.421:1.421))
        (PORT d[11] (0.852:0.852:0.852) (1.013:1.013:1.013))
        (PORT d[12] (0.822:0.822:0.822) (0.971:0.971:0.971))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.946:0.946:0.946) (1.027:1.027:1.027))
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
        (PORT d[0] (1.23:1.23:1.23) (1.32:1.32:1.32))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.144:1.144:1.144) (1.347:1.347:1.347))
        (PORT d[1] (1.053:1.053:1.053) (1.247:1.247:1.247))
        (PORT d[2] (1.376:1.376:1.376) (1.59:1.59:1.59))
        (PORT d[3] (1.242:1.242:1.242) (1.44:1.44:1.44))
        (PORT d[4] (1.246:1.246:1.246) (1.445:1.445:1.445))
        (PORT d[5] (1.248:1.248:1.248) (1.448:1.448:1.448))
        (PORT d[6] (1.272:1.272:1.272) (1.487:1.487:1.487))
        (PORT d[7] (1.211:1.211:1.211) (1.394:1.394:1.394))
        (PORT d[8] (1.42:1.42:1.42) (1.674:1.674:1.674))
        (PORT d[9] (1.183:1.183:1.183) (1.372:1.372:1.372))
        (PORT d[10] (1.294:1.294:1.294) (1.51:1.51:1.51))
        (PORT d[11] (1.746:1.746:1.746) (2.019:2.019:2.019))
        (PORT d[12] (1.21:1.21:1.21) (1.389:1.389:1.389))
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.926:1.926:1.926) (2.156:2.156:2.156))
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.94:0.94:0.94))
        (PORT d[0] (1.249:1.249:1.249) (1.351:1.351:1.351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.794:0.794:0.794) (0.933:0.933:0.933))
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.095:1.095:1.095) (1.292:1.292:1.292))
        (PORT d[1] (1.012:1.012:1.012) (1.186:1.186:1.186))
        (PORT d[2] (1.104:1.104:1.104) (1.306:1.306:1.306))
        (PORT d[3] (1.137:1.137:1.137) (1.318:1.318:1.318))
        (PORT d[4] (1.099:1.099:1.099) (1.292:1.292:1.292))
        (PORT d[5] (1.103:1.103:1.103) (1.314:1.314:1.314))
        (PORT d[6] (1.191:1.191:1.191) (1.393:1.393:1.393))
        (PORT d[7] (1.08:1.08:1.08) (1.278:1.278:1.278))
        (PORT d[8] (1.136:1.136:1.136) (1.324:1.324:1.324))
        (PORT d[9] (1.005:1.005:1.005) (1.177:1.177:1.177))
        (PORT d[10] (1.372:1.372:1.372) (1.624:1.624:1.624))
        (PORT d[11] (1.024:1.024:1.024) (1.202:1.202:1.202))
        (PORT d[12] (0.983:0.983:0.983) (1.147:1.147:1.147))
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.074:1.074:1.074) (1.19:1.19:1.19))
        (PORT clk (0.95:0.95:0.95) (0.984:0.984:0.984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
        (PORT d[0] (1.358:1.358:1.358) (1.483:1.483:1.483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.987:0.987:0.987))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.142:1.142:1.142) (1.338:1.338:1.338))
        (PORT d[1] (1.196:1.196:1.196) (1.393:1.393:1.393))
        (PORT d[2] (1.175:1.175:1.175) (1.346:1.346:1.346))
        (PORT d[3] (1.183:1.183:1.183) (1.361:1.361:1.361))
        (PORT d[4] (1.1:1.1:1.1) (1.286:1.286:1.286))
        (PORT d[5] (1.091:1.091:1.091) (1.269:1.269:1.269))
        (PORT d[6] (1.153:1.153:1.153) (1.349:1.349:1.349))
        (PORT d[7] (1.042:1.042:1.042) (1.206:1.206:1.206))
        (PORT d[8] (1.167:1.167:1.167) (1.368:1.368:1.368))
        (PORT d[9] (1.038:1.038:1.038) (1.208:1.208:1.208))
        (PORT d[10] (1.117:1.117:1.117) (1.295:1.295:1.295))
        (PORT d[11] (1.631:1.631:1.631) (1.879:1.879:1.879))
        (PORT d[12] (1.066:1.066:1.066) (1.227:1.227:1.227))
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.62:1.62:1.62) (1.808:1.808:1.808))
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
        (PORT d[0] (1.525:1.525:1.525) (1.654:1.654:1.654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.946:0.946:0.946))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.946:0.946:0.946))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.946:0.946:0.946))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.619:0.619:0.619) (0.708:0.708:0.708))
        (PORT datab (0.335:0.335:0.335) (0.405:0.405:0.405))
        (PORT datad (0.79:0.79:0.79) (0.879:0.879:0.879))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.169:0.169:0.169) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Camera_Data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.203:0.203:0.203) (0.754:0.754:0.754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.898:1.898:1.898) (2.149:2.149:2.149))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.599:0.599:0.599))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.626:0.626:0.626) (0.686:0.686:0.686))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.45:0.45:0.45) (0.527:0.527:0.527))
        (PORT d[1] (0.448:0.448:0.448) (0.534:0.534:0.534))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.913:0.913:0.913) (1.084:1.084:1.084))
        (PORT d[1] (0.724:0.724:0.724) (0.859:0.859:0.859))
        (PORT d[2] (0.726:0.726:0.726) (0.869:0.869:0.869))
        (PORT d[3] (0.814:0.814:0.814) (0.958:0.958:0.958))
        (PORT d[4] (0.714:0.714:0.714) (0.858:0.858:0.858))
        (PORT d[5] (0.713:0.713:0.713) (0.86:0.86:0.86))
        (PORT d[6] (0.703:0.703:0.703) (0.843:0.843:0.843))
        (PORT d[7] (0.721:0.721:0.721) (0.871:0.871:0.871))
        (PORT d[8] (0.94:0.94:0.94) (1.099:1.099:1.099))
        (PORT d[9] (1.002:1.002:1.002) (1.171:1.171:1.171))
        (PORT d[10] (1.218:1.218:1.218) (1.453:1.453:1.453))
        (PORT d[11] (0.646:0.646:0.646) (0.761:0.761:0.761))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.77:0.77:0.77) (0.827:0.827:0.827))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (PORT d[0] (1.054:1.054:1.054) (1.12:1.12:1.12))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.948:0.948:0.948) (1.118:1.118:1.118))
        (PORT d[1] (1.429:1.429:1.429) (1.676:1.676:1.676))
        (PORT d[2] (1.569:1.569:1.569) (1.814:1.814:1.814))
        (PORT d[3] (1.44:1.44:1.44) (1.667:1.667:1.667))
        (PORT d[4] (0.774:0.774:0.774) (0.911:0.911:0.911))
        (PORT d[5] (0.724:0.724:0.724) (0.844:0.844:0.844))
        (PORT d[6] (1.477:1.477:1.477) (1.724:1.724:1.724))
        (PORT d[7] (1.045:1.045:1.045) (1.216:1.216:1.216))
        (PORT d[8] (0.756:0.756:0.756) (0.888:0.888:0.888))
        (PORT d[9] (1.59:1.59:1.59) (1.852:1.852:1.852))
        (PORT d[10] (1.462:1.462:1.462) (1.694:1.694:1.694))
        (PORT d[11] (2.076:2.076:2.076) (2.389:2.389:2.389))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.708:2.708:2.708) (3.063:3.063:3.063))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (PORT d[0] (1.2:1.2:1.2) (1.29:1.29:1.29))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.795:0.795:0.795) (0.874:0.874:0.874))
        (PORT sclr (0.673:0.673:0.673) (0.765:0.765:0.765))
        (PORT sload (0.78:0.78:0.78) (0.894:0.894:0.894))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.616:0.616:0.616) (0.708:0.708:0.708))
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.14:1.14:1.14) (1.331:1.331:1.331))
        (PORT d[1] (1.138:1.138:1.138) (1.312:1.312:1.312))
        (PORT d[2] (0.999:0.999:0.999) (1.15:1.15:1.15))
        (PORT d[3] (0.988:0.988:0.988) (1.136:1.136:1.136))
        (PORT d[4] (1.124:1.124:1.124) (1.308:1.308:1.308))
        (PORT d[5] (1.091:1.091:1.091) (1.264:1.264:1.264))
        (PORT d[6] (1.109:1.109:1.109) (1.318:1.318:1.318))
        (PORT d[7] (1.276:1.276:1.276) (1.473:1.473:1.473))
        (PORT d[8] (1.164:1.164:1.164) (1.368:1.368:1.368))
        (PORT d[9] (1.031:1.031:1.031) (1.183:1.183:1.183))
        (PORT d[10] (1.119:1.119:1.119) (1.298:1.298:1.298))
        (PORT d[11] (1.225:1.225:1.225) (1.455:1.455:1.455))
        (PORT d[12] (0.965:0.965:0.965) (1.099:1.099:1.099))
        (PORT clk (0.939:0.939:0.939) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.952:0.952:0.952) (1.01:1.01:1.01))
        (PORT clk (0.939:0.939:0.939) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (PORT d[0] (1.194:1.194:1.194) (1.264:1.264:1.264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.048:1.048:1.048) (1.214:1.214:1.214))
        (PORT d[1] (1.289:1.289:1.289) (1.486:1.486:1.486))
        (PORT d[2] (1.291:1.291:1.291) (1.479:1.479:1.479))
        (PORT d[3] (1.347:1.347:1.347) (1.541:1.541:1.541))
        (PORT d[4] (1.39:1.39:1.39) (1.599:1.599:1.599))
        (PORT d[5] (1.353:1.353:1.353) (1.542:1.542:1.542))
        (PORT d[6] (1.391:1.391:1.391) (1.597:1.597:1.597))
        (PORT d[7] (0.883:0.883:0.883) (1.024:1.024:1.024))
        (PORT d[8] (1.254:1.254:1.254) (1.461:1.461:1.461))
        (PORT d[9] (1.066:1.066:1.066) (1.251:1.251:1.251))
        (PORT d[10] (1.393:1.393:1.393) (1.602:1.602:1.602))
        (PORT d[11] (0.882:0.882:0.882) (1.02:1.02:1.02))
        (PORT d[12] (0.876:0.876:0.876) (1.019:1.019:1.019))
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.984:0.984:0.984) (1.089:1.089:1.089))
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
        (PORT d[0] (1.371:1.371:1.371) (1.472:1.472:1.472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.862:0.862:0.862) (0.979:0.979:0.979))
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.961:0.961:0.961) (1.122:1.122:1.122))
        (PORT d[1] (0.676:0.676:0.676) (0.781:0.781:0.781))
        (PORT d[2] (0.823:0.823:0.823) (0.947:0.947:0.947))
        (PORT d[3] (0.831:0.831:0.831) (0.957:0.957:0.957))
        (PORT d[4] (1.104:1.104:1.104) (1.284:1.284:1.284))
        (PORT d[5] (1.077:1.077:1.077) (1.246:1.246:1.246))
        (PORT d[6] (1.053:1.053:1.053) (1.212:1.212:1.212))
        (PORT d[7] (1.245:1.245:1.245) (1.431:1.431:1.431))
        (PORT d[8] (1.133:1.133:1.133) (1.326:1.326:1.326))
        (PORT d[9] (0.869:0.869:0.869) (0.994:0.994:0.994))
        (PORT d[10] (1.092:1.092:1.092) (1.266:1.266:1.266))
        (PORT d[11] (0.975:0.975:0.975) (1.117:1.117:1.117))
        (PORT d[12] (0.947:0.947:0.947) (1.089:1.089:1.089))
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.944:0.944:0.944) (0.998:0.998:0.998))
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
        (PORT d[0] (1.228:1.228:1.228) (1.291:1.291:1.291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.04:1.04:1.04) (1.206:1.206:1.206))
        (PORT d[1] (1.306:1.306:1.306) (1.51:1.51:1.51))
        (PORT d[2] (1.441:1.441:1.441) (1.644:1.644:1.644))
        (PORT d[3] (1.375:1.375:1.375) (1.577:1.577:1.577))
        (PORT d[4] (1.391:1.391:1.391) (1.6:1.6:1.6))
        (PORT d[5] (1.254:1.254:1.254) (1.462:1.462:1.462))
        (PORT d[6] (1.392:1.392:1.392) (1.598:1.598:1.598))
        (PORT d[7] (0.708:0.708:0.708) (0.819:0.819:0.819))
        (PORT d[8] (1.262:1.262:1.262) (1.468:1.468:1.468))
        (PORT d[9] (1.073:1.073:1.073) (1.259:1.259:1.259))
        (PORT d[10] (1.394:1.394:1.394) (1.603:1.603:1.603))
        (PORT d[11] (0.709:0.709:0.709) (0.817:0.817:0.817))
        (PORT d[12] (0.898:0.898:0.898) (1.045:1.045:1.045))
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.811:0.811:0.811) (0.892:0.892:0.892))
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.934:0.934:0.934))
        (PORT d[0] (1.779:1.779:1.779) (1.933:1.933:1.933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.153:0.153:0.153) (0.21:0.21:0.21))
        (PORT datab (0.523:0.523:0.523) (0.603:0.603:0.603))
        (PORT datad (0.505:0.505:0.505) (0.58:0.58:0.58))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.77:0.77:0.77) (0.836:0.836:0.836))
        (PORT sclr (0.346:0.346:0.346) (0.4:0.4:0.4))
        (PORT sload (0.613:0.613:0.613) (0.7:0.7:0.7))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.248:0.248:0.248) (0.313:0.313:0.313))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.857:0.857:0.857) (1.012:1.012:1.012))
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.655:0.655:0.655) (0.781:0.781:0.781))
        (PORT d[1] (0.729:0.729:0.729) (0.87:0.87:0.87))
        (PORT d[2] (0.751:0.751:0.751) (0.875:0.875:0.875))
        (PORT d[3] (0.901:0.901:0.901) (1.068:1.068:1.068))
        (PORT d[4] (0.751:0.751:0.751) (0.905:0.905:0.905))
        (PORT d[5] (0.721:0.721:0.721) (0.872:0.872:0.872))
        (PORT d[6] (0.71:0.71:0.71) (0.856:0.856:0.856))
        (PORT d[7] (1.015:1.015:1.015) (1.203:1.203:1.203))
        (PORT d[8] (0.655:0.655:0.655) (0.777:0.777:0.777))
        (PORT d[9] (1.096:1.096:1.096) (1.288:1.288:1.288))
        (PORT d[10] (1:1:1) (1.192:1.192:1.192))
        (PORT d[11] (0.656:0.656:0.656) (0.778:0.778:0.778))
        (PORT d[12] (0.783:0.783:0.783) (0.921:0.921:0.921))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.786:0.786:0.786) (0.859:0.859:0.859))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (PORT d[0] (1.07:1.07:1.07) (1.152:1.152:1.152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.779:0.779:0.779) (0.918:0.918:0.918))
        (PORT d[1] (1.681:1.681:1.681) (1.969:1.969:1.969))
        (PORT d[2] (1.918:1.918:1.918) (2.207:2.207:2.207))
        (PORT d[3] (1.147:1.147:1.147) (1.328:1.328:1.328))
        (PORT d[4] (1.41:1.41:1.41) (1.624:1.624:1.624))
        (PORT d[5] (0.953:0.953:0.953) (1.129:1.129:1.129))
        (PORT d[6] (0.7:0.7:0.7) (0.818:0.818:0.818))
        (PORT d[7] (1.334:1.334:1.334) (1.538:1.538:1.538))
        (PORT d[8] (1.581:1.581:1.581) (1.846:1.846:1.846))
        (PORT d[9] (1.272:1.272:1.272) (1.493:1.493:1.493))
        (PORT d[10] (1.37:1.37:1.37) (1.586:1.586:1.586))
        (PORT d[11] (0.762:0.762:0.762) (0.902:0.902:0.902))
        (PORT d[12] (1.482:1.482:1.482) (1.714:1.714:1.714))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.346:2.346:2.346) (2.65:2.65:2.65))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (PORT d[0] (1.153:1.153:1.153) (1.247:1.247:1.247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.029:1.029:1.029) (1.201:1.201:1.201))
        (PORT clk (0.957:0.957:0.957) (0.99:0.99:0.99))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.956:0.956:0.956) (1.108:1.108:1.108))
        (PORT d[1] (0.898:0.898:0.898) (1.058:1.058:1.058))
        (PORT d[2] (0.933:0.933:0.933) (1.08:1.08:1.08))
        (PORT d[3] (1.081:1.081:1.081) (1.276:1.276:1.276))
        (PORT d[4] (0.926:0.926:0.926) (1.102:1.102:1.102))
        (PORT d[5] (0.881:0.881:0.881) (1.05:1.05:1.05))
        (PORT d[6] (1.032:1.032:1.032) (1.216:1.216:1.216))
        (PORT d[7] (1.168:1.168:1.168) (1.362:1.362:1.362))
        (PORT d[8] (0.824:0.824:0.824) (0.968:0.968:0.968))
        (PORT d[9] (1.058:1.058:1.058) (1.241:1.241:1.241))
        (PORT d[10] (1.424:1.424:1.424) (1.682:1.682:1.682))
        (PORT d[11] (1.022:1.022:1.022) (1.202:1.202:1.202))
        (PORT d[12] (0.945:0.945:0.945) (1.102:1.102:1.102))
        (PORT clk (0.955:0.955:0.955) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.93:0.93:0.93) (1.018:1.018:1.018))
        (PORT clk (0.955:0.955:0.955) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.99:0.99:0.99))
        (PORT d[0] (1.214:1.214:1.214) (1.311:1.311:1.311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.991:0.991:0.991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.991:0.991:0.991))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.165:1.165:1.165) (1.36:1.36:1.36))
        (PORT d[1] (1.489:1.489:1.489) (1.755:1.755:1.755))
        (PORT d[2] (2.091:2.091:2.091) (2.4:2.4:2.4))
        (PORT d[3] (0.836:0.836:0.836) (0.969:0.969:0.969))
        (PORT d[4] (0.923:0.923:0.923) (1.078:1.078:1.078))
        (PORT d[5] (0.775:0.775:0.775) (0.917:0.917:0.917))
        (PORT d[6] (0.883:0.883:0.883) (1.027:1.027:1.027))
        (PORT d[7] (1.142:1.142:1.142) (1.318:1.318:1.318))
        (PORT d[8] (1.566:1.566:1.566) (1.828:1.828:1.828))
        (PORT d[9] (1.292:1.292:1.292) (1.523:1.523:1.523))
        (PORT d[10] (1.183:1.183:1.183) (1.372:1.372:1.372))
        (PORT d[11] (1.144:1.144:1.144) (1.346:1.346:1.346))
        (PORT d[12] (1.319:1.319:1.319) (1.525:1.525:1.525))
        (PORT clk (0.914:0.914:0.914) (0.949:0.949:0.949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.127:2.127:2.127) (2.389:2.389:2.389))
        (PORT clk (0.914:0.914:0.914) (0.949:0.949:0.949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.914:0.914:0.914) (0.949:0.949:0.949))
        (PORT d[0] (1.52:1.52:1.52) (1.65:1.65:1.65))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.915:0.915:0.915) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.915:0.915:0.915) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.915:0.915:0.915) (0.95:0.95:0.95))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.425:0.425:0.425) (0.526:0.526:0.526))
        (PORT datab (0.852:0.852:0.852) (0.979:0.979:0.979))
        (PORT datad (1.027:1.027:1.027) (1.188:1.188:1.188))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.601:0.601:0.601) (0.729:0.729:0.729))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.683:0.683:0.683) (0.814:0.814:0.814))
        (PORT d[1] (0.812:0.812:0.812) (0.953:0.953:0.953))
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.632:0.632:0.632) (0.749:0.749:0.749))
        (PORT d[1] (0.903:0.903:0.903) (1.073:1.073:1.073))
        (PORT d[2] (0.738:0.738:0.738) (0.859:0.859:0.859))
        (PORT d[3] (0.703:0.703:0.703) (0.843:0.843:0.843))
        (PORT d[4] (0.668:0.668:0.668) (0.798:0.798:0.798))
        (PORT d[5] (0.687:0.687:0.687) (0.83:0.83:0.83))
        (PORT d[6] (0.674:0.674:0.674) (0.809:0.809:0.809))
        (PORT d[7] (0.68:0.68:0.68) (0.822:0.822:0.822))
        (PORT d[8] (0.646:0.646:0.646) (0.771:0.771:0.771))
        (PORT d[9] (0.618:0.618:0.618) (0.731:0.731:0.731))
        (PORT d[10] (0.861:0.861:0.861) (1.031:1.031:1.031))
        (PORT d[11] (1.023:1.023:1.023) (1.204:1.204:1.204))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.747:0.747:0.747) (0.806:0.806:0.806))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (PORT d[0] (1.021:1.021:1.021) (1.084:1.084:1.084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.596:0.596:0.596) (0.711:0.711:0.711))
        (PORT d[1] (1.604:1.604:1.604) (1.872:1.872:1.872))
        (PORT d[2] (1.751:1.751:1.751) (2.018:2.018:2.018))
        (PORT d[3] (1.326:1.326:1.326) (1.53:1.53:1.53))
        (PORT d[4] (1.088:1.088:1.088) (1.268:1.268:1.268))
        (PORT d[5] (1.131:1.131:1.131) (1.329:1.329:1.329))
        (PORT d[6] (0.845:0.845:0.845) (0.983:0.983:0.983))
        (PORT d[7] (1.38:1.38:1.38) (1.598:1.598:1.598))
        (PORT d[8] (1.605:1.605:1.605) (1.894:1.894:1.894))
        (PORT d[9] (1.505:1.505:1.505) (1.774:1.774:1.774))
        (PORT d[10] (1.393:1.393:1.393) (1.611:1.611:1.611))
        (PORT d[11] (0.738:0.738:0.738) (0.875:0.875:0.875))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.542:2.542:2.542) (2.875:2.875:2.875))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (PORT d[0] (1.383:1.383:1.383) (1.504:1.504:1.504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.939:0.939:0.939) (1.036:1.036:1.036))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.965:0.965:0.965) (1.129:1.129:1.129))
        (PORT clk (0.954:0.954:0.954) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.808:0.808:0.808) (0.946:0.946:0.946))
        (PORT d[1] (0.892:0.892:0.892) (1.052:1.052:1.052))
        (PORT d[2] (0.914:0.914:0.914) (1.053:1.053:1.053))
        (PORT d[3] (1.072:1.072:1.072) (1.265:1.265:1.265))
        (PORT d[4] (0.92:0.92:0.92) (1.095:1.095:1.095))
        (PORT d[5] (0.872:0.872:0.872) (1.038:1.038:1.038))
        (PORT d[6] (0.884:0.884:0.884) (1.055:1.055:1.055))
        (PORT d[7] (0.856:0.856:0.856) (0.977:0.977:0.977))
        (PORT d[8] (0.818:0.818:0.818) (0.962:0.962:0.962))
        (PORT d[9] (1.064:1.064:1.064) (1.246:1.246:1.246))
        (PORT d[10] (1.434:1.434:1.434) (1.691:1.691:1.691))
        (PORT d[11] (0.844:0.844:0.844) (0.997:0.997:0.997))
        (PORT d[12] (0.798:0.798:0.798) (0.94:0.94:0.94))
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.934:0.934:0.934) (1.023:1.023:1.023))
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.988:0.988:0.988))
        (PORT d[0] (1.218:1.218:1.218) (1.316:1.316:1.316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.989:0.989:0.989))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.989:0.989:0.989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.989:0.989:0.989))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.989:0.989:0.989))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.934:0.934:0.934) (1.09:1.09:1.09))
        (PORT d[1] (1.674:1.674:1.674) (1.962:1.962:1.962))
        (PORT d[2] (1.936:1.936:1.936) (2.229:2.229:2.229))
        (PORT d[3] (0.828:0.828:0.828) (0.962:0.962:0.962))
        (PORT d[4] (1.237:1.237:1.237) (1.431:1.431:1.431))
        (PORT d[5] (1.082:1.082:1.082) (1.279:1.279:1.279))
        (PORT d[6] (1.023:1.023:1.023) (1.182:1.182:1.182))
        (PORT d[7] (1.175:1.175:1.175) (1.357:1.357:1.357))
        (PORT d[8] (1.564:1.564:1.564) (1.825:1.825:1.825))
        (PORT d[9] (1.317:1.317:1.317) (1.557:1.557:1.557))
        (PORT d[10] (1.204:1.204:1.204) (1.397:1.397:1.397))
        (PORT d[11] (0.955:0.955:0.955) (1.125:1.125:1.125))
        (PORT d[12] (1.474:1.474:1.474) (1.705:1.705:1.705))
        (PORT clk (0.911:0.911:0.911) (0.947:0.947:0.947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.16:2.16:2.16) (2.434:2.434:2.434))
        (PORT clk (0.911:0.911:0.911) (0.947:0.947:0.947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.911:0.911:0.911) (0.947:0.947:0.947))
        (PORT d[0] (1.892:1.892:1.892) (2.075:2.075:2.075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.912:0.912:0.912) (0.948:0.948:0.948))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.912:0.912:0.912) (0.948:0.948:0.948))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.912:0.912:0.912) (0.948:0.948:0.948))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.796:0.796:0.796) (0.941:0.941:0.941))
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.995:0.995:0.995) (1.162:1.162:1.162))
        (PORT d[1] (0.719:0.719:0.719) (0.856:0.856:0.856))
        (PORT d[2] (0.736:0.736:0.736) (0.852:0.852:0.852))
        (PORT d[3] (0.89:0.89:0.89) (1.054:1.054:1.054))
        (PORT d[4] (0.742:0.742:0.742) (0.895:0.895:0.895))
        (PORT d[5] (0.698:0.698:0.698) (0.841:0.841:0.841))
        (PORT d[6] (0.701:0.701:0.701) (0.846:0.846:0.846))
        (PORT d[7] (0.687:0.687:0.687) (0.79:0.79:0.79))
        (PORT d[8] (0.646:0.646:0.646) (0.767:0.767:0.767))
        (PORT d[9] (0.632:0.632:0.632) (0.748:0.748:0.748))
        (PORT d[10] (1.006:1.006:1.006) (1.191:1.191:1.191))
        (PORT d[11] (1.015:1.015:1.015) (1.194:1.194:1.194))
        (PORT d[12] (0.624:0.624:0.624) (0.746:0.746:0.746))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.771:0.771:0.771) (0.838:0.838:0.838))
        (PORT clk (0.947:0.947:0.947) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.982:0.982:0.982))
        (PORT d[0] (1.055:1.055:1.055) (1.131:1.131:1.131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.746:0.746:0.746) (0.876:0.876:0.876))
        (PORT d[1] (1.501:1.501:1.501) (1.767:1.767:1.767))
        (PORT d[2] (1.756:1.756:1.756) (2.023:2.023:2.023))
        (PORT d[3] (1.324:1.324:1.324) (1.53:1.53:1.53))
        (PORT d[4] (1.561:1.561:1.561) (1.781:1.781:1.781))
        (PORT d[5] (1.264:1.264:1.264) (1.482:1.482:1.482))
        (PORT d[6] (1.229:1.229:1.229) (1.417:1.417:1.417))
        (PORT d[7] (1.367:1.367:1.367) (1.577:1.577:1.577))
        (PORT d[8] (1.593:1.593:1.593) (1.88:1.88:1.88))
        (PORT d[9] (1.639:1.639:1.639) (1.918:1.918:1.918))
        (PORT d[10] (1.402:1.402:1.402) (1.624:1.624:1.624))
        (PORT d[11] (0.75:0.75:0.75) (0.885:0.885:0.885))
        (PORT d[12] (1.648:1.648:1.648) (1.899:1.899:1.899))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.356:2.356:2.356) (2.661:2.661:2.661))
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.941:0.941:0.941))
        (PORT d[0] (0.991:0.991:0.991) (1.067:1.067:1.067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.423:0.423:0.423) (0.522:0.522:0.522))
        (PORT datab (0.893:0.893:0.893) (1.004:1.004:1.004))
        (PORT datad (0.914:0.914:0.914) (1.027:1.027:1.027))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.931:0.931:0.931) (1.027:1.027:1.027))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.586:0.586:0.586) (0.69:0.69:0.69))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.36:1.36:1.36) (1.592:1.592:1.592))
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.913:0.913:0.913) (1.055:1.055:1.055))
        (PORT d[1] (0.644:0.644:0.644) (0.742:0.742:0.742))
        (PORT d[2] (0.779:0.779:0.779) (0.891:0.891:0.891))
        (PORT d[3] (0.811:0.811:0.811) (0.93:0.93:0.93))
        (PORT d[4] (0.929:0.929:0.929) (1.075:1.075:1.075))
        (PORT d[5] (0.959:0.959:0.959) (1.118:1.118:1.118))
        (PORT d[6] (0.937:0.937:0.937) (1.082:1.082:1.082))
        (PORT d[7] (1.102:1.102:1.102) (1.316:1.316:1.316))
        (PORT d[8] (0.906:0.906:0.906) (1.05:1.05:1.05))
        (PORT d[9] (0.879:0.879:0.879) (1.016:1.016:1.016))
        (PORT d[10] (0.928:0.928:0.928) (1.076:1.076:1.076))
        (PORT d[11] (1.241:1.241:1.241) (1.473:1.473:1.473))
        (PORT d[12] (1.001:1.001:1.001) (1.153:1.153:1.153))
        (PORT clk (0.939:0.939:0.939) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.788:0.788:0.788) (0.834:0.834:0.834))
        (PORT clk (0.939:0.939:0.939) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.975:0.975:0.975))
        (PORT d[0] (1.072:1.072:1.072) (1.127:1.127:1.127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.678:0.678:0.678) (0.787:0.787:0.787))
        (PORT d[1] (1.553:1.553:1.553) (1.809:1.809:1.809))
        (PORT d[2] (0.682:0.682:0.682) (0.787:0.787:0.787))
        (PORT d[3] (1.081:1.081:1.081) (1.279:1.279:1.279))
        (PORT d[4] (1.027:1.027:1.027) (1.184:1.184:1.184))
        (PORT d[5] (0.881:0.881:0.881) (1.038:1.038:1.038))
        (PORT d[6] (1.27:1.27:1.27) (1.45:1.45:1.45))
        (PORT d[7] (0.871:0.871:0.871) (1.009:1.009:1.009))
        (PORT d[8] (1.604:1.604:1.604) (1.883:1.883:1.883))
        (PORT d[9] (1.504:1.504:1.504) (1.757:1.757:1.757))
        (PORT d[10] (1.241:1.241:1.241) (1.417:1.417:1.417))
        (PORT d[11] (0.719:0.719:0.719) (0.833:0.833:0.833))
        (PORT d[12] (1.265:1.265:1.265) (1.466:1.466:1.466))
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.206:1.206:1.206) (1.344:1.344:1.344))
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.934:0.934:0.934))
        (PORT d[0] (1.887:1.887:1.887) (2.056:2.056:2.056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.229:1.229:1.229) (1.447:1.447:1.447))
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.082:1.082:1.082) (1.245:1.245:1.245))
        (PORT d[1] (0.801:0.801:0.801) (0.918:0.918:0.918))
        (PORT d[2] (0.976:0.976:0.976) (1.115:1.115:1.115))
        (PORT d[3] (0.995:0.995:0.995) (1.137:1.137:1.137))
        (PORT d[4] (1.097:1.097:1.097) (1.259:1.259:1.259))
        (PORT d[5] (1.136:1.136:1.136) (1.318:1.318:1.318))
        (PORT d[6] (1.116:1.116:1.116) (1.287:1.287:1.287))
        (PORT d[7] (1.109:1.109:1.109) (1.282:1.282:1.282))
        (PORT d[8] (1.118:1.118:1.118) (1.291:1.291:1.291))
        (PORT d[9] (0.966:0.966:0.966) (1.11:1.11:1.11))
        (PORT d[10] (1.106:1.106:1.106) (1.279:1.279:1.279))
        (PORT d[11] (1.242:1.242:1.242) (1.479:1.479:1.479))
        (PORT d[12] (1.004:1.004:1.004) (1.156:1.156:1.156))
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.966:0.966:0.966) (1.047:1.047:1.047))
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (PORT d[0] (1.24:1.24:1.24) (1.328:1.328:1.328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.85:0.85:0.85) (0.982:0.982:0.982))
        (PORT d[1] (1.431:1.431:1.431) (1.676:1.676:1.676))
        (PORT d[2] (0.856:0.856:0.856) (0.972:0.972:0.972))
        (PORT d[3] (1.07:1.07:1.07) (1.268:1.268:1.268))
        (PORT d[4] (1.013:1.013:1.013) (1.169:1.169:1.169))
        (PORT d[5] (0.858:0.858:0.858) (1.007:1.007:1.007))
        (PORT d[6] (1.261:1.261:1.261) (1.445:1.445:1.445))
        (PORT d[7] (0.893:0.893:0.893) (1.035:1.035:1.035))
        (PORT d[8] (1.479:1.479:1.479) (1.735:1.735:1.735))
        (PORT d[9] (1.213:1.213:1.213) (1.431:1.431:1.431))
        (PORT d[10] (1.226:1.226:1.226) (1.398:1.398:1.398))
        (PORT d[11] (0.899:0.899:0.899) (1.038:1.038:1.038))
        (PORT d[12] (1.015:1.015:1.015) (1.167:1.167:1.167))
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.395:1.395:1.395) (1.56:1.56:1.56))
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (PORT d[0] (1.161:1.161:1.161) (1.241:1.241:1.241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.906:0.906:0.906) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.424:0.424:0.424) (0.523:0.523:0.523))
        (PORT datab (0.714:0.714:0.714) (0.818:0.818:0.818))
        (PORT datad (0.862:0.862:0.862) (0.982:0.982:0.982))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.503:0.503:0.503) (0.588:0.588:0.588))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.202:1.202:1.202) (1.415:1.415:1.415))
        (PORT d[1] (0.641:0.641:0.641) (0.741:0.741:0.741))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.774:0.774:0.774) (0.902:0.902:0.902))
        (PORT d[1] (0.97:0.97:0.97) (1.12:1.12:1.12))
        (PORT d[2] (0.493:0.493:0.493) (0.574:0.574:0.574))
        (PORT d[3] (0.656:0.656:0.656) (0.753:0.753:0.753))
        (PORT d[4] (0.748:0.748:0.748) (0.866:0.866:0.866))
        (PORT d[5] (0.776:0.776:0.776) (0.907:0.907:0.907))
        (PORT d[6] (0.741:0.741:0.741) (0.852:0.852:0.852))
        (PORT d[7] (1.252:1.252:1.252) (1.435:1.435:1.435))
        (PORT d[8] (1.105:1.105:1.105) (1.273:1.273:1.273))
        (PORT d[9] (0.672:0.672:0.672) (0.772:0.772:0.772))
        (PORT d[10] (0.762:0.762:0.762) (0.894:0.894:0.894))
        (PORT d[11] (1.318:1.318:1.318) (1.565:1.565:1.565))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.598:0.598:0.598) (0.612:0.612:0.612))
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
        (PORT d[0] (0.878:0.878:0.878) (0.907:0.907:0.907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.98:0.98:0.98))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.848:0.848:0.848) (0.985:0.985:0.985))
        (PORT d[1] (1.396:1.396:1.396) (1.642:1.642:1.642))
        (PORT d[2] (0.523:0.523:0.523) (0.605:0.605:0.605))
        (PORT d[3] (1.545:1.545:1.545) (1.764:1.764:1.764))
        (PORT d[4] (0.74:0.74:0.74) (0.872:0.872:0.872))
        (PORT d[5] (1.075:1.075:1.075) (1.261:1.261:1.261))
        (PORT d[6] (1.749:1.749:1.749) (2.005:2.005:2.005))
        (PORT d[7] (0.507:0.507:0.507) (0.59:0.59:0.59))
        (PORT d[8] (1.46:1.46:1.46) (1.699:1.699:1.699))
        (PORT d[9] (0.504:0.504:0.504) (0.59:0.59:0.59))
        (PORT d[10] (0.536:0.536:0.536) (0.623:0.623:0.623))
        (PORT d[11] (0.521:0.521:0.521) (0.607:0.607:0.607))
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.017:1.017:1.017) (1.128:1.128:1.128))
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.938:0.938:0.938))
        (PORT d[0] (0.754:0.754:0.754) (0.781:0.781:0.781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.717:0.717:0.717) (0.805:0.805:0.805))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.789:0.789:0.789) (0.904:0.904:0.904))
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.089:1.089:1.089) (1.256:1.256:1.256))
        (PORT d[1] (1.059:1.059:1.059) (1.205:1.205:1.205))
        (PORT d[2] (0.928:0.928:0.928) (1.055:1.055:1.055))
        (PORT d[3] (0.986:0.986:0.986) (1.13:1.13:1.13))
        (PORT d[4] (1.084:1.084:1.084) (1.258:1.258:1.258))
        (PORT d[5] (1.119:1.119:1.119) (1.299:1.299:1.299))
        (PORT d[6] (1.109:1.109:1.109) (1.28:1.28:1.28))
        (PORT d[7] (1.078:1.078:1.078) (1.286:1.286:1.286))
        (PORT d[8] (1.082:1.082:1.082) (1.246:1.246:1.246))
        (PORT d[9] (0.969:0.969:0.969) (1.115:1.115:1.115))
        (PORT d[10] (1.1:1.1:1.1) (1.271:1.271:1.271))
        (PORT d[11] (1.419:1.419:1.419) (1.678:1.678:1.678))
        (PORT d[12] (0.995:0.995:0.995) (1.147:1.147:1.147))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.926:0.926:0.926) (0.987:0.987:0.987))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (PORT d[0] (1.21:1.21:1.21) (1.28:1.28:1.28))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.825:0.825:0.825) (0.95:0.95:0.95))
        (PORT d[1] (1.277:1.277:1.277) (1.506:1.506:1.506))
        (PORT d[2] (0.833:0.833:0.833) (0.954:0.954:0.954))
        (PORT d[3] (1.069:1.069:1.069) (1.263:1.263:1.263))
        (PORT d[4] (1.025:1.025:1.025) (1.18:1.18:1.18))
        (PORT d[5] (0.855:0.855:0.855) (1.004:1.004:1.004))
        (PORT d[6] (1.269:1.269:1.269) (1.449:1.449:1.449))
        (PORT d[7] (0.893:0.893:0.893) (1.037:1.037:1.037))
        (PORT d[8] (1.449:1.449:1.449) (1.707:1.707:1.707))
        (PORT d[9] (1.506:1.506:1.506) (1.762:1.762:1.762))
        (PORT d[10] (1.261:1.261:1.261) (1.449:1.449:1.449))
        (PORT d[11] (0.903:0.903:0.903) (1.049:1.049:1.049))
        (PORT d[12] (0.991:0.991:0.991) (1.131:1.131:1.131))
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.373:1.373:1.373) (1.535:1.535:1.535))
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
        (PORT d[0] (1.89:1.89:1.89) (2.059:2.059:2.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.959:0.959:0.959) (1.09:1.09:1.09))
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.066:1.066:1.066) (1.225:1.225:1.225))
        (PORT d[1] (0.81:0.81:0.81) (0.929:0.929:0.929))
        (PORT d[2] (0.926:0.926:0.926) (1.055:1.055:1.055))
        (PORT d[3] (0.988:0.988:0.988) (1.129:1.129:1.129))
        (PORT d[4] (1.094:1.094:1.094) (1.266:1.266:1.266))
        (PORT d[5] (1.135:1.135:1.135) (1.317:1.317:1.317))
        (PORT d[6] (1.109:1.109:1.109) (1.278:1.278:1.278))
        (PORT d[7] (1.257:1.257:1.257) (1.452:1.452:1.452))
        (PORT d[8] (1.108:1.108:1.108) (1.289:1.289:1.289))
        (PORT d[9] (0.826:0.826:0.826) (0.959:0.959:0.959))
        (PORT d[10] (1.101:1.101:1.101) (1.272:1.272:1.272))
        (PORT d[11] (1.402:1.402:1.402) (1.654:1.654:1.654))
        (PORT d[12] (1.002:1.002:1.002) (1.156:1.156:1.156))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.858:0.858:0.858) (0.903:0.903:0.903))
        (PORT clk (0.945:0.945:0.945) (0.979:0.979:0.979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.947:0.947:0.947) (0.981:0.981:0.981))
        (PORT d[0] (1.142:1.142:1.142) (1.196:1.196:1.196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.948:0.948:0.948) (0.982:0.982:0.982))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.847:0.847:0.847) (0.978:0.978:0.978))
        (PORT d[1] (1.28:1.28:1.28) (1.505:1.505:1.505))
        (PORT d[2] (0.855:0.855:0.855) (0.981:0.981:0.981))
        (PORT d[3] (1.072:1.072:1.072) (1.268:1.268:1.268))
        (PORT d[4] (1.007:1.007:1.007) (1.157:1.157:1.157))
        (PORT d[5] (0.874:0.874:0.874) (1.029:1.029:1.029))
        (PORT d[6] (1.262:1.262:1.262) (1.441:1.441:1.441))
        (PORT d[7] (0.974:0.974:0.974) (1.119:1.119:1.119))
        (PORT d[8] (1.609:1.609:1.609) (1.882:1.882:1.882))
        (PORT d[9] (1.493:1.493:1.493) (1.748:1.748:1.748))
        (PORT d[10] (1.242:1.242:1.242) (1.423:1.423:1.423))
        (PORT d[11] (0.905:0.905:0.905) (1.05:1.05:1.05))
        (PORT d[12] (1.147:1.147:1.147) (1.314:1.314:1.314))
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.398:1.398:1.398) (1.567:1.567:1.567))
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.904:0.904:0.904) (0.94:0.94:0.94))
        (PORT d[0] (1.161:1.161:1.161) (1.241:1.241:1.241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.905:0.905:0.905) (0.941:0.941:0.941))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.424:0.424:0.424) (0.525:0.525:0.525))
        (PORT datab (0.682:0.682:0.682) (0.782:0.782:0.782))
        (PORT datad (0.712:0.712:0.712) (0.818:0.818:0.818))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.7:0.7:0.7) (0.774:0.774:0.774))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.59:0.59:0.59) (0.703:0.703:0.703))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.638:0.638:0.638) (0.732:0.732:0.732))
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.923:0.923:0.923) (1.071:1.071:1.071))
        (PORT d[1] (0.973:0.973:0.973) (1.121:1.121:1.121))
        (PORT d[2] (0.803:0.803:0.803) (0.915:0.915:0.915))
        (PORT d[3] (0.799:0.799:0.799) (0.918:0.918:0.918))
        (PORT d[4] (0.9:0.9:0.9) (1.043:1.043:1.043))
        (PORT d[5] (0.922:0.922:0.922) (1.069:1.069:1.069))
        (PORT d[6] (0.929:0.929:0.929) (1.076:1.076:1.076))
        (PORT d[7] (1.264:1.264:1.264) (1.453:1.453:1.453))
        (PORT d[8] (1.104:1.104:1.104) (1.272:1.272:1.272))
        (PORT d[9] (0.861:0.861:0.861) (0.996:0.996:0.996))
        (PORT d[10] (0.916:0.916:0.916) (1.067:1.067:1.067))
        (PORT d[11] (0.994:0.994:0.994) (1.146:1.146:1.146))
        (PORT d[12] (0.894:0.894:0.894) (1.024:1.024:1.024))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.754:0.754:0.754) (0.79:0.79:0.79))
        (PORT clk (0.943:0.943:0.943) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (PORT d[0] (1.038:1.038:1.038) (1.083:1.083:1.083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.946:0.946:0.946) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.82:0.82:0.82) (0.951:0.951:0.951))
        (PORT d[1] (1.398:1.398:1.398) (1.638:1.638:1.638))
        (PORT d[2] (0.651:0.651:0.651) (0.749:0.749:0.749))
        (PORT d[3] (1.27:1.27:1.27) (1.499:1.499:1.499))
        (PORT d[4] (1.198:1.198:1.198) (1.373:1.373:1.373))
        (PORT d[5] (1.068:1.068:1.068) (1.253:1.253:1.253))
        (PORT d[6] (1.755:1.755:1.755) (2.013:2.013:2.013))
        (PORT d[7] (0.686:0.686:0.686) (0.797:0.797:0.797))
        (PORT d[8] (1.614:1.614:1.614) (1.89:1.89:1.89))
        (PORT d[9] (1.674:1.674:1.674) (1.952:1.952:1.952))
        (PORT d[10] (1.731:1.731:1.731) (1.981:1.981:1.981))
        (PORT d[11] (0.694:0.694:0.694) (0.804:0.804:0.804))
        (PORT d[12] (1.093:1.093:1.093) (1.268:1.268:1.268))
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.184:1.184:1.184) (1.319:1.319:1.319))
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
        (PORT d[0] (1.717:1.717:1.717) (1.866:1.866:1.866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.77:0.77:0.77) (0.882:0.882:0.882))
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.912:0.912:0.912) (1.058:1.058:1.058))
        (PORT d[1] (0.991:0.991:0.991) (1.142:1.142:1.142))
        (PORT d[2] (0.759:0.759:0.759) (0.868:0.868:0.868))
        (PORT d[3] (0.802:0.802:0.802) (0.919:0.919:0.919))
        (PORT d[4] (0.921:0.921:0.921) (1.066:1.066:1.066))
        (PORT d[5] (0.96:0.96:0.96) (1.12:1.12:1.12))
        (PORT d[6] (0.942:0.942:0.942) (1.092:1.092:1.092))
        (PORT d[7] (1.254:1.254:1.254) (1.489:1.489:1.489))
        (PORT d[8] (1.233:1.233:1.233) (1.422:1.422:1.422))
        (PORT d[9] (0.859:0.859:0.859) (0.992:0.992:0.992))
        (PORT d[10] (0.938:0.938:0.938) (1.092:1.092:1.092))
        (PORT d[11] (0.989:0.989:0.989) (1.138:1.138:1.138))
        (PORT d[12] (0.791:0.791:0.791) (0.91:0.91:0.91))
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.825:0.825:0.825) (0.879:0.879:0.879))
        (PORT clk (0.942:0.942:0.942) (0.975:0.975:0.975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.977:0.977:0.977))
        (PORT d[0] (1.109:1.109:1.109) (1.172:1.172:1.172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.945:0.945:0.945) (0.978:0.978:0.978))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.677:0.677:0.677) (0.784:0.784:0.784))
        (PORT d[1] (1.388:1.388:1.388) (1.627:1.627:1.627))
        (PORT d[2] (0.674:0.674:0.674) (0.778:0.778:0.778))
        (PORT d[3] (1.258:1.258:1.258) (1.482:1.482:1.482))
        (PORT d[4] (1.208:1.208:1.208) (1.39:1.39:1.39))
        (PORT d[5] (0.876:0.876:0.876) (1.027:1.027:1.027))
        (PORT d[6] (1.435:1.435:1.435) (1.636:1.636:1.636))
        (PORT d[7] (0.713:0.713:0.713) (0.834:0.834:0.834))
        (PORT d[8] (1.626:1.626:1.626) (1.908:1.908:1.908))
        (PORT d[9] (1.402:1.402:1.402) (1.63:1.63:1.63))
        (PORT d[10] (1.41:1.41:1.41) (1.608:1.608:1.608))
        (PORT d[11] (0.723:0.723:0.723) (0.842:0.842:0.842))
        (PORT d[12] (1.094:1.094:1.094) (1.269:1.269:1.269))
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.208:1.208:1.208) (1.351:1.351:1.351))
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.936:0.936:0.936))
        (PORT d[0] (0.983:0.983:0.983) (1.038:1.038:1.038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.902:0.902:0.902) (0.937:0.937:0.937))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.421:0.421:0.421) (0.521:0.521:0.521))
        (PORT datab (0.541:0.541:0.541) (0.626:0.626:0.626))
        (PORT datad (0.522:0.522:0.522) (0.597:0.597:0.597))
        (IOPATH dataa combout (0.172:0.172:0.172) (0.165:0.165:0.165))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.557:0.557:0.557) (0.653:0.653:0.653))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.926:0.926:0.926) (1.057:1.057:1.057))
        (PORT d[1] (0.848:0.848:0.848) (0.978:0.978:0.978))
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.943:0.943:0.943) (1.099:1.099:1.099))
        (PORT d[1] (0.965:0.965:0.965) (1.113:1.113:1.113))
        (PORT d[2] (0.814:0.814:0.814) (0.936:0.936:0.936))
        (PORT d[3] (0.801:0.801:0.801) (0.919:0.919:0.919))
        (PORT d[4] (0.812:0.812:0.812) (0.925:0.925:0.925))
        (PORT d[5] (0.922:0.922:0.922) (1.07:1.07:1.07))
        (PORT d[6] (1.056:1.056:1.056) (1.217:1.217:1.217))
        (PORT d[7] (1.076:1.076:1.076) (1.241:1.241:1.241))
        (PORT d[8] (1.082:1.082:1.082) (1.268:1.268:1.268))
        (PORT d[9] (0.884:0.884:0.884) (1.025:1.025:1.025))
        (PORT d[10] (0.934:0.934:0.934) (1.087:1.087:1.087))
        (PORT d[11] (1.308:1.308:1.308) (1.554:1.554:1.554))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.769:0.769:0.769) (0.814:0.814:0.814))
        (PORT clk (0.94:0.94:0.94) (0.974:0.974:0.974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.942:0.942:0.942) (0.976:0.976:0.976))
        (PORT d[0] (1.053:1.053:1.053) (1.107:1.107:1.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.977:0.977:0.977))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.858:0.858:0.858) (0.996:0.996:0.996))
        (PORT d[1] (1.255:1.255:1.255) (1.482:1.482:1.482))
        (PORT d[2] (1.46:1.46:1.46) (1.667:1.667:1.667))
        (PORT d[3] (1.436:1.436:1.436) (1.68:1.68:1.68))
        (PORT d[4] (0.85:0.85:0.85) (0.999:0.999:0.999))
        (PORT d[5] (0.839:0.839:0.839) (0.961:0.961:0.961))
        (PORT d[6] (1.573:1.573:1.573) (1.804:1.804:1.804))
        (PORT d[7] (0.699:0.699:0.699) (0.809:0.809:0.809))
        (PORT d[8] (1.459:1.459:1.459) (1.701:1.701:1.701))
        (PORT d[9] (1.233:1.233:1.233) (1.44:1.44:1.44))
        (PORT d[10] (1.558:1.558:1.558) (1.785:1.785:1.785))
        (PORT d[11] (0.7:0.7:0.7) (0.807:0.807:0.807))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.014:1.014:1.014) (1.129:1.129:1.129))
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.899:0.899:0.899) (0.935:0.935:0.935))
        (PORT d[0] (0.927:0.927:0.927) (0.979:0.979:0.979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.936:0.936:0.936))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.508:0.508:0.508) (0.552:0.552:0.552))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.954:0.954:0.954) (1.123:1.123:1.123))
        (PORT clk (0.951:0.951:0.951) (0.982:0.982:0.982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.961:0.961:0.961) (1.112:1.112:1.112))
        (PORT d[1] (1.084:1.084:1.084) (1.27:1.27:1.27))
        (PORT d[2] (1.067:1.067:1.067) (1.22:1.22:1.22))
        (PORT d[3] (1.033:1.033:1.033) (1.217:1.217:1.217))
        (PORT d[4] (1.077:1.077:1.077) (1.27:1.27:1.27))
        (PORT d[5] (1.023:1.023:1.023) (1.209:1.209:1.209))
        (PORT d[6] (1.042:1.042:1.042) (1.227:1.227:1.227))
        (PORT d[7] (1.016:1.016:1.016) (1.191:1.191:1.191))
        (PORT d[8] (1.106:1.106:1.106) (1.284:1.284:1.284))
        (PORT d[9] (1.014:1.014:1.014) (1.183:1.183:1.183))
        (PORT d[10] (1.287:1.287:1.287) (1.529:1.529:1.529))
        (PORT d[11] (1.051:1.051:1.051) (1.24:1.24:1.24))
        (PORT d[12] (0.926:0.926:0.926) (1.076:1.076:1.076))
        (PORT clk (0.949:0.949:0.949) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.066:1.066:1.066) (1.155:1.155:1.155))
        (PORT clk (0.949:0.949:0.949) (0.98:0.98:0.98))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.982:0.982:0.982))
        (PORT d[0] (1.35:1.35:1.35) (1.448:1.448:1.448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.983:0.983:0.983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.983:0.983:0.983))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.954:0.954:0.954) (1.114:1.114:1.114))
        (PORT d[1] (1.495:1.495:1.495) (1.761:1.761:1.761))
        (PORT d[2] (2.106:2.106:2.106) (2.419:2.419:2.419))
        (PORT d[3] (1.007:1.007:1.007) (1.172:1.172:1.172))
        (PORT d[4] (1.039:1.039:1.039) (1.203:1.203:1.203))
        (PORT d[5] (0.891:0.891:0.891) (1.049:1.049:1.049))
        (PORT d[6] (1.008:1.008:1.008) (1.164:1.164:1.164))
        (PORT d[7] (0.988:0.988:0.988) (1.145:1.145:1.145))
        (PORT d[8] (1.413:1.413:1.413) (1.661:1.661:1.661))
        (PORT d[9] (1.276:1.276:1.276) (1.501:1.501:1.501))
        (PORT d[10] (1.025:1.025:1.025) (1.184:1.184:1.184))
        (PORT d[11] (1.137:1.137:1.137) (1.334:1.334:1.334))
        (PORT d[12] (1.001:1.001:1.001) (1.162:1.162:1.162))
        (PORT clk (0.908:0.908:0.908) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.973:1.973:1.973) (2.211:2.211:2.211))
        (PORT clk (0.908:0.908:0.908) (0.941:0.941:0.941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.941:0.941:0.941))
        (PORT d[0] (1.543:1.543:1.543) (1.68:1.68:1.68))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.942:0.942:0.942))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.812:0.812:0.812) (0.969:0.969:0.969))
        (PORT clk (0.952:0.952:0.952) (0.985:0.985:0.985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.805:0.805:0.805) (0.946:0.946:0.946))
        (PORT d[1] (0.896:0.896:0.896) (1.058:1.058:1.058))
        (PORT d[2] (0.919:0.919:0.919) (1.064:1.064:1.064))
        (PORT d[3] (0.886:0.886:0.886) (1.054:1.054:1.054))
        (PORT d[4] (0.91:0.91:0.91) (1.086:1.086:1.086))
        (PORT d[5] (0.871:0.871:0.871) (1.041:1.041:1.041))
        (PORT d[6] (0.846:0.846:0.846) (1.005:1.005:1.005))
        (PORT d[7] (0.84:0.84:0.84) (0.999:0.999:0.999))
        (PORT d[8] (0.933:0.933:0.933) (1.09:1.09:1.09))
        (PORT d[9] (1.072:1.072:1.072) (1.254:1.254:1.254))
        (PORT d[10] (1.458:1.458:1.458) (1.725:1.725:1.725))
        (PORT d[11] (0.835:0.835:0.835) (0.987:0.987:0.987))
        (PORT d[12] (0.775:0.775:0.775) (0.911:0.911:0.911))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.923:0.923:0.923) (1.004:1.004:1.004))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.985:0.985:0.985))
        (PORT d[0] (1.207:1.207:1.207) (1.297:1.297:1.297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.986:0.986:0.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.953:0.953:0.953) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.769:0.769:0.769) (0.903:0.903:0.903))
        (PORT d[1] (1.68:1.68:1.68) (1.969:1.969:1.969))
        (PORT d[2] (1.936:1.936:1.936) (2.229:2.229:2.229))
        (PORT d[3] (1.157:1.157:1.157) (1.341:1.341:1.341))
        (PORT d[4] (1.388:1.388:1.388) (1.597:1.597:1.597))
        (PORT d[5] (0.952:0.952:0.952) (1.128:1.128:1.128))
        (PORT d[6] (0.86:0.86:0.86) (0.997:0.997:0.997))
        (PORT d[7] (1.189:1.189:1.189) (1.378:1.378:1.378))
        (PORT d[8] (1.575:1.575:1.575) (1.84:1.84:1.84))
        (PORT d[9] (1.131:1.131:1.131) (1.335:1.335:1.335))
        (PORT d[10] (1.205:1.205:1.205) (1.398:1.398:1.398))
        (PORT d[11] (0.937:0.937:0.937) (1.102:1.102:1.102))
        (PORT d[12] (1.469:1.469:1.469) (1.693:1.693:1.693))
        (PORT clk (0.909:0.909:0.909) (0.944:0.944:0.944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.324:2.324:2.324) (2.612:2.612:2.612))
        (PORT clk (0.909:0.909:0.909) (0.944:0.944:0.944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.944:0.944:0.944))
        (PORT d[0] (1.142:1.142:1.142) (1.231:1.231:1.231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.91:0.91:0.91) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.422:0.422:0.422) (0.521:0.521:0.521))
        (PORT datab (1.084:1.084:1.084) (1.223:1.223:1.223))
        (PORT datad (0.889:0.889:0.889) (0.99:0.99:0.99))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.511:0.511:0.511) (0.556:0.556:0.556))
        (PORT sclr (0.578:0.578:0.578) (0.664:0.664:0.664))
        (PORT sload (0.684:0.684:0.684) (0.785:0.785:0.785))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.514:0.514:0.514) (0.603:0.603:0.603))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.794:0.794:0.794) (0.909:0.909:0.909))
        (PORT clk (0.943:0.943:0.943) (0.978:0.978:0.978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.334:1.334:1.334) (1.531:1.531:1.531))
        (PORT d[1] (1.025:1.025:1.025) (1.187:1.187:1.187))
        (PORT d[2] (1.185:1.185:1.185) (1.358:1.358:1.358))
        (PORT d[3] (0.997:0.997:0.997) (1.147:1.147:1.147))
        (PORT d[4] (1.282:1.282:1.282) (1.483:1.483:1.483))
        (PORT d[5] (1.28:1.28:1.28) (1.473:1.473:1.473))
        (PORT d[6] (1.295:1.295:1.295) (1.529:1.529:1.529))
        (PORT d[7] (1.258:1.258:1.258) (1.499:1.499:1.499))
        (PORT d[8] (1.499:1.499:1.499) (1.722:1.722:1.722))
        (PORT d[9] (1.193:1.193:1.193) (1.393:1.393:1.393))
        (PORT d[10] (1.271:1.271:1.271) (1.462:1.462:1.462))
        (PORT d[11] (1.183:1.183:1.183) (1.401:1.401:1.401))
        (PORT d[12] (1.26:1.26:1.26) (1.447:1.447:1.447))
        (PORT clk (0.941:0.941:0.941) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.082:1.082:1.082) (1.161:1.161:1.161))
        (PORT clk (0.941:0.941:0.941) (0.976:0.976:0.976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.943:0.943:0.943) (0.978:0.978:0.978))
        (PORT d[0] (1.27:1.27:1.27) (1.368:1.368:1.368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.944:0.944:0.944) (0.979:0.979:0.979))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.231:1.231:1.231) (1.423:1.423:1.423))
        (PORT d[1] (1.08:1.08:1.08) (1.246:1.246:1.246))
        (PORT d[2] (1.121:1.121:1.121) (1.28:1.28:1.28))
        (PORT d[3] (1.035:1.035:1.035) (1.185:1.185:1.185))
        (PORT d[4] (1.171:1.171:1.171) (1.35:1.35:1.35))
        (PORT d[5] (1.158:1.158:1.158) (1.32:1.32:1.32))
        (PORT d[6] (1.196:1.196:1.196) (1.379:1.379:1.379))
        (PORT d[7] (1.059:1.059:1.059) (1.218:1.218:1.218))
        (PORT d[8] (1.059:1.059:1.059) (1.235:1.235:1.235))
        (PORT d[9] (0.836:0.836:0.836) (0.973:0.973:0.973))
        (PORT d[10] (1.204:1.204:1.204) (1.388:1.388:1.388))
        (PORT d[11] (1.209:1.209:1.209) (1.386:1.386:1.386))
        (PORT d[12] (0.879:0.879:0.879) (1.019:1.019:1.019))
        (PORT clk (0.9:0.9:0.9) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.167:1.167:1.167) (1.29:1.29:1.29))
        (PORT clk (0.9:0.9:0.9) (0.937:0.937:0.937))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.9:0.9:0.9) (0.937:0.937:0.937))
        (PORT d[0] (1.597:1.597:1.597) (1.728:1.728:1.728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.901:0.901:0.901) (0.938:0.938:0.938))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.637:0.637:0.637) (0.737:0.737:0.737))
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.146:1.146:1.146) (1.338:1.338:1.338))
        (PORT d[1] (1.144:1.144:1.144) (1.32:1.32:1.32))
        (PORT d[2] (1.002:1.002:1.002) (1.152:1.152:1.152))
        (PORT d[3] (0.978:0.978:0.978) (1.119:1.119:1.119))
        (PORT d[4] (1.107:1.107:1.107) (1.289:1.289:1.289))
        (PORT d[5] (1.103:1.103:1.103) (1.276:1.276:1.276))
        (PORT d[6] (1.123:1.123:1.123) (1.338:1.338:1.338))
        (PORT d[7] (1.267:1.267:1.267) (1.461:1.461:1.461))
        (PORT d[8] (1.152:1.152:1.152) (1.349:1.349:1.349))
        (PORT d[9] (1.052:1.052:1.052) (1.211:1.211:1.211))
        (PORT d[10] (1.113:1.113:1.113) (1.282:1.282:1.282))
        (PORT d[11] (1.212:1.212:1.212) (1.437:1.437:1.437))
        (PORT d[12] (0.965:0.965:0.965) (1.1:1.1:1.1))
        (PORT clk (0.938:0.938:0.938) (0.971:0.971:0.971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.919:0.919:0.919) (0.983:0.983:0.983))
        (PORT clk (0.938:0.938:0.938) (0.971:0.971:0.971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.973:0.973:0.973))
        (PORT d[0] (1.192:1.192:1.192) (1.261:1.261:1.261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.974:0.974:0.974))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.048:1.048:1.048) (1.213:1.213:1.213))
        (PORT d[1] (1.278:1.278:1.278) (1.473:1.473:1.473))
        (PORT d[2] (1.425:1.425:1.425) (1.623:1.623:1.623))
        (PORT d[3] (1.197:1.197:1.197) (1.374:1.374:1.374))
        (PORT d[4] (1.362:1.362:1.362) (1.563:1.563:1.563))
        (PORT d[5] (1.36:1.36:1.36) (1.552:1.552:1.552))
        (PORT d[6] (1.384:1.384:1.384) (1.589:1.589:1.589))
        (PORT d[7] (0.882:0.882:0.882) (1.019:1.019:1.019))
        (PORT d[8] (1.242:1.242:1.242) (1.447:1.447:1.447))
        (PORT d[9] (0.9:0.9:0.9) (1.065:1.065:1.065))
        (PORT d[10] (0.862:0.862:0.862) (0.995:0.995:0.995))
        (PORT d[11] (0.881:0.881:0.881) (1.015:1.015:1.015))
        (PORT d[12] (0.706:0.706:0.706) (0.827:0.827:0.827))
        (PORT clk (0.897:0.897:0.897) (0.932:0.932:0.932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.985:0.985:0.985) (1.087:1.087:1.087))
        (PORT clk (0.897:0.897:0.897) (0.932:0.932:0.932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.897:0.897:0.897) (0.932:0.932:0.932))
        (PORT d[0] (1.365:1.365:1.365) (1.465:1.465:1.465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.898:0.898:0.898) (0.933:0.933:0.933))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.215:0.215:0.215))
        (PORT datab (0.683:0.683:0.683) (0.786:0.786:0.786))
        (PORT datad (0.512:0.512:0.512) (0.585:0.585:0.585))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DVP_capture\|r_datapixel\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.599:0.599:0.599))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DVP_capture\|r_datapixel\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.744:0.744:0.744) (0.765:0.765:0.765))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT clrn (0.574:0.574:0.574) (0.513:0.513:0.513))
        (PORT ena (0.707:0.707:0.707) (0.646:0.646:0.646))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH (negedge clrn) q (0.11:0.11:0.11) (0.11:0.11:0.11))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD ena (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.781:0.781:0.781) (0.919:0.919:0.919))
        (PORT d[1] (0.591:0.591:0.591) (0.698:0.698:0.698))
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.718:0.718:0.718) (0.862:0.862:0.862))
        (PORT d[1] (0.726:0.726:0.726) (0.864:0.864:0.864))
        (PORT d[2] (0.727:0.727:0.727) (0.871:0.871:0.871))
        (PORT d[3] (0.65:0.65:0.65) (0.768:0.768:0.768))
        (PORT d[4] (0.719:0.719:0.719) (0.865:0.865:0.865))
        (PORT d[5] (0.715:0.715:0.715) (0.864:0.864:0.864))
        (PORT d[6] (0.695:0.695:0.695) (0.834:0.834:0.834))
        (PORT d[7] (0.726:0.726:0.726) (0.882:0.882:0.882))
        (PORT d[8] (0.959:0.959:0.959) (1.131:1.131:1.131))
        (PORT d[9] (0.747:0.747:0.747) (0.866:0.866:0.866))
        (PORT d[10] (1.041:1.041:1.041) (1.246:1.246:1.246))
        (PORT d[11] (0.64:0.64:0.64) (0.755:0.755:0.755))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.771:0.771:0.771) (0.834:0.834:0.834))
        (PORT clk (0.948:0.948:0.948) (0.981:0.981:0.981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.95:0.95:0.95) (0.983:0.983:0.983))
        (PORT d[0] (1.055:1.055:1.055) (1.127:1.127:1.127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.984:0.984:0.984))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.782:0.782:0.782) (0.928:0.928:0.928))
        (PORT d[1] (1.427:1.427:1.427) (1.672:1.672:1.672))
        (PORT d[2] (1.573:1.573:1.573) (1.816:1.816:1.816))
        (PORT d[3] (1.42:1.42:1.42) (1.64:1.64:1.64))
        (PORT d[4] (0.917:0.917:0.917) (1.078:1.078:1.078))
        (PORT d[5] (0.728:0.728:0.728) (0.853:0.853:0.853))
        (PORT d[6] (0.869:0.869:0.869) (1.009:1.009:1.009))
        (PORT d[7] (1.578:1.578:1.578) (1.827:1.827:1.827))
        (PORT d[8] (1.42:1.42:1.42) (1.681:1.681:1.681))
        (PORT d[9] (1.597:1.597:1.597) (1.86:1.86:1.86))
        (PORT d[10] (1.578:1.578:1.578) (1.821:1.821:1.821))
        (PORT d[11] (0.703:0.703:0.703) (0.824:0.824:0.824))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.544:2.544:2.544) (2.877:2.877:2.877))
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.907:0.907:0.907) (0.942:0.942:0.942))
        (PORT d[0] (1.37:1.37:1.37) (1.491:1.491:1.491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.943:0.943:0.943))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.754:0.754:0.754) (0.774:0.774:0.774))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.901:0.901:0.901) (0.991:0.991:0.991))
        (PORT sclr (0.346:0.346:0.346) (0.4:0.4:0.4))
        (PORT sload (0.613:0.613:0.613) (0.7:0.7:0.7))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.78:0.78:0.78) (0.915:0.915:0.915))
        (PORT clk (0.951:0.951:0.951) (0.985:0.985:0.985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.077:1.077:1.077) (1.269:1.269:1.269))
        (PORT d[1] (1.027:1.027:1.027) (1.21:1.21:1.21))
        (PORT d[2] (1.126:1.126:1.126) (1.328:1.328:1.328))
        (PORT d[3] (1.157:1.157:1.157) (1.353:1.353:1.353))
        (PORT d[4] (1.072:1.072:1.072) (1.256:1.256:1.256))
        (PORT d[5] (1.104:1.104:1.104) (1.318:1.318:1.318))
        (PORT d[6] (1.061:1.061:1.061) (1.252:1.252:1.252))
        (PORT d[7] (1.087:1.087:1.087) (1.29:1.29:1.29))
        (PORT d[8] (1.136:1.136:1.136) (1.323:1.323:1.323))
        (PORT d[9] (1.004:1.004:1.004) (1.176:1.176:1.176))
        (PORT d[10] (1.413:1.413:1.413) (1.659:1.659:1.659))
        (PORT d[11] (1.023:1.023:1.023) (1.202:1.202:1.202))
        (PORT d[12] (0.991:0.991:0.991) (1.16:1.16:1.16))
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.079:1.079:1.079) (1.177:1.177:1.177))
        (PORT clk (0.949:0.949:0.949) (0.983:0.983:0.983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.951:0.951:0.951) (0.985:0.985:0.985))
        (PORT d[0] (1.363:1.363:1.363) (1.47:1.47:1.47))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.986:0.986:0.986))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.141:1.141:1.141) (1.337:1.337:1.337))
        (PORT d[1] (1.236:1.236:1.236) (1.453:1.453:1.453))
        (PORT d[2] (1.199:1.199:1.199) (1.384:1.384:1.384))
        (PORT d[3] (1.061:1.061:1.061) (1.228:1.228:1.228))
        (PORT d[4] (1.238:1.238:1.238) (1.431:1.431:1.431))
        (PORT d[5] (1.227:1.227:1.227) (1.423:1.423:1.423))
        (PORT d[6] (1.108:1.108:1.108) (1.291:1.291:1.291))
        (PORT d[7] (1.039:1.039:1.039) (1.205:1.205:1.205))
        (PORT d[8] (1.343:1.343:1.343) (1.565:1.565:1.565))
        (PORT d[9] (1.161:1.161:1.161) (1.346:1.346:1.346))
        (PORT d[10] (1.274:1.274:1.274) (1.486:1.486:1.486))
        (PORT d[11] (1.727:1.727:1.727) (1.999:1.999:1.999))
        (PORT d[12] (1.188:1.188:1.188) (1.363:1.363:1.363))
        (PORT clk (0.908:0.908:0.908) (0.944:0.944:0.944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.907:1.907:1.907) (2.134:2.134:2.134))
        (PORT clk (0.908:0.908:0.908) (0.944:0.944:0.944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.908:0.908:0.908) (0.944:0.944:0.944))
        (PORT d[0] (1.538:1.538:1.538) (1.677:1.677:1.677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.909:0.909:0.909) (0.945:0.945:0.945))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.607:0.607:0.607) (0.718:0.718:0.718))
        (PORT clk (0.94:0.94:0.94) (0.972:0.972:0.972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.923:0.923:0.923) (1.097:1.097:1.097))
        (PORT d[1] (0.842:0.842:0.842) (0.995:0.995:0.995))
        (PORT d[2] (0.921:0.921:0.921) (1.097:1.097:1.097))
        (PORT d[3] (0.976:0.976:0.976) (1.139:1.139:1.139))
        (PORT d[4] (0.928:0.928:0.928) (1.1:1.1:1.1))
        (PORT d[5] (0.929:0.929:0.929) (1.119:1.119:1.119))
        (PORT d[6] (0.885:0.885:0.885) (1.051:1.051:1.051))
        (PORT d[7] (0.904:0.904:0.904) (1.08:1.08:1.08))
        (PORT d[8] (0.954:0.954:0.954) (1.122:1.122:1.122))
        (PORT d[9] (0.827:0.827:0.827) (0.97:0.97:0.97))
        (PORT d[10] (1.187:1.187:1.187) (1.412:1.412:1.412))
        (PORT d[11] (0.806:0.806:0.806) (0.944:0.944:0.944))
        (PORT d[12] (0.808:0.808:0.808) (0.95:0.95:0.95))
        (PORT clk (0.938:0.938:0.938) (0.97:0.97:0.97))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.953:0.953:0.953) (1.041:1.041:1.041))
        (PORT clk (0.938:0.938:0.938) (0.97:0.97:0.97))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.94:0.94:0.94) (0.972:0.972:0.972))
        (PORT d[0] (1.237:1.237:1.237) (1.334:1.334:1.334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
        (IOPATH (posedge clk) pulse (0:0:0) (0.987:0.987:0.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.941:0.941:0.941) (0.973:0.973:0.973))
        (IOPATH (posedge clk) pulse (0:0:0) (1.207:1.207:1.207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.969:0.969:0.969) (1.145:1.145:1.145))
        (PORT d[1] (1.198:1.198:1.198) (1.397:1.397:1.397))
        (PORT d[2] (1.394:1.394:1.394) (1.613:1.613:1.613))
        (PORT d[3] (1.251:1.251:1.251) (1.45:1.45:1.45))
        (PORT d[4] (1.263:1.263:1.263) (1.457:1.457:1.457))
        (PORT d[5] (1.252:1.252:1.252) (1.455:1.455:1.455))
        (PORT d[6] (1.277:1.277:1.277) (1.489:1.489:1.489))
        (PORT d[7] (1.198:1.198:1.198) (1.379:1.379:1.379))
        (PORT d[8] (1.426:1.426:1.426) (1.686:1.686:1.686))
        (PORT d[9] (1.194:1.194:1.194) (1.386:1.386:1.386))
        (PORT d[10] (1.454:1.454:1.454) (1.691:1.691:1.691))
        (PORT d[11] (1.747:1.747:1.747) (2.02:2.02:2.02))
        (PORT d[12] (1.211:1.211:1.211) (1.39:1.39:1.39))
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.939:1.939:1.939) (2.175:2.175:2.175))
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.104:0.104:0.104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.903:0.903:0.903) (0.938:0.938:0.938))
        (PORT d[0] (1.252:1.252:1.252) (1.351:1.351:1.351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.904:0.904:0.904) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.145:1.145:1.145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.904:0.904:0.904) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE dpram\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.904:0.904:0.904) (0.939:0.939:0.939))
        (IOPATH (posedge clk) pulse (0:0:0) (1.222:1.222:1.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.422:0.422:0.422))
        (PORT datab (0.789:0.789:0.789) (0.887:0.887:0.887))
        (PORT datad (0.722:0.722:0.722) (0.807:0.807:0.807))
        (IOPATH dataa combout (0.166:0.166:0.166) (0.159:0.159:0.159))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_RGB\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.751:0.751:0.751) (0.771:0.771:0.771))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (PORT asdata (0.772:0.772:0.772) (0.837:0.837:0.837))
        (PORT sclr (0.673:0.673:0.673) (0.765:0.765:0.765))
        (PORT sload (0.78:0.78:0.78) (0.894:0.894:0.894))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
      (HOLD sclr (posedge clk) (0.084:0.084:0.084))
      (HOLD sload (posedge clk) (0.084:0.084:0.084))
      (HOLD asdata (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.238:0.238:0.238) (0.295:0.295:0.295))
        (PORT datab (0.152:0.152:0.152) (0.204:0.204:0.204))
        (PORT datac (0.14:0.14:0.14) (0.186:0.186:0.186))
        (PORT datad (0.14:0.14:0.14) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.105:0.105:0.105) (0.136:0.136:0.136))
        (PORT datab (0.187:0.187:0.187) (0.222:0.222:0.222))
        (PORT datac (0.14:0.14:0.14) (0.187:0.187:0.187))
        (PORT datad (0.134:0.134:0.134) (0.173:0.173:0.173))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.16:0.16:0.16) (0.156:0.156:0.156))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.755:0.755:0.755) (0.775:0.775:0.775))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TFT_CTRL\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.413:0.413:0.413))
        (PORT datab (0.153:0.153:0.153) (0.205:0.205:0.205))
        (PORT datac (0.137:0.137:0.137) (0.183:0.183:0.183))
        (PORT datad (0.137:0.137:0.137) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.17:0.17:0.17) (0.163:0.163:0.163))
        (IOPATH datab combout (0.168:0.168:0.168) (0.167:0.167:0.167))
        (IOPATH datac combout (0.119:0.119:0.119) (0.124:0.124:0.124))
        (IOPATH datad combout (0.068:0.068:0.068) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TFT_CTRL\|TFT_HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.756:0.756:0.756) (0.776:0.776:0.776))
        (PORT d (0.037:0.037:0.037) (0.05:0.05:0.05))
        (IOPATH (posedge clk) q (0.105:0.105:0.105) (0.105:0.105:0.105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.084:0.084:0.084))
    )
  )
)
