Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Payton/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c234349ed85b4b2d827357c021d1ea64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_Traffic_TB_behav xil_defaultlib.FSM_Traffic_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_default
Compiling module xil_defaultlib.FSM_Traffic_default
Compiling module xil_defaultlib.FSM_Traffic_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_Traffic_TB_behav
