[View]
Entity=instructionmemory_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\DataMemory.vhd]
Enabled=1
[file:.\src\InstructionMemory.vhd]
Enabled=1
[file:.\src\ControlUnit.vhd]
Enabled=1
[file:.\src\Multiplexer_8to1.vhd]
Enabled=1
[file:.\src\Multiplexer_8to1_by16.vhd]
Enabled=1
[file:.\src\Multiplexer_2to1.vhd]
Enabled=1
[file:.\src\Adder_16.vhd]
Enabled=1
[file:.\src\ALU_16.vhd]
Enabled=1
[file:.\src\FullAdder.vhd]
Enabled=1
[file:.\src\HalfAdder.vhd]
Enabled=1
[file:.\src\Multiplier_16.vhd]
Enabled=1
[file:.\src\Subtractor_16.vhd]
Enabled=1
[file:.\src\Processor.vhd]
Enabled=1
[file:.\src\Multiplexer_2to1_by16.vhd]
Enabled=1
[file:.\src\SignExtend.vhd]
Enabled=1
[file:.\src\PC_increment.vhd]
Enabled=1
[file:.\src\ProgramCounter.vhd]
Enabled=1
[file:.\src\TestBench\ram_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\ram_TB_runtest.do]
Enabled=1
[file:.\src\ram_tb_Simulation.asdb]
Enabled=1
[file:.\src\ram_tb_Simulation.awc]
Enabled=1
[file:.\src\TestBench\instructionmemory_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\instructionmemory_TB_runtest.do]
Enabled=1
[file:.\src\InstructionMemory_tb_Simulation.asdb]
Enabled=1
[file:.\src\InstructionMemory_tb_Simulation.awc]
Enabled=1
