<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>svml_d_sincos8_core.S source code [glibc_src_2.29/sysdeps/x86_64/fpu/svml_d_sincos8_core.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'glibc_src_2.29/sysdeps/x86_64/fpu/svml_d_sincos8_core.S'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>glibc_src_2.29</a>/<a href='../..'>sysdeps</a>/<a href='..'>x86_64</a>/<a href='./'>fpu</a>/<a href='svml_d_sincos8_core.S.html'>svml_d_sincos8_core.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Function sincos vectorized with AVX-512. Wrapper to AVX2 version.</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2014-2019 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../unix/sysv/linux/x86_64/sysdep.h.html">&lt;sysdep.h&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="svml_d_wrapper_impl.h.html">"svml_d_wrapper_impl.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td>	.text</td></tr>
<tr><th id="23">23</th><td><a class="macro" href="../../x86/sysdep.h.html#76" title=".globl _ZGVeN8vl8l8_sincos; .type _ZGVeN8vl8l8_sincos,@function; .align 1&lt;&lt;4; _ZGVeN8vl8l8_sincos: .cfi_startproc; ;" data-ref="_M/ENTRY">ENTRY</a> (<span class='warning' title="type specifier missing, defaults to &apos;int&apos;"><dfn class="decl def" id="_ZGVeN8vl8l8_sincos" title='_ZGVeN8vl8l8_sincos' data-ref="_ZGVeN8vl8l8_sincos" data-ref-filename="_ZGVeN8vl8l8_sincos">_ZGVeN8vl8l8_sincos</dfn></span>)</td></tr>
<tr><th id="24">24</th><td><span class='error' title="unknown type name &apos;WRAPPER_IMPL_AVX512_fFF&apos;">WRAPPER_IMPL_AVX512_fFF</span> <dfn class="tu decl def" id="_ZGVdN4vl8l8_sincos" title='_ZGVdN4vl8l8_sincos' data-type='int' data-ref="_ZGVdN4vl8l8_sincos" data-ref-filename="_ZGVdN4vl8l8_sincos">_ZGVdN4vl8l8_sincos</dfn><span class='error' title="expected &apos;;&apos; after top level declarator"></span></td></tr>
<tr><th id="25">25</th><td><a class="macro" href="../../x86/sysdep.h.html#86" title=".cfi_endproc; .size _ZGVeN8vl8l8_sincos,.-_ZGVeN8vl8l8_sincos;" data-ref="_M/END">END</a> (_ZGVeN8vl8l8_sincos)</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* AVX512 ISA version as wrapper to AVX2 ISA version (for vector</i></td></tr>
<tr><th id="28">28</th><td><i>   function declared with #pragma omp declare simd notinbranch).  */</i></td></tr>
<tr><th id="29">29</th><td><span class='error' title="expected identifier or &apos;(&apos;">.</span>macro WRAPPER_IMPL_AVX512_fFF_vvv callee</td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="31">31</th><td>        pushq     %rbp</td></tr>
<tr><th id="32">32</th><td>        <a class="macro" href="../../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset 8" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a> (<var>8</var>)</td></tr>
<tr><th id="33">33</th><td>        <a class="macro" href="../../generic/sysdep.h.html#47" title=".cfi_rel_offset %rbp, 0" data-ref="_M/cfi_rel_offset">cfi_rel_offset</a> (%rbp, <var>0</var>)</td></tr>
<tr><th id="34">34</th><td>        movq      %rsp, %rbp</td></tr>
<tr><th id="35">35</th><td>        <a class="macro" href="../../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rbp" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a> (%rbp)</td></tr>
<tr><th id="36">36</th><td>        andq      $-<var>64</var>, %rsp</td></tr>
<tr><th id="37">37</th><td>        subq      $<var>320</var>, %rsp</td></tr>
<tr><th id="38">38</th><td>        vmovups    %zmm0, <var>256</var>(%rsp)</td></tr>
<tr><th id="39">39</th><td>        lea       (%rsp), %rdi</td></tr>
<tr><th id="40">40</th><td>        vmovups   %zmm1, <var>128</var>(%rdi)</td></tr>
<tr><th id="41">41</th><td>        vmovups   %zmm2, <var>192</var>(%rdi)</td></tr>
<tr><th id="42">42</th><td>        lea       <var>64</var>(%rsp), %rsi</td></tr>
<tr><th id="43">43</th><td>        call      <a class="macro" href="../../../include/libc-symbols.h.html#604" title="\callee" data-ref="_M/HIDDEN_JUMPTARGET">HIDDEN_JUMPTARGET</a>(\callee)</td></tr>
<tr><th id="44">44</th><td>        vmovdqu   <var>288</var>(%rsp), %ymm0</td></tr>
<tr><th id="45">45</th><td>        lea       <var>32</var>(%rsp), %rdi</td></tr>
<tr><th id="46">46</th><td>        lea       <var>96</var>(%rsp), %rsi</td></tr>
<tr><th id="47">47</th><td>        call      <a class="macro" href="../../../include/libc-symbols.h.html#604" title="\callee" data-ref="_M/HIDDEN_JUMPTARGET">HIDDEN_JUMPTARGET</a>(\callee)</td></tr>
<tr><th id="48">48</th><td>        movq      <var>128</var>(%rsp), %rdx</td></tr>
<tr><th id="49">49</th><td>        movq      <var>192</var>(%rsp), %rsi</td></tr>
<tr><th id="50">50</th><td>        movq      <var>136</var>(%rsp), %r8</td></tr>
<tr><th id="51">51</th><td>        movq      <var>200</var>(%rsp), %r10</td></tr>
<tr><th id="52">52</th><td>        movq      (%rsp), %rax</td></tr>
<tr><th id="53">53</th><td>        movq      <var>64</var>(%rsp), %rcx</td></tr>
<tr><th id="54">54</th><td>        movq      <var>8</var>(%rsp), %rdi</td></tr>
<tr><th id="55">55</th><td>        movq      <var>72</var>(%rsp), %r9</td></tr>
<tr><th id="56">56</th><td>        movq      %rax, (%rdx)</td></tr>
<tr><th id="57">57</th><td>        movq      %rcx, (%rsi)</td></tr>
<tr><th id="58">58</th><td>        movq      <var>144</var>(%rsp), %rax</td></tr>
<tr><th id="59">59</th><td>        movq      <var>208</var>(%rsp), %rcx</td></tr>
<tr><th id="60">60</th><td>        movq      %rdi, (%r8)</td></tr>
<tr><th id="61">61</th><td>        movq      %r9, (%r10)</td></tr>
<tr><th id="62">62</th><td>        movq      <var>152</var>(%rsp), %rdi</td></tr>
<tr><th id="63">63</th><td>        movq      <var>216</var>(%rsp), %r9</td></tr>
<tr><th id="64">64</th><td>        movq      <var>16</var>(%rsp), %r11</td></tr>
<tr><th id="65">65</th><td>        movq      <var>80</var>(%rsp), %rdx</td></tr>
<tr><th id="66">66</th><td>        movq      <var>24</var>(%rsp), %rsi</td></tr>
<tr><th id="67">67</th><td>        movq      <var>88</var>(%rsp), %r8</td></tr>
<tr><th id="68">68</th><td>        movq      %r11, (%rax)</td></tr>
<tr><th id="69">69</th><td>        movq      %rdx, (%rcx)</td></tr>
<tr><th id="70">70</th><td>        movq      <var>160</var>(%rsp), %r11</td></tr>
<tr><th id="71">71</th><td>        movq      <var>224</var>(%rsp), %rdx</td></tr>
<tr><th id="72">72</th><td>        movq      %rsi, (%rdi)</td></tr>
<tr><th id="73">73</th><td>        movq      %r8, (%r9)</td></tr>
<tr><th id="74">74</th><td>        movq      <var>168</var>(%rsp), %rsi</td></tr>
<tr><th id="75">75</th><td>        movq      <var>232</var>(%rsp), %r8</td></tr>
<tr><th id="76">76</th><td>        movq      <var>32</var>(%rsp), %r10</td></tr>
<tr><th id="77">77</th><td>        movq      <var>96</var>(%rsp), %rax</td></tr>
<tr><th id="78">78</th><td>        movq      <var>40</var>(%rsp), %rcx</td></tr>
<tr><th id="79">79</th><td>        movq      <var>104</var>(%rsp), %rdi</td></tr>
<tr><th id="80">80</th><td>        movq      %r10, (%r11)</td></tr>
<tr><th id="81">81</th><td>        movq      %rax, (%rdx)</td></tr>
<tr><th id="82">82</th><td>        movq      <var>176</var>(%rsp), %r10</td></tr>
<tr><th id="83">83</th><td>        movq      <var>240</var>(%rsp), %rax</td></tr>
<tr><th id="84">84</th><td>        movq      %rcx, (%rsi)</td></tr>
<tr><th id="85">85</th><td>        movq      %rdi, (%r8)</td></tr>
<tr><th id="86">86</th><td>        movq      <var>184</var>(%rsp), %rcx</td></tr>
<tr><th id="87">87</th><td>        movq      <var>248</var>(%rsp), %rdi</td></tr>
<tr><th id="88">88</th><td>        movq      <var>48</var>(%rsp), %r9</td></tr>
<tr><th id="89">89</th><td>        movq      <var>112</var>(%rsp), %r11</td></tr>
<tr><th id="90">90</th><td>        movq      <var>56</var>(%rsp), %rdx</td></tr>
<tr><th id="91">91</th><td>        movq      <var>120</var>(%rsp), %rsi</td></tr>
<tr><th id="92">92</th><td>        movq      %r9, (%r10)</td></tr>
<tr><th id="93">93</th><td>        movq      %r11, (%rax)</td></tr>
<tr><th id="94">94</th><td>        movq      %rdx, (%rcx)</td></tr>
<tr><th id="95">95</th><td>        movq      %rsi, (%rdi)</td></tr>
<tr><th id="96">96</th><td>        movq      %rbp, %rsp</td></tr>
<tr><th id="97">97</th><td>        <a class="macro" href="../../generic/sysdep.h.html#43" title=".cfi_def_cfa_register %rsp" data-ref="_M/cfi_def_cfa_register">cfi_def_cfa_register</a> (%rsp)</td></tr>
<tr><th id="98">98</th><td>        popq      %rbp</td></tr>
<tr><th id="99">99</th><td>        <a class="macro" href="../../generic/sysdep.h.html#45" title=".cfi_adjust_cfa_offset -8" data-ref="_M/cfi_adjust_cfa_offset">cfi_adjust_cfa_offset</a> (-<var>8</var>)</td></tr>
<tr><th id="100">100</th><td>        <a class="macro" href="../../generic/sysdep.h.html#50" title=".cfi_restore %rbp" data-ref="_M/cfi_restore">cfi_restore</a> (%rbp)</td></tr>
<tr><th id="101">101</th><td>        ret</td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="30">else</span></u></td></tr>
<tr><th id="103">103</th><td>        leal    <var>8</var>(%rsp), %r10d</td></tr>
<tr><th id="104">104</th><td>        .cfi_def_cfa <var>10</var>, <var>0</var></td></tr>
<tr><th id="105">105</th><td>        andl    $-<var>64</var>, %esp</td></tr>
<tr><th id="106">106</th><td>        pushq   -<var>8</var>(%r10d)</td></tr>
<tr><th id="107">107</th><td>        pushq   %rbp</td></tr>
<tr><th id="108">108</th><td>        .cfi_escape <var>0x10</var>,<var>0x6</var>,<var>0x2</var>,<var>0x76</var>,<var>0</var></td></tr>
<tr><th id="109">109</th><td>        movl    %esp, %ebp</td></tr>
<tr><th id="110">110</th><td>        pushq   %r12</td></tr>
<tr><th id="111">111</th><td>        leal    -<var>112</var>(%rbp), %esi</td></tr>
<tr><th id="112">112</th><td>        pushq   %r10</td></tr>
<tr><th id="113">113</th><td>        .cfi_escape <var>0xf</var>,<var>0x3</var>,<var>0x76</var>,<var>0x70</var>,<var>0x6</var></td></tr>
<tr><th id="114">114</th><td>        .cfi_escape <var>0x10</var>,<var>0xc</var>,<var>0x2</var>,<var>0x76</var>,<var>0x78</var></td></tr>
<tr><th id="115">115</th><td>        leal    -<var>176</var>(%rbp), %edi</td></tr>
<tr><th id="116">116</th><td>        movq    %rsi, %r12</td></tr>
<tr><th id="117">117</th><td>        pushq   %rbx</td></tr>
<tr><th id="118">118</th><td>        .cfi_escape <var>0x10</var>,<var>0x3</var>,<var>0x2</var>,<var>0x76</var>,<var>0x68</var></td></tr>
<tr><th id="119">119</th><td>        movq    %rdi, %rbx</td></tr>
<tr><th id="120">120</th><td>        subl    $<var>280</var>, %esp</td></tr>
<tr><th id="121">121</th><td>        vmovdqa %ymm1, -<var>208</var>(%ebp)</td></tr>
<tr><th id="122">122</th><td>        vmovdqa %ymm2, -<var>240</var>(%ebp)</td></tr>
<tr><th id="123">123</th><td>        vmovapd %zmm0, -<var>304</var>(%ebp)</td></tr>
<tr><th id="124">124</th><td>        call    HIDDEN_JUMPTARGET(\callee)</td></tr>
<tr><th id="125">125</th><td>        leal    <var>32</var>(%r12), %esi</td></tr>
<tr><th id="126">126</th><td>        vmovupd -<var>272</var>(%ebp), %ymm0</td></tr>
<tr><th id="127">127</th><td>        leal    <var>32</var>(%rbx), %edi</td></tr>
<tr><th id="128">128</th><td>        call    HIDDEN_JUMPTARGET(\callee)</td></tr>
<tr><th id="129">129</th><td>        movl    -<var>208</var>(%ebp), %eax</td></tr>
<tr><th id="130">130</th><td>        vmovsd  -<var>176</var>(%ebp), %xmm0</td></tr>
<tr><th id="131">131</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="132">132</th><td>        movl    -<var>204</var>(%ebp), %eax</td></tr>
<tr><th id="133">133</th><td>        vmovsd  -<var>168</var>(%ebp), %xmm0</td></tr>
<tr><th id="134">134</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="135">135</th><td>        movl    -<var>200</var>(%ebp), %eax</td></tr>
<tr><th id="136">136</th><td>        vmovsd  -<var>160</var>(%ebp), %xmm0</td></tr>
<tr><th id="137">137</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="138">138</th><td>        movl    -<var>196</var>(%ebp), %eax</td></tr>
<tr><th id="139">139</th><td>        vmovsd  -<var>152</var>(%ebp), %xmm0</td></tr>
<tr><th id="140">140</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="141">141</th><td>        movl    -<var>192</var>(%ebp), %eax</td></tr>
<tr><th id="142">142</th><td>        vmovsd  -<var>144</var>(%ebp), %xmm0</td></tr>
<tr><th id="143">143</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="144">144</th><td>        movl    -<var>188</var>(%ebp), %eax</td></tr>
<tr><th id="145">145</th><td>        vmovsd  -<var>136</var>(%ebp), %xmm0</td></tr>
<tr><th id="146">146</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="147">147</th><td>        movl    -<var>184</var>(%ebp), %eax</td></tr>
<tr><th id="148">148</th><td>        vmovsd  -<var>128</var>(%ebp), %xmm0</td></tr>
<tr><th id="149">149</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="150">150</th><td>        movl    -<var>180</var>(%ebp), %eax</td></tr>
<tr><th id="151">151</th><td>        vmovsd  -<var>120</var>(%ebp), %xmm0</td></tr>
<tr><th id="152">152</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="153">153</th><td>        movl    -<var>240</var>(%ebp), %eax</td></tr>
<tr><th id="154">154</th><td>        vmovsd  -<var>112</var>(%ebp), %xmm0</td></tr>
<tr><th id="155">155</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="156">156</th><td>        movl    -<var>236</var>(%ebp), %eax</td></tr>
<tr><th id="157">157</th><td>        vmovsd  -<var>104</var>(%ebp), %xmm0</td></tr>
<tr><th id="158">158</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="159">159</th><td>        movl    -<var>232</var>(%ebp), %eax</td></tr>
<tr><th id="160">160</th><td>        vmovsd  -<var>96</var>(%ebp), %xmm0</td></tr>
<tr><th id="161">161</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="162">162</th><td>        movl    -<var>228</var>(%ebp), %eax</td></tr>
<tr><th id="163">163</th><td>        vmovsd  -<var>88</var>(%ebp), %xmm0</td></tr>
<tr><th id="164">164</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="165">165</th><td>        movl    -<var>224</var>(%ebp), %eax</td></tr>
<tr><th id="166">166</th><td>        vmovsd  -<var>80</var>(%ebp), %xmm0</td></tr>
<tr><th id="167">167</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="168">168</th><td>        movl    -<var>220</var>(%ebp), %eax</td></tr>
<tr><th id="169">169</th><td>        vmovsd  -<var>72</var>(%ebp), %xmm0</td></tr>
<tr><th id="170">170</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="171">171</th><td>        movl    -<var>216</var>(%ebp), %eax</td></tr>
<tr><th id="172">172</th><td>        vmovsd  -<var>64</var>(%ebp), %xmm0</td></tr>
<tr><th id="173">173</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="174">174</th><td>        movl    -<var>212</var>(%ebp), %eax</td></tr>
<tr><th id="175">175</th><td>        vmovsd  -<var>56</var>(%ebp), %xmm0</td></tr>
<tr><th id="176">176</th><td>        vmovsd  %xmm0, (%eax)</td></tr>
<tr><th id="177">177</th><td>        addl    $<var>280</var>, %esp</td></tr>
<tr><th id="178">178</th><td>        popq    %rbx</td></tr>
<tr><th id="179">179</th><td>        popq    %r10</td></tr>
<tr><th id="180">180</th><td>        .cfi_def_cfa <var>10</var>, <var>0</var></td></tr>
<tr><th id="181">181</th><td>        popq    %r12</td></tr>
<tr><th id="182">182</th><td>        popq    %rbp</td></tr>
<tr><th id="183">183</th><td>        leal    -<var>8</var>(%r10), %esp</td></tr>
<tr><th id="184">184</th><td>        .cfi_def_cfa <var>7</var>, <var>8</var></td></tr>
<tr><th id="185">185</th><td>        ret</td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="187">187</th><td>.endm</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><a class="macro" href="../../x86/sysdep.h.html#76" title=".globl _ZGVeN8vvv_sincos_avx2_wrapper; .type _ZGVeN8vvv_sincos_avx2_wrapper,@function; .align 1&lt;&lt;4; _ZGVeN8vvv_sincos_avx2_wrapper: .cfi_startproc; ;" data-ref="_M/ENTRY">ENTRY</a> (<a class="macro" href="multiarch/svml_d_sincos8_core-avx2.S.html#19" title="_ZGVeN8vvv_sincos_avx2_wrapper" data-ref="_M/_ZGVeN8vvv_sincos">_ZGVeN8vvv_sincos</a>)</td></tr>
<tr><th id="190">190</th><td><span class='error' title="unknown type name &apos;WRAPPER_IMPL_AVX512_fFF_vvv&apos;">WRAPPER_IMPL_AVX512_fFF_vvv</span> <dfn class="tu decl def" id="_ZGVdN4vl8l8_sincos" title='_ZGVdN4vl8l8_sincos' data-type='int' data-ref="_ZGVdN4vl8l8_sincos" data-ref-filename="_ZGVdN4vl8l8_sincos">_ZGVdN4vl8l8_sincos</dfn><span class='error' title="expected &apos;;&apos; after top level declarator"></span></td></tr>
<tr><th id="191">191</th><td><a class="macro" href="../../x86/sysdep.h.html#86" title=".cfi_endproc; .size _ZGVeN8vvv_sincos_avx2_wrapper,.-_ZGVeN8vvv_sincos_avx2_wrapper;" data-ref="_M/END">END</a> (<a class="macro" href="multiarch/svml_d_sincos8_core-avx2.S.html#19" title="_ZGVeN8vvv_sincos_avx2_wrapper" data-ref="_M/_ZGVeN8vvv_sincos">_ZGVeN8vvv_sincos</a>)</td></tr>
<tr><th id="192">192</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='multiarch/svml_d_sincos8_core-avx2.S.html'>glibc_src_2.29/sysdeps/x86_64/fpu/multiarch/svml_d_sincos8_core-avx2.S</a><br/>Generated on <em>2020-Feb-26</em> from project glibc_src_2.29 revision <em>2.29</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
