<?xml version="1.0" encoding="UTF-8"?>
<module id="EDC" HW_revision="" XML_version="1" description="Error Detection and Correction">
   <register id="L2EDSTAT" acronym="L2EDSTAT" offset="0x4" width="32" description="L2 Error Detection Status Register">
      <bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="BITPOS" width="8" begin="23" end="16" resetval="0" description="Position of single bit error 0 - 255" range="0 - 256" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="NERR" width="2" begin="9" end="8" resetval="0" description="Number of bits in error" range="0  3" rwaccess="R">
         
         <bitenum id="1BIT" value="0" token="1BIT" description="Single Bit Error" />
         <bitenum id="2BIT" value="1" token="2BIT" description="Double Bit Error" />
         <bitenum id="PERROR" value="3" token="PERROR" description="Error in the parity value (256-bit data is correct)" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="DMAERR" width="1" begin="6" end="6" resetval="0" description="Parity error occurred during DMA Access?" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="Parity Error Occured during DMA Access" />
         <bitenum id="NO" value="0" token="NO" description="No Parity Error Occured during DMA Access" />
      </bitfield>
      <bitfield id="IERR" width="1" begin="5" end="5" resetval="0" description="Parity error occured during CPU/L1P access" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="Parity Error Occured during CPU/L1P Access" />
         <bitenum id="NO" value="0" token="NO" description="No Parity Error Occured during CPU/L1P Access" />
      </bitfield>
      <bitfield id="DERR" width="1" begin="4" end="4" resetval="0" description="Parity error occured during CPU/L1D data access" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="Parity Error Occured during CPU/L1D Data Access" />
         <bitenum id="NO" value="0" token="NO" description="No Parity Error Occured during CPU/L1D Data Access" />
      </bitfield>
      <bitfield id="SUSP" width="1" begin="3" end="3" resetval="0" description="EDC Parity generation logic suspended" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Logic Suspended?" />
         <bitenum id="NO" value="0" token="NO" description="EDC Logic Suspended?" />
      </bitfield>
      <bitfield id="LOGICDIS" width="1" begin="2" end="2" resetval="1" description="EDC Parity generation logic disable" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Logic Disabled" />
         <bitenum id="NO" value="0" token="NO" description="EDC Logic Disabled" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="LOGICEN" width="1" begin="0" end="0" resetval="0" description="EDC Parity generation logic enable" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Logic Enabled" />
         <bitenum id="NO" value="0" token="NO" description="EDC Logic Enabled" />
      </bitfield>
   </register>
   <register id="L2EDCMD" acronym="L2EDCMD" offset="0x8" width="32" description="L2 Error Detection Command Register">
      <bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="DMACLR" width="1" begin="6" end="6" resetval="0" description="Clear Parity Error DMA Access Bit DMAERR" range="" rwaccess="W">
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear parity error CPU/L1P access bit IERR " />
      </bitfield>
      <bitfield id="ICLR" width="1" begin="5" end="5" resetval="0" description="Clear parity error CPU/L1P access bit IERR" range="" rwaccess="W">
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear parity error CPU/L1P access bit IERR " />
      </bitfield>
      <bitfield id="DCLR" width="1" begin="4" end="4" resetval="0" description="Clear CPU/L1D data access error bit DERR" range="" rwaccess="W">
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear parity error CPU/L1D data access bit DERR" />
      </bitfield>
      <bitfield id="SUSP" width="1" begin="3" end="3" resetval="0" description="Suspend EDC parity generation logic" range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Suspend EDC Logic" />
      </bitfield>
      <bitfield id="LOGICDIS" width="1" begin="2" end="2" resetval="1" description="Disable EDC parity generation logic" range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Disable EDC Logic" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="LOGICEN" width="1" begin="0" end="0" resetval="0" description="Enable EDC parity generation logic " range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Enable EDC Logic" />
      </bitfield>
   </register>
   <register id="L2EDADDR" acronym="L2EDADDR" offset="0xC" width="32" description="L2 Error Detection Address Register">
      <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="Address of the 256 bits in which a parity error occured (5 LSBs assumed to be 00000b)" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="L2WAY" width="2" begin="4" end="3" resetval="0" description="The 'way' of L2 Cache the error occurred in." range="0  3" rwaccess="R">
         
         <bitenum id="WAY0" value="0" token="WAY0" description="Way 0" />
         <bitenum id="WAY1" value="1" token="WAY1" description="Way 1" />
         <bitenum id="WAY2" value="2" token="WAY2" description="Way 2" />
         <bitenum id="WAY3" value="3" token="WAY3" description="Way 3" />
      </bitfield>
      <bitfield id="_RESV" width="2" begin="2" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SRAM" width="1" begin="0" end="0" resetval="0" description="Error Detected in L2 SRAM or L2 Cache" range="" rwaccess="R">
         
         <bitenum id="L2CACHE" value="0" token="L2CACHE" description="Error Detected in L2 Cache" />
         <bitenum id="L2SRAM" value="1" token="L2SRAM" description="Error Detected in L2 Memory" />
      </bitfield>
   </register>
   <register id="L2EDCPEC" acronym="L2EDCPEC" offset="0x18" width="32" description="L2 Error Detection - Correctable Parity Error Count">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CNT" width="8" begin="7" end="0" resetval="0" description="L2 EDC Correctable Error Count" range="" rwaccess="RC">
         
      </bitfield>
   </register>
   <register id="L2EDNPEC" acronym="L2EDNPEC" offset="0x1C" width="32" description="L2 Error Detection - Non-Correctable Parity Error Count">
      <bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="CNT" width="8" begin="7" end="0" resetval="0" description="L2 EDC Non-Correctable Error Count" range="" rwaccess="RC">
         
      </bitfield>
   </register>
   <register id="L2EDEN0" acronym="L2EDEN0" offset="0x10" width="32" description="L2 Error Dection Enable Map 0 Register">
      <bitfield id="EN" width="32" begin="31" end="0" resetval="0" description="Enable Page 0 to 31 for L2 Error Detection UMAP0" range="" rwaccess="RW">
         
         <bitenum id="EN" value="1" token="EN" description="Enable Page" />
         <bitenum id="DIS" value="0" token="DIS" description="Disable Page" />
      </bitfield>
   </register>
   <register id="L2EDEN1" acronym="L2EDEN1" offset="0x14" width="32" description="L2 Error Dection Enable Map 1 Register">
      <bitfield id="EN" width="32" begin="31" end="0" resetval="0" description="Enable Page 0 to 31 for L2 Error Detection UMAP1" range="" rwaccess="RW">
         
         <bitenum id="EN" value="1" token="EN" description="Enable Page" />
         <bitenum id="DIS" value="0" token="DIS" description="Disable Page" />
      </bitfield>
   </register>
   <register id="L1PEDSTAT" acronym="L1PEDSTAT" offset="0x404" width="32" description="L1P Error Detection Status Register">
      <bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="DMAERR" width="1" begin="6" end="6" resetval="0" description="Parity error occured during DMA Access to L1P SRAM" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="Parity Error Occured during DMA Access to L1P SRAM" />
         <bitenum id="NO" value="0" token="NO" description="No Parity Error Occured during DMA Access to L1P SRAM" />
      </bitfield>
      <bitfield id="IERR" width="1" begin="5" end="5" resetval="0" description="Parity error occured during program fetch" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="Parity Error Occured during Program Fetch" />
         <bitenum id="NO" value="0" token="NO" description="No Parity Error Occured during Program Fetch" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SUSP" width="1" begin="3" end="3" resetval="0" description="EDC detection logic suspended" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Detection Logic Suspended?" />
         <bitenum id="NO" value="0" token="NO" description="EDCDetection  Logic Suspended?" />
      </bitfield>
      <bitfield id="LOGICDIS" width="1" begin="2" end="2" resetval="1" description="EDC detection logic disabled" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Detection Logic Disabled" />
         <bitenum id="NO" value="0" token="NO" description="EDC Detection Logic Disabled" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="LOGICEN" width="1" begin="0" end="0" resetval="0" description="EDC detection logic enable" range="" rwaccess="R">
         
         <bitenum id="YES" value="1" token="YES" description="EDC Detection Logic Enabled" />
         <bitenum id="NO" value="0" token="NO" description="EDC Detection Logic Enabled" />
      </bitfield>
   </register>
   <register id="L1PEDCMD" acronym="L1PEDCMD" offset="0x408" width="32" description="L1P Error Detection Command Register">
      <bitfield id="_RESV" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="DMACLR" width="1" begin="6" end="6" resetval="0" description="Clear Parity Error DMA Access Bit DMAERR" range="" rwaccess="W">
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear Parity Error CPU/L1P Access Bit IERR" />
      </bitfield>
      <bitfield id="ICLR" width="1" begin="5" end="5" resetval="0" description="Clear Program Fetch Parity Error Bit IERR" range="" rwaccess="W">
         
         <bitenum id="CLR" value="1" token="CLR" description="Clear Program Fetch Parity Error Bit IERR" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="4" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="SUSP" width="1" begin="3" end="3" resetval="0" description="Suspend EDC Error Detect Logic" range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Suspend EDC Error Detect Logic" />
      </bitfield>
      <bitfield id="LOGICDIS" width="1" begin="2" end="2" resetval="1" description="Disable EDC Error Detect Logic" range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Disable EDC Error Detect Logic" />
      </bitfield>
      <bitfield id="_RESV" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="LOGICEN" width="1" begin="0" end="0" resetval="0" description="Enable EDC Error Detect Logic " range="" rwaccess="W">
         
         <bitenum id="YES" value="1" token="YES" description="Enable EDC Error Detect Logic" />
      </bitfield>
   </register>
   <register id="L1PEDADDR" acronym="L1PEDADDR" offset="0x40C" width="32" description="L1P Error Detection Address Register">
      <bitfield id="ADDR" width="27" begin="31" end="5" resetval="0" description="Address of the 256 bits in which a parity error occured (5 LSBs assumed to be 00000b)" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="Reserved" width="4" begin="4" end="1" resetval="0" description="" range="" rwaccess="N">
      </bitfield>
      <bitfield id="SRAM" width="1" begin="0" end="0" resetval="0" description="Error Detected in L1P SRAM or L1P Cache" range="" rwaccess="R">
         
         <bitenum id="L1PCACHE" value="0" token="L1PCACHE" description="Error Detected in L1P Cache" />
         <bitenum id="L1PSRAM" value="1" token="L1PSRAM" description="Error Detected in L1P Memory" />
      </bitfield>
   </register>
</module>
