# FPGA_Image_Denoising
Hardware implementation of an image cleaning block using Median Filtering algorithm. Features real-time RGB processing and pipelined architecture in VHDL.
