{"Source Block": ["oh/common/hdl/clock_divider.v@67:81@HdlStmProcess", "   assign negedge_match    = (counter[7:0]=={1'b0,divcfg_dec[7:1]}); \n   assign posedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]}));\n   assign negedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]} + \n\t\t\t\t\t     {1'b0,divcfg_dec[7:1]})); \n\t\t\t      \n   always @ (posedge clkin)\n     if(posedge_match)\n       clkout_reg <= 1'b1;\n     else if(negedge_match)\n       clkout_reg <= 1'b0;\n  \n   assign clkout    = div1_sel ? clkin : clkout_reg;\n \n   assign clkout90_div4_in = posedge90_match ? 1'b1 :\n                             negedge90_match ? 1'b0 :\n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@64:75", "\t counter[7:0] <= (counter[7:0] + 8'b000001);\n   \n   assign posedge_match    = (counter[7:0]==divcfg_dec[7:0]);\n   assign negedge_match    = (counter[7:0]=={1'b0,divcfg_dec[7:1]}); \n   assign posedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]}));\n   assign negedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]} + \n\t\t\t\t\t     {1'b0,divcfg_dec[7:1]})); \n\t\t\t      \n   always @ (posedge clkin)\n     if(posedge_match)\n       clkout_reg <= 1'b1;\n     else if(negedge_match)\n"], ["oh/common/hdl/clock_divider.v@63:73", "       else\n\t counter[7:0] <= (counter[7:0] + 8'b000001);\n   \n   assign posedge_match    = (counter[7:0]==divcfg_dec[7:0]);\n   assign negedge_match    = (counter[7:0]=={1'b0,divcfg_dec[7:1]}); \n   assign posedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]}));\n   assign negedge90_match  = (counter[7:0]==({2'b00,divcfg_dec[7:2]} + \n\t\t\t\t\t     {1'b0,divcfg_dec[7:1]})); \n\t\t\t      \n   always @ (posedge clkin)\n     if(posedge_match)\n"]], "Diff Content": {"Delete": [[72, "   always @ (posedge clkin)\n"], [73, "     if(posedge_match)\n"]], "Add": [[73, "   always @ (posedge clkin or posedge reset)\n"], [73, "     if(reset)\n"], [73, "       clkout_reg <= 1'b0;   \n"], [73, "     else if(posedge_match)\n"]]}}