;redcode
;assert 1
	SPL 0, -80
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -100, -600
	SUB @-857, 300
	MOV 270, -62
	SUB @121, -103
	SPL 0, <802
	SUB 300, 90
	SLT 20, @12
	SLT 20, @12
	SUB @127, 100
	SLT @100, @6
	SLT 700, -0
	SUB 30, 9
	ADD 270, 60
	DJN -101, @-20
	SPL 0, <802
	SUB @0, @2
	ADD 210, 60
	ADD 30, 9
	SUB -7, <120
	SUB @0, @802
	MOV -1, <-26
	SPL 0, <802
	MOV 270, -62
	SUB 700, -0
	SUB -7, <120
	ADD 270, 60
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SLT -702, -10
	SLT -702, -10
	SUB @10, -0
	ADD 210, 60
	SUB 270, 60
	SUB @127, 100
	ADD 210, 60
	SUB -7, <-20
	SUB -7, <-20
	SPL 0, -80
	SPL 0, -80
	SUB @0, @2
	SUB -7, <121
	SPL 0, <802
	SPL 0, <802
	ADD @100, @6
	MOV -1, <-20
