
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004621                       # Number of seconds simulated
sim_ticks                                  4620517500                       # Number of ticks simulated
final_tick                                 4620517500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61594                       # Simulator instruction rate (inst/s)
host_op_rate                                    71215                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              160808941                       # Simulator tick rate (ticks/s)
host_mem_usage                                2326504                       # Number of bytes of host memory used
host_seconds                                    28.73                       # Real time elapsed on the host
sim_insts                                     1769774                       # Number of instructions simulated
sim_ops                                       2046213                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3251136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3233600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6550464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4312576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4312576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           50799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           50525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         67384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           7161103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         703630275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           7064144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         699835029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1417690551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      7161103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      7064144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14225246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       933353461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            933353461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       933353461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          7161103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        703630275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          7064144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        699835029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351044012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      102352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67384                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6550528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4311296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6550528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4312576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4135                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4620505500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67384                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    680.478667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   571.515437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.174290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          617      3.87%      3.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1023      6.41%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          926      5.80%     16.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          894      5.60%     21.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4801     30.08%     51.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          526      3.30%     55.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          516      3.23%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          497      3.11%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6161     38.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.357211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.258468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    507.284787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4201     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.031414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.028201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.344941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4167     99.17%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.19%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4202                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1201996250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3121096250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  511760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11743.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30493.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1417.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       933.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1417.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    933.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    92749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61004                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27221.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 60124680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32806125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               397043400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              217416960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            301576080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2664251820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            433440750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             4106659815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            889.367462                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    690403500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     154180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3775893750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 60464880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 32991750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               400787400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              218687040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            301576080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2657583675                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            439310250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             4111401075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            890.387755                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    697445000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     154180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3765928750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  28829                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            28829                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1102                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               25277                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  22790                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.161016                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    535                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               139                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.workload.num_syscalls                  18                       # Number of system calls
system.cpu0.numCycles                         9241036                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            144347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        906797                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      28829                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             23325                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      9054286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2300                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          550                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   127113                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  521                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           9200391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.115568                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.835805                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 8986736     97.68%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   20694      0.22%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   28257      0.31%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   18425      0.20%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   18799      0.20%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   36159      0.39%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   18839      0.20%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   18091      0.20%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   54391      0.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9200391                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.003120                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.098127                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   61802                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              9003420                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    14331                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               119688                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1150                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               1058724                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  1150                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  102760                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                4930433                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles           776                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    92884                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              4072388                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1055627                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   30                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   133                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents               4056854                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             758761                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              2079155                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1467835                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             1536                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               726748                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   32012                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   710474                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6854                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             409439                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              188                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             195                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1049848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 77                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1043435                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              207                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          22457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        30125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            58                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      9200391                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.113412                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.636125                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            8721940     94.80%     94.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             260189      2.83%     97.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             110521      1.20%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              16656      0.18%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              17599      0.19%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              24321      0.26%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              24628      0.27%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              23829      0.26%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                708      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9200391                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   3321     95.82%     95.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    6      0.17%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    75      2.16%     98.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   64      1.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              630      0.06%      0.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               627147     60.10%     60.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  32      0.00%     60.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   64      0.01%     60.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                487      0.05%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6257      0.60%     60.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             408818     39.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1043435                       # Type of FU issued
system.cpu0.iq.rate                          0.112913                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       3466                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003322                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          11289504                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1071164                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1039459                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               1430                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              1241                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          674                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1045552                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    719                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             620                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2807                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2157                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1150                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3554                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              4925749                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1049925                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               47                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6854                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              409439                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    15                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              4925717                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           276                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1125                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1401                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1041224                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5884                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2211                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      414358                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   25539                       # Number of branches executed
system.cpu0.iew.exec_stores                    408474                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.112674                       # Inst execution rate
system.cpu0.iew.wb_sent                       1040618                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1040133                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   164494                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   201469                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.112556                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.816473                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          24116                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1131                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      9196499                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.111543                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.626566                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      8721795     94.84%     94.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       247778      2.69%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       127686      1.39%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        16906      0.18%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13596      0.15%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        26073      0.28%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        13074      0.14%     99.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        27980      0.30%     99.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1611      0.02%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9196499                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              887259                       # Number of instructions committed
system.cpu0.commit.committedOps               1025809                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        411329                       # Number of memory references committed
system.cpu0.commit.loads                         4047                       # Number of loads committed
system.cpu0.commit.membars                          0                       # Number of memory barriers committed
system.cpu0.commit.branches                     24492                       # Number of branches committed
system.cpu0.commit.fp_insts                       497                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1025255                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 304                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          236      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          613794     59.84%     59.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             29      0.00%     59.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              63      0.01%     59.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           358      0.03%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4047      0.39%     60.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        407282     39.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1025809                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1611                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    10244813                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2103817                       # The number of ROB writes
system.cpu0.timesIdled                            334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     887259                       # Number of Instructions Simulated
system.cpu0.committedOps                      1025809                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             10.415263                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       10.415263                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.096013                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.096013                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1443807                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 605604                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1100                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     509                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   125358                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  135827                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 466681                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     1                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements            49778                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1009.231268                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             361506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            50802                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.115980                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        126036250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1009.231268                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.985577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          918                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           875654                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          875654                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4950                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       356556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        356556                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data       361506                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          361506                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       361506                       # number of overall hits
system.cpu0.dcache.overall_hits::total         361506                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          224                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          224                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        50696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50696                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        50920                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         50920                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        50920                       # number of overall misses
system.cpu0.dcache.overall_misses::total        50920                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     18865000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     18865000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4222107250                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4222107250                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4240972250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4240972250                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4240972250                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4240972250                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5174                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       407252                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       407252                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       412426                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       412426                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       412426                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       412426                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.043293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043293                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.124483                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.124483                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.123465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123465                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.123465                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123465                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 84218.750000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84218.750000                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 83282.847759                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83282.847759                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 83286.964847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83286.964847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 83286.964847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83286.964847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          416                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        49702                       # number of writebacks
system.cpu0.dcache.writebacks::total            49702                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          116                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          117                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          108                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        50695                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        50695                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        50803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        50803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        50803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        50803                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10135250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10135250                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4123661750                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4123661750                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   4133797000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4133797000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   4133797000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4133797000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.020874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020874                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.124481                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124481                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.123181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.123181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.123181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.123181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 93844.907407                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93844.907407                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 81342.573232                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81342.573232                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 81369.151428                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81369.151428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 81369.151428                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81369.151428                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              142                       # number of replacements
system.cpu0.icache.tags.tagsinuse          404.439545                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             126387                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              548                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           230.633212                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   404.439545                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.789921                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.789921                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           254774                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          254774                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       126387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         126387                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       126387                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          126387                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       126387                       # number of overall hits
system.cpu0.icache.overall_hits::total         126387                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          726                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          726                       # number of overall misses
system.cpu0.icache.overall_misses::total          726                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     55621500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     55621500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     55621500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     55621500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     55621500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     55621500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       127113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       127113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       127113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       127113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       127113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       127113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005711                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005711                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005711                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005711                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 76613.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76613.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 76613.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76613.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 76613.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76613.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          575                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   143.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          548                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          548                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          548                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          548                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          548                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          548                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     43997750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43997750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     43997750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43997750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     43997750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43997750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004311                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004311                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004311                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004311                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 80287.864964                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 80287.864964                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 80287.864964                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 80287.864964                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 80287.864964                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 80287.864964                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu0.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu0.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  28740                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            28740                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1108                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               25174                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  22693                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.144594                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    527                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               140                       # Number of incorrect RAS predictions.
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.workload.num_syscalls                  18                       # Number of system calls
system.cpu1.numCycles                         9241036                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            143849                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        902195                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      28740                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             23220                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      9055321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2322                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        13                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          476                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   126488                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  529                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           9200869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.114986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.833752                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 8988296     97.69%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   20586      0.22%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   28090      0.31%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   18348      0.20%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   18716      0.20%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   35952      0.39%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   18737      0.20%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18034      0.20%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   54110      0.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             9200869                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.003110                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.097629                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   61767                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              9004546                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    14339                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               119056                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1161                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               1053679                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  1161                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  102509                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                4939039                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           758                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    92469                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              4064933                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1050586                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   28                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   142                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents               4049468                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             755397                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2069309                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1460612                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups             1506                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               722999                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   32398                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   706601                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6874                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             407271                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              184                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             185                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1044664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1038257                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              209                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          22745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        30345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      9200869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.112843                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.634674                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8724926     94.83%     94.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             258777      2.81%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             109932      1.19%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              16568      0.18%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              17506      0.19%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              24204      0.26%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              24539      0.27%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              23702      0.26%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                715      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        9200869                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3296     95.67%     95.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    6      0.17%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    79      2.29%     98.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   64      1.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              646      0.06%      0.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               624104     60.11%     60.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  32      0.00%     60.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   64      0.01%     60.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                480      0.05%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6300      0.61%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             406631     39.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1038257                       # Type of FU issued
system.cpu1.iq.rate                          0.112353                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3445                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003318                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          11279618                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1066289                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1034198                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               1419                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes              1209                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          665                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1040342                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    714                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             606                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2827                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1161                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   3562                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              4934205                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1044730                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               43                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6874                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              407271                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    17                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents              4934171                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           274                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1419                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1035981                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 5911                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2276                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                      412182                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   25450                       # Number of branches executed
system.cpu1.iew.exec_stores                    406271                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.112107                       # Inst execution rate
system.cpu1.iew.wb_sent                       1035358                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1034863                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   163876                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   200747                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.111986                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.816331                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          24326                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1142                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      9196950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.110950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.624975                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8724789     94.87%     94.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       246431      2.68%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       126989      1.38%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16835      0.18%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        13532      0.15%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        25926      0.28%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        13013      0.14%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        27826      0.30%     99.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1609      0.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9196950                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              882515                       # Number of instructions committed
system.cpu1.commit.committedOps               1020404                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        409121                       # Number of memory references committed
system.cpu1.commit.loads                         4047                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                     24382                       # Number of branches committed
system.cpu1.commit.fp_insts                       497                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1019850                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 304                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          236      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          610597     59.84%     59.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             29      0.00%     59.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              63      0.01%     59.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           358      0.04%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4047      0.40%     60.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        405074     39.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1020404                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1609                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    10240071                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2093449                       # The number of ROB writes
system.cpu1.timesIdled                            340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          40167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                     882515                       # Number of Instructions Simulated
system.cpu1.committedOps                      1020404                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             10.471251                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       10.471251                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.095500                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.095500                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1436480                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 602611                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     1085                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     500                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   124834                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  135216                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 464366                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     1                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            49505                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1009.380421                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             359585                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.116408                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        125963250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1009.380421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.985723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          920                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           870995                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          870995                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4960                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       354625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        354625                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data       359585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          359585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       359585                       # number of overall hits
system.cpu1.dcache.overall_hits::total         359585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          229                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        50419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        50419                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        50648                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         50648                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        50648                       # number of overall misses
system.cpu1.dcache.overall_misses::total        50648                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     20106250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     20106250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4224147500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4224147500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   4244253750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4244253750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   4244253750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4244253750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         5189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         5189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       405044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       405044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       410233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       410233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       410233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       410233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.044132                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044132                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.124478                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.124478                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.123462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.123462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.123462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.123462                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 87800.218341                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87800.218341                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 83780.866340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83780.866340                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 83799.039449                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83799.039449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 83799.039449                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83799.039449                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          561                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        49426                       # number of writebacks
system.cpu1.dcache.writebacks::total            49426                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          117                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          118                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          112                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        50418                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        50418                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        50530                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50530                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        50530                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50530                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     10842000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10842000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   4126853000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4126853000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4137695000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4137695000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4137695000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4137695000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.021584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.124475                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124475                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.123174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.123174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.123174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.123174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 96803.571429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96803.571429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 81852.770836                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81852.770836                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 81885.909361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81885.909361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 81885.909361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81885.909361                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              137                       # number of replacements
system.cpu1.icache.tags.tagsinuse          399.452013                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             125765                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              538                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           233.763941                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   399.452013                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.780180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.780180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           253512                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          253512                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       125765                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         125765                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       125765                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          125765                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       125765                       # number of overall hits
system.cpu1.icache.overall_hits::total         125765                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          722                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          722                       # number of overall misses
system.cpu1.icache.overall_misses::total          722                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     54633749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     54633749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     54633749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     54633749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     54633749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     54633749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       126487                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       126487                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       126487                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       126487                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       126487                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       126487                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.005708                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005708                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.005708                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005708                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.005708                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005708                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 75670.012465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75670.012465                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 75670.012465                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75670.012465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 75670.012465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75670.012465                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          184                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          184                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          538                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          538                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          538                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          538                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          538                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          538                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     42932751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42932751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     42932751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42932751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     42932751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42932751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004253                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004253                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004253                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004253                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004253                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 79800.652416                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79800.652416                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 79800.652416                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79800.652416                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 79800.652416                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79800.652416                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.fast_writes            0                       # number of fast writes performed
system.cpu1.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu1.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     68559                       # number of replacements
system.l2.tags.tagsinuse                 26773.453544                       # Cycle average of tags in use
system.l2.tags.total_refs                         131                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.001306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    26416.177317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       147.014861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        29.910251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       148.657063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        31.694053                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.806158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.817061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         31744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10691                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1813790                       # Number of tag accesses
system.l2.tags.data_accesses                  1813790                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                   3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   4                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      66                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            99128                       # number of Writeback hits
system.l2.Writeback_hits::total                 99128                       # number of Writeback hits
system.l2.demand_hits::cpu0.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    4                       # number of demand (read+write) hits
system.l2.demand_hits::total                       66                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu0.data                   3                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                   4                       # number of overall hits
system.l2.overall_hits::total                      66                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               517                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               105                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               510                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               108                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1240                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu0.data           50695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           50418                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101113                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                517                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              50800                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              50526                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102353                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               517                       # number of overall misses
system.l2.overall_misses::cpu0.data             50800                       # number of overall misses
system.l2.overall_misses::cpu1.inst               510                       # number of overall misses
system.l2.overall_misses::cpu1.data             50526                       # number of overall misses
system.l2.overall_misses::total                102353                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     43121750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9991750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     42094250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data     10680000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       105887750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data   4070920750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data   4075862500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8146783250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43121750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data   4080912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     42094250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   4086542500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8252671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43121750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data   4080912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     42094250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   4086542500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8252671000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1306                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        99128                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             99128                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         50695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         50418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101113                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              548                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            50803                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            50530                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102419                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             548                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           50803                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           50530                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102419                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.943431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.947955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.949464                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.943431                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.999941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.947955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.999921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999356                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.943431                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.999941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.947955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.999921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999356                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 83407.640232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 95159.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 82537.745098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 98888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85393.346774                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 80302.214222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 80841.415764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80571.076419                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 83407.640232                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 80332.923228                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 82537.745098                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 80879.992479                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80629.497914                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 83407.640232                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 80332.923228                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 82537.745098                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 80879.992479                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80629.497914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                67384                       # number of writebacks
system.l2.writebacks::total                     67384                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu0.inst          517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1240                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data        50695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data        50418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101113                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data         50800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         50526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102353                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data        50800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        50526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102353                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     36656250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8674750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst     35709250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      9322000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     90362250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data   3436878250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data   3445250000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6882128250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     36656250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data   3445553000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     35709250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   3454572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6972490500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     36656250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data   3445553000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     35709250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   3454572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6972490500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.943431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.947955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.949464                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.943431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.999941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.947955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.999921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.943431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.999941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.947955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.999921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999356                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 70901.837524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 82616.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 70018.137255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 86314.814815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72872.782258                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 67795.211559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 68333.730017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68063.733150                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 70901.837524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67825.846457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 70018.137255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 68372.164826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68121.994470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 70901.837524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67825.846457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 70018.137255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 68372.164826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68121.994470                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1240                       # Transaction distribution
system.membus.trans_dist::ReadResp               1240                       # Transaction distribution
system.membus.trans_dist::Writeback             67384                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101112                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       272087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       272087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 272087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10863040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10863040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10863040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            169736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              169736                       # Request fanout histogram
system.membus.reqLayer4.occupancy           446142000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          541547000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1306                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1306                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            99128                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       151307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       150485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                303964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        35072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      6432256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      6397120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12898880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           201547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 201547    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             201547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          199901500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            917250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87378500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            902749                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          86603500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
