{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698852926590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698852926602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:35:26 2023 " "Processing started: Wed Nov 01 18:35:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698852926602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852926602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bldc_esc -c bldc_esc " "Command: quartus_map --read_settings_files=on --write_settings_files=off bldc_esc -c bldc_esc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852926602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698852927395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698852927396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698852940587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852940587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bldc_esc.v 1 1 " "Found 1 design units, including 1 entities, in source file bldc_esc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bldc_esc " "Found entity 1: bldc_esc" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698852940596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852940596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bldc_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bldc_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bldc_motor " "Found entity 1: test_bldc_motor" {  } { { "test_bldc_motor.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/test_bldc_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698852940599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852940599 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(16) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(16): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698852940601 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(106) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(106): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698852940602 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(107) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(107): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 107 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698852940602 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(108) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(108): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698852940602 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(113) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(113): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 113 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698852940602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bldc_esc " "Elaborating entity \"bldc_esc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698852940674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bldc_esc.v(31) " "Verilog HDL assignment warning at bldc_esc.v(31): truncated value with size 32 to match size of target (16)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698852940689 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bldc_esc.v(137) " "Verilog HDL assignment warning at bldc_esc.v(137): truncated value with size 32 to match size of target (16)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698852940689 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bldc_esc.v(152) " "Verilog HDL assignment warning at bldc_esc.v(152): truncated value with size 16 to match size of target (8)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698852940689 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bldc_esc.v(167) " "Verilog HDL assignment warning at bldc_esc.v(167): truncated value with size 32 to match size of target (8)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698852940689 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "previous_error bldc_esc.v(157) " "Verilog HDL Always Construct warning at bldc_esc.v(157): inferring latch(es) for variable \"previous_error\", which holds its previous value in one or more paths through the always construct" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698852940689 "|bldc_esc"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698852941765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698852942122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698852942591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698852942591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698852942918 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698852942918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698852942918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698852942918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698852942934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 18:35:42 2023 " "Processing ended: Wed Nov 01 18:35:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698852942934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698852942934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698852942934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698852942934 ""}
