# compile vhdl design source files
vhdl xil_defaultlib  "../../../problem2_structural.srcs/sources_1/new/prob2_structural.vhd"
vhdl xil_defaultlib  "../../../problem2_structural.srcs/sim_1/new/prob2_structural_tb.vhd"

# Do not sort compile order
nosort
