Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Fri Jul 25 17:02:23 2025
| Host         : Azat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file transmitter_timing_summary_routed.rpt -pb transmitter_timing_summary_routed.pb -rpx transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : transmitter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.063        0.000                      0                  186        0.211        0.000                      0                  186        3.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.063        0.000                      0                  186        0.211        0.000                      0                  186        3.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.211ns (27.108%)  route 3.256ns (72.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.525    10.388    shift_reg[31]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671    13.435    clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[0]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.412    13.451    shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.211ns (27.108%)  route 3.256ns (72.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.525    10.388    shift_reg[31]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671    13.435    clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[1]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.412    13.451    shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.211ns (27.108%)  route 3.256ns (72.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.525    10.388    shift_reg[31]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671    13.435    clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[8]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.412    13.451    shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.211ns (27.108%)  route 3.256ns (72.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.525    10.388    shift_reg[31]_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.671    13.435    clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[9]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X113Y76        FDRE (Setup_fdre_C_CE)      -0.412    13.451    shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.211ns (26.929%)  route 3.286ns (73.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.555    10.418    shift_reg[31]_i_1_n_0
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.674    13.438    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X112Y78        FDRE (Setup_fdre_C_CE)      -0.376    13.490    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.211ns (26.929%)  route 3.286ns (73.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.555    10.418    shift_reg[31]_i_1_n_0
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.674    13.438    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[19]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X112Y78        FDRE (Setup_fdre_C_CE)      -0.376    13.490    shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.211ns (26.929%)  route 3.286ns (73.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.555    10.418    shift_reg[31]_i_1_n_0
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.674    13.438    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[26]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X112Y78        FDRE (Setup_fdre_C_CE)      -0.376    13.490    shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.211ns (26.929%)  route 3.286ns (73.071%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.735     9.710    FSM_sequential_state[2]_i_3_n_0
    SLICE_X112Y78        LUT5 (Prop_lut5_I0_O)        0.153     9.863 r  shift_reg[31]_i_1/O
                         net (fo=32, routed)          0.555    10.418    shift_reg[31]_i_1_n_0
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.674    13.438    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[27]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X112Y78        FDRE (Setup_fdre_C_CE)      -0.376    13.490    shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.177ns (26.937%)  route 3.192ns (73.063%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 13.433 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.698     9.672    FSM_sequential_state[2]_i_3_n_0
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.119     9.791 r  bit_count[5]_i_1/O
                         net (fo=6, routed)           0.499    10.290    bit_count[5]_i_1_n_0
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.669    13.433    clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[3]/C
                         clock pessimism              0.423    13.857    
                         clock uncertainty           -0.035    13.821    
    SLICE_X107Y77        FDRE (Setup_fdre_C_CE)      -0.436    13.385    bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.177ns (26.937%)  route 3.192ns (73.063%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 13.433 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.847     5.921    clk_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  counter_reg[8]/Q
                         net (fo=5, routed)           0.867     7.243    counter_reg_n_0_[8]
    SLICE_X110Y77        LUT4 (Prop_lut4_I3_O)        0.152     7.395 f  pulse_active_i_5/O
                         net (fo=1, routed)           0.803     8.198    pulse_active_i_5_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I3_O)        0.326     8.524 f  pulse_active_i_2/O
                         net (fo=4, routed)           0.326     8.851    pulse_active0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.975 f  FSM_sequential_state[2]_i_3/O
                         net (fo=27, routed)          0.698     9.672    FSM_sequential_state[2]_i_3_n_0
    SLICE_X108Y77        LUT4 (Prop_lut4_I3_O)        0.119     9.791 r  bit_count[5]_i_1/O
                         net (fo=6, routed)           0.499    10.290    bit_count[5]_i_1_n_0
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.669    13.433    clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[4]/C
                         clock pessimism              0.423    13.857    
                         clock uncertainty           -0.035    13.821    
    SLICE_X107Y77        FDRE (Setup_fdre_C_CE)      -0.436    13.385    bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  3.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.626     1.712    clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.128     1.840 r  shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.086     1.926    shift_reg_reg_n_0_[3]
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.104     2.030 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.030    shift_reg[4]
    SLICE_X113Y77        FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.895     2.237    clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism             -0.525     1.712    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.107     1.819    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.148     1.858 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.093     1.951    shift_reg_reg_n_0_[29]
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.103     2.054 r  shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.054    shift_reg[30]
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[30]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.131     1.841    shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bit_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bit_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.625     1.711    clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.128     1.839 r  bit_count_reg[4]/Q
                         net (fo=3, routed)           0.084     1.923    bit_count_reg[4]
    SLICE_X107Y77        LUT6 (Prop_lut6_I5_O)        0.099     2.022 r  bit_count[5]_i_2/O
                         net (fo=1, routed)           0.000     2.022    p_0_in__0[5]
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.892     2.234    clk_IBUF_BUFG
    SLICE_X107Y77        FDRE                                         r  bit_count_reg[5]/C
                         clock pessimism             -0.523     1.711    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.092     1.803    bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.448%)  route 0.191ns (50.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X113Y76        FDRE                                         r  shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.191     2.042    shift_reg_reg_n_0_[1]
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.046     2.088 r  shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.088    shift_reg[2]
    SLICE_X113Y77        FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.895     2.237    clk_IBUF_BUFG
    SLICE_X113Y77        FDRE                                         r  shift_reg_reg[2]/C
                         clock pessimism             -0.512     1.725    
    SLICE_X113Y77        FDRE (Hold_fdre_C_D)         0.107     1.832    shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 shift_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.154%)  route 0.152ns (37.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.148     1.858 r  shift_reg_reg[28]/Q
                         net (fo=1, routed)           0.152     2.010    shift_reg_reg_n_0_[28]
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.101     2.111 r  shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.111    shift_reg[29]
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[29]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.131     1.841    shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 shift_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.154%)  route 0.152ns (37.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.626     1.712    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.148     1.860 r  shift_reg_reg[26]/Q
                         net (fo=1, routed)           0.152     2.012    shift_reg_reg_n_0_[26]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.101     2.113 r  shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.113    shift_reg[27]
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.896     2.238    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[27]/C
                         clock pessimism             -0.526     1.712    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.131     1.843    shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.154%)  route 0.152ns (37.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.626     1.712    clk_IBUF_BUFG
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.148     1.860 r  shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.152     2.012    shift_reg_reg_n_0_[6]
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.101     2.113 r  shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.113    shift_reg[7]
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.895     2.237    clk_IBUF_BUFG
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[7]/C
                         clock pessimism             -0.525     1.712    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.131     1.843    shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.367%)  route 0.190ns (47.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.626     1.712    clk_IBUF_BUFG
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.190     2.066    shift_reg_reg_n_0_[16]
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.045     2.111 r  shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.111    shift_reg[17]
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.895     2.237    clk_IBUF_BUFG
    SLICE_X112Y77        FDRE                                         r  shift_reg_reg[17]/C
                         clock pessimism             -0.525     1.712    
    SLICE_X112Y77        FDRE (Hold_fdre_C_D)         0.121     1.833    shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.367%)  route 0.190ns (47.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.190     2.064    shift_reg_reg_n_0_[22]
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.045     2.109 r  shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.109    shift_reg[23]
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.121     1.831    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.049%)  route 0.200ns (48.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.626     1.712    clk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  shift_reg_reg[19]/Q
                         net (fo=1, routed)           0.200     2.077    shift_reg_reg_n_0_[19]
    SLICE_X112Y76        LUT3 (Prop_lut3_I1_O)        0.045     2.122 r  shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.122    shift_reg[20]
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  shift_reg_reg[20]/C
                         clock pessimism             -0.512     1.723    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.120     1.843    shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y78   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y78   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y78   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y76   bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   bit_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   bit_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y77   bit_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y78   carrier_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y79   carrier_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y78   carrier_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y79   carrier_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y79   carrier_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y79   carrier_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   carrier_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   carrier_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y80   carrier_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y78   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y76   bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y76   bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   bit_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   bit_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   bit_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   bit_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y77   bit_count_reg[5]/C



