Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec 15 21:58:26 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (262)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (262)
--------------------------------
 There are 262 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.541        0.000                      0                  549        0.031        0.000                      0                  549        2.000        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         34.541        0.000                      0                  549        0.191        0.000                      0                  549       19.500        0.000                       0                   264  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       34.554        0.000                      0                  549        0.191        0.000                      0                  549       19.500        0.000                       0                   264  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         34.541        0.000                      0                  549        0.031        0.000                      0                  549  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       34.541        0.000                      0                  549        0.031        0.000                      0                  549  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=32, routed)          0.109    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_timer
    SLICE_X107Y51        LUT4 (Prop_lut4_I2_O)        0.045    -0.300 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0_n_0
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.614    -0.618    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X96Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/Q
                         net (fo=12, routed)          0.128    -0.326    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[7]
    SLICE_X97Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2_n_0
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.884    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.091    -0.514    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.064%)  route 0.115ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          0.115    -0.359    design_1_i/VGA_timings_0/inst/cntH/Q[8]
    SLICE_X102Y50        LUT6 (Prop_lut6_I0_O)        0.098    -0.261 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.501    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/Q
                         net (fo=14, routed)          0.169    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[0]
    SLICE_X110Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.092    -0.482    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.078%)  route 0.168ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[2]
    SLICE_X101Y50        LUT4 (Prop_lut4_I0_O)        0.049    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/wNext_count[3]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.107    -0.515    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X106Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.395    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.350 r  design_1_i/Debounce_Switch_2/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.287    design_1_i/Debounce_Switch_2/inst/r_State_i_4_n_0
    SLICE_X107Y57        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_2/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_2/inst/r_State_i_1_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.091    -0.493    design_1_i/Debounce_Switch_2/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.656%)  route 0.174ns (48.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/Q
                         net (fo=13, routed)          0.174    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.091    -0.482    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.038%)  route 0.158ns (45.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.323    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X101Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.092    -0.530    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]_0[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1_n_0
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.107    -0.515    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.608    -0.623    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[3]_0[0]
    SLICE_X101Y54        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1_n_0
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.107    -0.516    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y55    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y55    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y55    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y52    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.147    38.764    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.240    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.147    38.764    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.240    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.147    38.764    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.240    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.554ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.147    38.764    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.240    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.240    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.554    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.639    

Slack (MET) :             34.639ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.147    38.859    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=32, routed)          0.109    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_timer
    SLICE_X107Y51        LUT4 (Prop_lut4_I2_O)        0.045    -0.300 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0_n_0
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.614    -0.618    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X96Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/Q
                         net (fo=12, routed)          0.128    -0.326    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[7]
    SLICE_X97Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2_n_0
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.884    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.251    -0.605    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.091    -0.514    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.064%)  route 0.115ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          0.115    -0.359    design_1_i/VGA_timings_0/inst/cntH/Q[8]
    SLICE_X102Y50        LUT6 (Prop_lut6_I0_O)        0.098    -0.261 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.501    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/Q
                         net (fo=14, routed)          0.169    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[0]
    SLICE_X110Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.092    -0.482    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.078%)  route 0.168ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[2]
    SLICE_X101Y50        LUT4 (Prop_lut4_I0_O)        0.049    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/wNext_count[3]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.107    -0.515    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X106Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.395    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.350 r  design_1_i/Debounce_Switch_2/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.287    design_1_i/Debounce_Switch_2/inst/r_State_i_4_n_0
    SLICE_X107Y57        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_2/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_2/inst/r_State_i_1_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.091    -0.493    design_1_i/Debounce_Switch_2/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.656%)  route 0.174ns (48.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/Q
                         net (fo=13, routed)          0.174    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.253    -0.573    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.091    -0.482    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.038%)  route 0.158ns (45.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.323    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X101Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.092    -0.530    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]_0[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1_n_0
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/C
                         clock pessimism              0.238    -0.622    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.107    -0.515    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.608    -0.623    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[3]_0[0]
    SLICE_X101Y54        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1_n_0
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.107    -0.516    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y55    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y53    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y54    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y55    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y55    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X104Y52    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y50    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y51    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y52    design_1_i/Debounce_Switch_1/inst/r_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=32, routed)          0.109    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_timer
    SLICE_X107Y51        LUT4 (Prop_lut4_I2_O)        0.045    -0.300 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0_n_0
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.614    -0.618    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X96Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/Q
                         net (fo=12, routed)          0.128    -0.326    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[7]
    SLICE_X97Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2_n_0
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.884    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.160    -0.444    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.091    -0.353    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.064%)  route 0.115ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          0.115    -0.359    design_1_i/VGA_timings_0/inst/cntH/Q[8]
    SLICE_X102Y50        LUT6 (Prop_lut6_I0_O)        0.098    -0.261 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.341    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/Q
                         net (fo=14, routed)          0.169    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[0]
    SLICE_X110Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.160    -0.413    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.092    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.078%)  route 0.168ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[2]
    SLICE_X101Y50        LUT4 (Prop_lut4_I0_O)        0.049    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/wNext_count[3]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.107    -0.355    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X106Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.395    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.350 r  design_1_i/Debounce_Switch_2/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.287    design_1_i/Debounce_Switch_2/inst/r_State_i_4_n_0
    SLICE_X107Y57        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_2/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_2/inst/r_State_i_1_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.160    -0.424    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.091    -0.333    design_1_i/Debounce_Switch_2/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.656%)  route 0.174ns (48.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/Q
                         net (fo=13, routed)          0.174    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.160    -0.412    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.091    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.038%)  route 0.158ns (45.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.323    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X101Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]_0[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1_n_0
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.107    -0.355    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.608    -0.623    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[3]_0[0]
    SLICE_X101Y54        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1_n_0
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.107    -0.356    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.541ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.897ns (19.434%)  route 3.719ns (80.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.786    -0.930    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.452 f  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/Q
                         net (fo=12, routed)          2.028     1.576    design_1_i/VGA_timings_0/inst/cntV/Q[1]
    SLICE_X104Y49        LUT6 (Prop_lut6_I3_O)        0.295     1.871 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5/O
                         net (fo=1, routed)           0.857     2.728    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_5_n_0
    SLICE_X103Y50        LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.834     3.685    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.627    38.459    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X104Y49        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.911    
                         clock uncertainty           -0.160    38.751    
    SLICE_X104Y49        FDRE (Setup_fdre_C_R)       -0.524    38.227    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.227    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                 34.541    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.704ns (15.450%)  route 3.853ns (84.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.023     3.702    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y53        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.704ns (15.470%)  route 3.847ns (84.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.862    -0.854    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.398 f  design_1_i/Debounce_Switch_2/inst/r_State_reg/Q
                         net (fo=11, routed)          1.472     1.074    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iPush_up
    SLICE_X107Y52        LUT6 (Prop_lut6_I1_O)        0.124     1.198 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=20, routed)          1.357     2.555    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/SR[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I2_O)        0.124     2.679 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1/O
                         net (fo=23, routed)          1.017     3.696    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count[0]_i_1__1_n_0
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         1.609    38.440    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iClk
    SLICE_X102Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.567    39.007    
                         clock uncertainty           -0.160    38.846    
    SLICE_X102Y55        FDRE (Setup_fdre_C_R)       -0.524    38.322    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 34.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.636    -0.595    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X106Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[2]/Q
                         net (fo=32, routed)          0.109    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_iEn_timer
    SLICE_X107Y51        LUT4 (Prop_lut4_I2_O)        0.045    -0.300 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current[5]_i_1__0_n_0
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.906    -0.834    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X107Y51        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[5]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.614    -0.618    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X96Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[7]/Q
                         net (fo=12, routed)          0.128    -0.326    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]_0[7]
    SLICE_X97Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current[9]_i_2_n_0
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.884    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X97Y47         FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.160    -0.444    
    SLICE_X97Y47         FDRE (Hold_fdre_C_D)         0.091    -0.353    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeX_current_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.064%)  route 0.115ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          0.115    -0.359    design_1_i/VGA_timings_0/inst/cntH/Q[8]
    SLICE_X102Y50        LUT6 (Prop_lut6_I0_O)        0.098    -0.261 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/VGA_timings_0/inst/cntH/wNext_count[9]
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.121    -0.341    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.418%)  route 0.169ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[0]/Q
                         net (fo=14, routed)          0.169    -0.279    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[0]
    SLICE_X110Y46        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[3]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.827    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.160    -0.413    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.092    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.078%)  route 0.168ns (46.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[2]/Q
                         net (fo=9, routed)           0.168    -0.313    design_1_i/VGA_timings_0/inst/cntH/Q[2]
    SLICE_X101Y50        LUT4 (Prop_lut4_I0_O)        0.049    -0.264 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/VGA_timings_0/inst/cntH/wNext_count[3]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.107    -0.355    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.634    -0.597    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X106Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.395    design_1_i/Debounce_Switch_2/inst/r_Count_reg[9]
    SLICE_X107Y57        LUT4 (Prop_lut4_I0_O)        0.045    -0.350 r  design_1_i/Debounce_Switch_2/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.287    design_1_i/Debounce_Switch_2/inst/r_State_i_4_n_0
    SLICE_X107Y57        LUT6 (Prop_lut6_I3_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_2/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_2/inst/r_State_i_1_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.904    -0.836    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X107Y57        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_State_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.160    -0.424    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.091    -0.333    design_1_i/Debounce_Switch_2/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.656%)  route 0.174ns (48.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.642    -0.590    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y46        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[3]/Q
                         net (fo=13, routed)          0.174    -0.274    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[3]
    SLICE_X110Y47        LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[4]_i_1_n_0
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X110Y47        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]/C
                         clock pessimism              0.253    -0.573    
                         clock uncertainty            0.160    -0.412    
    SLICE_X110Y47        FDRE (Hold_fdre_C_D)         0.091    -0.321    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.038%)  route 0.158ns (45.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[0]/Q
                         net (fo=11, routed)          0.158    -0.323    design_1_i/VGA_timings_0/inst/cntH/Q[0]
    SLICE_X101Y50        LUT6 (Prop_lut6_I2_O)        0.045    -0.278 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X101Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.609    -0.622    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[3]_0[0]
    SLICE_X103Y52        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current[1]_i_1_n_0
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.861    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X103Y52        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]/C
                         clock pessimism              0.238    -0.622    
                         clock uncertainty            0.160    -0.462    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.107    -0.355    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oBlue_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.608    -0.623    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.303    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[3]_0[0]
    SLICE_X101Y54        LUT3 (Prop_lut3_I1_O)        0.042    -0.261 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current[1]_i_1_n_0
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=262, routed)         0.878    -0.862    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X101Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.160    -0.463    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.107    -0.356    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oRed_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.095    





