Timing Analyzer report for top
Wed Jul 29 19:56:01 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Fmax Summary
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Metastability Summary 2 Slow vid2 100C Model
 14. Metastability Summary 2 Slow vid2 0C Model
 15. Metastability Summary Slow 900mV 100C Model
 16. Metastability Summary Slow 900mV 0C Model
 17. Metastability Summary Fast 900mV 100C Model
 18. Metastability Summary Fast 900mV 0C Model
 19. Board Trace Model Assignments
 20. Input Transition Times
 21. Signal Integrity Metrics (Slow 900mv 100c Model)
 22. Setup Transfers
 23. Hold Transfers
 24. Recovery Transfers
 25. Removal Transfers
 26. Timing Analyzer Messages
 27. Unconstrained Paths Summary
 28. Clock Status Summary
 29. Unconstrained Input Ports
 30. Unconstrained Output Ports
 31. Unconstrained Input Ports
 32. Unconstrained Output Ports
 33. Multicorner Timing Analysis Summary
 34. Design Assistant (Signoff) Results - 8 of 28 Rules Failed
 35. CDC-50003 - CE-Type CDC Missing Skew Constraints
 36. CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint
 37. RES-50003 - Asynchronous Reset Missing Timing Constraint
 38. RES-50001 - Asynchronous Reset Is Not Synchronized
 39. TMC-20012 - Missing Output Delay
 40. TMC-20011 - Missing Input Delay
 41. TMC-20202 - Setup-Failing Paths with High Logic Delay
 42. TMC-20203 - Setup-Failing Paths with High Fabric Interconnect Delay
 43. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 44. CLK-30026 - Missing Clock Assignment
 45. CLK-30027 - Multiple Clock Assignment
 46. CLK-30028 - Invalid Generated Clock
 47. CLK-30029 - Invalid Clock Assignment
 48. CLK-30031 - Input Delay Assigned to Clock
 49. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 50. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 51. TMC-20013 - Partial Input Delay
 52. TMC-20014 - Partial Output Delay
 53. TMC-20015 - Inconsistent Min-Max Delay
 54. TMC-20016 - Invalid Reference Pin
 55. TMC-20017 - Loops Detected
 56. TMC-20018 - Latches Detected
 57. TMC-20019 - Partial Multicycle Assignment
 58. TMC-20022 - Incomplete I/O Delay Assignment
 59. TMC-20021 - Partial Min-Max Delay Assignment
 60. TMC-20200 - Setup-Failing Paths with Impossible Requirements
 61. TMC-20201 - Setup-Failing Paths with High Clock Skew
 62. TMC-20020 - Invalid Multicycle Assignment



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 20.2.0 Build 50 06/11/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; top                                               ;
; Device Family         ; Stratix 10                                        ;
; Device                ; 1SG280LU2F50E2VG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                      ;
+-----------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                     ; Instance ; Status ; Read at                  ; Processing Time ;
+-----------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; /opt/intel/FPGA_pro/20.2/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc ;          ; OK     ; Wed Jul 29 19:55:51 2020 ; 00:00:00        ;
+-----------------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/).


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; REF_CLK_PLL         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { REF_CLK_PLL }         ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 44.84 MHz  ; 44.84 MHz       ; altera_reserved_tck ;      ; Slow 900mV 0C Model             ;
; 159.57 MHz ; 159.57 MHz      ; REF_CLK_PLL         ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model


+---------------------------------------------------------------------------------+
; Setup Summary                                                                   ;
+---------------------+---------+---------------+---------------------------------+
; Clock               ; Slack   ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+---------+---------------+---------------------------------+
; altera_reserved_tck ; -10.650 ; -555.926      ; Slow 900mV 0C Model             ;
; REF_CLK_PLL         ; -5.267  ; -24750.043    ; Slow 900mV 100C Model           ;
+---------------------+---------+---------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Hold Summary                                                                  ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; REF_CLK_PLL         ; 0.006 ; 0.000         ; Slow 900mV 0C Model             ;
; altera_reserved_tck ; 0.007 ; 0.000         ; Slow 900mV 0C Model             ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------+
; Recovery Summary                                                               ;
+---------------------+--------+---------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+---------------------------------+
; REF_CLK_PLL         ; -5.675 ; -339.579      ; Slow 900mV 100C Model           ;
; altera_reserved_tck ; -4.800 ; -97.753       ; Fast 900mV 100C Model           ;
+---------------------+--------+---------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------+
; Removal Summary                                                               ;
+---------------------+-------+---------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+---------------------------------+
; altera_reserved_tck ; 0.206 ; 0.000         ; Slow 900mV 0C Model             ;
; REF_CLK_PLL         ; 1.675 ; 0.000         ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                    ;
+---------------------+--------+---------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+---------------------------------+
; altera_reserved_tck ; -2.449 ; -1313.542     ; Slow 900mV 0C Model             ;
; REF_CLK_PLL         ; -0.563 ; -1491.490     ; Slow 900mV 100C Model           ;
+---------------------+--------+---------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


------------------------------------------------
; Metastability Summary 2 Slow vid2 100C Model ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



----------------------------------------------
; Metastability Summary 2 Slow vid2 0C Model ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_0               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_1               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_2               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_3               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_4               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; key3                           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; REF_CLK_PLL                    ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; key1                           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; key2                           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_0               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.133 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.133 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; led_1               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.137 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.137 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; led_2               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.133 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.133 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; led_3               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.133 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.133 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.413 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.413 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; led_4               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0118 V           ; 0.131 V                              ; 0.123 V                              ; 6.78e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0118 V          ; 0.131 V                             ; 0.123 V                             ; 6.78e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 29796    ; 321      ; 84       ; 0        ;
; REF_CLK_PLL         ; altera_reserved_tck ; 40       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; REF_CLK_PLL         ; 63       ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; REF_CLK_PLL         ; 55678979 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 29796    ; 321      ; 84       ; 0        ;
; REF_CLK_PLL         ; altera_reserved_tck ; 40       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; REF_CLK_PLL         ; 63       ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; REF_CLK_PLL         ; 55678979 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 105      ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; altera_reserved_tck ; 1327     ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; REF_CLK_PLL         ; 18       ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; REF_CLK_PLL         ; 4200     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 105      ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; altera_reserved_tck ; 1327     ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; REF_CLK_PLL         ; 18       ; 0        ; 0        ; 0        ;
; REF_CLK_PLL         ; REF_CLK_PLL         ; 4200     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.2.0 Build 50 06/11/2020 SC Pro Edition
    Info: Processing started: Wed Jul 29 19:55:36 2020
    Info: System process ID: 1994908
Info: Command: quartus_sta top -c top --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:13.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: '/opt/intel/FPGA_pro/20.2/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Critical Warning (19317): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name REF_CLK_PLL REF_CLK_PLL
    Info (332105): create_clock -period 1.000 -name altera_reserved_tck altera_reserved_tck
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
    Info (19062): For recommendations on closing timing for HyperFlex architectures, run Fast Forward Timing Closure Recommendations in the Compilation Dashboard.
Info (332146): Worst-case setup slack is -10.650
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):   -10.650            -555.926 altera_reserved_tck   Slow 900mV 0C Model 
    Info (332119):    -5.267          -24750.043 REF_CLK_PLL Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.006
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.006               0.000 REF_CLK_PLL   Slow 900mV 0C Model 
    Info (332119):     0.007               0.000 altera_reserved_tck   Slow 900mV 0C Model 
Info (332146): Worst-case recovery slack is -5.675
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -5.675            -339.579 REF_CLK_PLL Slow 900mV 100C Model 
    Info (332119):    -4.800             -97.753 altera_reserved_tck Fast 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.206
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.206               0.000 altera_reserved_tck   Slow 900mV 0C Model 
    Info (332119):     1.675               0.000 REF_CLK_PLL   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is -2.449
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):    -2.449           -1313.542 altera_reserved_tck   Slow 900mV 0C Model 
    Info (332119):    -0.563           -1491.490 REF_CLK_PLL Slow 900mV 100C Model 
Info (332114): Report Metastability (2 Slow vid2 100C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332114): Report Metastability (2 Slow vid2 0C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 51 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info (21661): Design Assistant Results: 6 of 22 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 2 of 5 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 0 of 1 Low severity rules issued violations in snapshot 'final'
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 6556 megabytes
    Info: Processing ended: Wed Jul 29 19:56:02 2020
    Info: Elapsed time: 00:00:26
    Info: System process ID: 1994908


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 47    ; 47   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; REF_CLK_PLL         ; REF_CLK_PLL         ; Base ; Constrained ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_0               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_3               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_0               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_3               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+------------+-------+----------+---------+---------------------+
; Clock                ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -10.650    ; 0.006 ; -5.675   ; 0.206   ; -2.449              ;
;  REF_CLK_PLL         ; -5.267     ; 0.006 ; -5.675   ; 1.675   ; -0.563              ;
;  altera_reserved_tck ; -10.650    ; 0.007 ; -4.800   ; 0.206   ; -2.449              ;
; Design-wide TNS      ; -25305.969 ; 0.0   ; -437.332 ; 0.0     ; -2805.032           ;
;  REF_CLK_PLL         ; -24750.043 ; 0.000 ; -339.579 ; 0.000   ; -1491.490           ;
;  altera_reserved_tck ; -555.926   ; 0.000 ; -97.753  ; 0.000   ; -1313.542           ;
+----------------------+------------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 8 of 28 Rules Failed                                        ;
+--------------------------------------------------------------------------+----------+------------+
; Rule                                                                     ; Severity ; Violations ;
+--------------------------------------------------------------------------+----------+------------+
; CDC-50003 - CE-Type CDC Missing Skew Constraints                         ; High     ; 54         ;
; CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint        ; High     ; 46         ;
; RES-50003 - Asynchronous Reset Missing Timing Constraint                 ; High     ; 30         ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                       ; High     ; 10         ;
; TMC-20012 - Missing Output Delay                                         ; High     ; 6          ;
; TMC-20011 - Missing Input Delay                                          ; High     ; 4          ;
; TMC-20202 - Setup-Failing Paths with High Logic Delay                    ; Medium   ; 978        ;
; TMC-20203 - Setup-Failing Paths with High Fabric Interconnect Delay      ; Medium   ; 978        ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                 ; High     ; 0          ;
; CLK-30026 - Missing Clock Assignment                                     ; High     ; 0          ;
; CLK-30027 - Multiple Clock Assignment                                    ; High     ; 0          ;
; CLK-30028 - Invalid Generated Clock                                      ; High     ; 0          ;
; CLK-30029 - Invalid Clock Assignment                                     ; High     ; 0          ;
; CLK-30031 - Input Delay Assigned to Clock                                ; High     ; 0          ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized            ; High     ; 0          ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ; High     ; 0          ;
; TMC-20013 - Partial Input Delay                                          ; High     ; 0          ;
; TMC-20014 - Partial Output Delay                                         ; High     ; 0          ;
; TMC-20015 - Inconsistent Min-Max Delay                                   ; High     ; 0          ;
; TMC-20016 - Invalid Reference Pin                                        ; High     ; 0          ;
; TMC-20017 - Loops Detected                                               ; High     ; 0          ;
; TMC-20018 - Latches Detected                                             ; High     ; 0          ;
; TMC-20019 - Partial Multicycle Assignment                                ; High     ; 0          ;
; TMC-20022 - Incomplete I/O Delay Assignment                              ; High     ; 0          ;
; TMC-20021 - Partial Min-Max Delay Assignment                             ; Medium   ; 0          ;
; TMC-20200 - Setup-Failing Paths with Impossible Requirements             ; Medium   ; 0          ;
; TMC-20201 - Setup-Failing Paths with High Clock Skew                     ; Medium   ; 0          ;
; TMC-20020 - Invalid Multicycle Assignment                                ; Low      ; 0          ;
+--------------------------------------------------------------------------+----------+------------+


Status:		FAIL
Severity:		High
Number of violations: 	54
Rule Parameters:      	
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Missing Skew Constraints                                                                                                                                                             ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------+-------------+
; From                                                                             ; To                                                                                    ; From Clock          ; To Clock    ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------+-------------+
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_ackhavereset       ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[0]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[0]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[1]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[1]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[2]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[2]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[3]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[3]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[4]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[4]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[5]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[5]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[6]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[6]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[7]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[7]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[8]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[8]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[9]          ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_hartsel[9]         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[10]         ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|mem_0_resumereq          ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|deq_bits_reg|sync_0[11]         ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[2] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[39] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[3] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[40] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[4] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[41] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[5] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[42] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[6] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[43] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[7] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[44] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_address[8] ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[45] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[0]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[1]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[10]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[11] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[11]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[12] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[12]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[13] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[13]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[14] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[14]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[15] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[15]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[16] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[16]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[17] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[17]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[18] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[18]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[19] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[19]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[20] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[1]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[2]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[20]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[21] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[21]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[22] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[22]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[23] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[23]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[24] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[24]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[25] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[25]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[26] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[26]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[27] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[27]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[28] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[28]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[29] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[29]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[30] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[2]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[3]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[30]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[31] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[31]   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[32] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[3]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[4]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[4]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[5]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[5]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[6]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[6]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[7]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[7]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[8]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[8]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[9]  ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_data[9]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[10] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_mask[0]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[33] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_mask[0]    ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[52] ; altera_reserved_tck ; REF_CLK_PLL ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|mem_0_opcode[2]  ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|deq_bits_reg|sync_0[54] ; altera_reserved_tck ; REF_CLK_PLL ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------+-------------+


Status:		FAIL
Severity:		High
Number of violations: 	46
Rule Parameters:      	
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------+
; From                                                                                                       ; To                                                                                                          ; From Clock          ; To Clock            ; Reason                ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]              ; uFPGACHIP|Platform|_T_66                                                                                    ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q           ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|ridx_gray|reg_0|q                                    ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|ridx_gray|sync_2|reg_0|q                            ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q   ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|ridx_gray|reg_0|q                            ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|ridx_gray|sync_2|reg_0|q                    ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[0]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[1]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[10]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[11]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[11]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[12]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[12]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[13]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[13]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[14]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[14]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[15]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[15]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[16]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[16]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[17]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[17]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[18]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[18]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[19]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[19]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[20]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[1]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[2]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[20]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[21]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[21]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[22]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[22]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[23]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[23]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[24]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[24]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[25]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[25]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[26]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[26]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[27]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[27]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[28]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[28]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[29]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[29]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[30]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[2]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[3]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[30]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[31]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[31]                             ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[32]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[3]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[4]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[4]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[5]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[5]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[6]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[6]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[7]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[7]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[8]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[8]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[9]                        ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|mem_0_data[9]                              ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|deq_bits_reg|sync_0[10]                       ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|widx_gray|reg_0|q                          ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|widx_gray|sync_2|reg_0|q                      ; REF_CLK_PLL         ; altera_reserved_tck ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q         ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|widx_gray|reg_0|q                                  ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|widx_gray|sync_2|reg_0|q                              ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|ridx_gray|reg_0|q                            ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|ridx_gray|sync_2|reg_0|q                    ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|widx_gray|reg_0|q                          ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|widx_gray|sync_2|reg_0|q                      ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|debugInterrupts|reg_0|q                                     ; uFPGACHIP|Platform|sys|tile|intsink|SynchronizerShiftReg_w1_d3|sync_2                                       ; altera_reserved_tck ; REF_CLK_PLL         ; Asynchronous transfer ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------+


Status:		FAIL
Severity:		High
Number of violations: 	30
Rule Parameters:      	
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50003 - Asynchronous Reset Missing Timing Constraint                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; Unconstrained Chain Register                                                                               ; Leading Reset Source                                                                                                                                                                                          ; Reset Chain Head                                                                                           ; From Clock          ; To Clock            ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q         ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0|q         ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0|q         ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q         ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q   ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0|q   ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0|q   ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0|q ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0|q ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q                ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0|q                ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q                ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q                ; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q                ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q           ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0|q           ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0|q           ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q           ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0|q                                                                                                                                              ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_1|reg_0|q ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0|q                                                                                                                                              ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q ; uFPGACHIP|Platform|sys|debug_1|dmOuter|dmOuter|DMCONTROL|reg_0|q                                                                                                                                              ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmactiveSync|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_2|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_0|reg_0|q   ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_1|reg_0|q   ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_2|reg_0|q   ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync|source_valid|sync_3|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_0|reg_0|q ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_1|reg_0|q ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_2|reg_0|q ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync|source_valid|sync_3|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------+---------------------+


Status:		FAIL
Severity:		High
Number of violations: 	10
Rule Parameters:      	
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; From                                                                                                                                                                                                          ; To                                                                                                          ; From Clock          ; To Clock            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q           ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q   ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|Platform|sys|dmiResetCatch|AsyncResetSynchronizerShiftReg_w1_d3_i0|sync_0|reg_0|q                                                                                                                   ; uFPGACHIP|Platform|sys|debug_1|dmInner|dmiXing|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q ; altera_reserved_tck ; REF_CLK_PLL         ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q         ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSink|AsyncValidSync_1|sink_extend|sync_0|reg_0|q   ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 50 more] ; uFPGACHIP|Platform|sys|debug_1|dmOuter|asource|AsyncQueueSource|AsyncValidSync_1|sink_extend|sync_0|reg_0|q ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_0|q                              ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_1|q                              ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_2|q                              ; REF_CLK_PLL         ; altera_reserved_tck ;
; uFPGACHIP|_T_31[11] uFPGACHIP|_T_31[4] uFPGACHIP|_T_31[5] uFPGACHIP|_T_31[6] uFPGACHIP|_T_31[10] uFPGACHIP|_T_31[9] uFPGACHIP|_T_31[7] uFPGACHIP|_T_31[8] uFPGACHIP|_T_31[47] uFPGACHIP|_T_31[46] [+ 51 more] ; uFPGACHIP|Platform|sys|dtm|JtagTapController|stateMachine|currStateReg|reg_3|q                              ; REF_CLK_PLL         ; altera_reserved_tck ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	
+---------------------------------------------------------------+
; TMC-20012 - Missing Output Delay                              ;
+---------------------+-----------------------------------------+
; Port                ; Reason                                  ;
+---------------------+-----------------------------------------+
; altera_reserved_tdo ; No output delay was set on output port. ;
; led_0               ; No output delay was set on output port. ;
; led_1               ; No output delay was set on output port. ;
; led_2               ; No output delay was set on output port. ;
; led_3               ; No output delay was set on output port. ;
; led_4               ; No output delay was set on output port. ;
+---------------------+-----------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	4
Rule Parameters:      	
+-------------------------------------------------------------+
; TMC-20011 - Missing Input Delay                             ;
+---------------------+---------------------------------------+
; Port                ; Reason                                ;
+---------------------+---------------------------------------+
; altera_reserved_tdi ; No input delay was set on input port. ;
; altera_reserved_tms ; No input delay was set on input port. ;
; key1                ; No input delay was set on input port. ;
; key2                ; No input delay was set on input port. ;
+---------------------+---------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	500 displayed of total 978
Rule Parameters:      	maximum_setup_slack = 0
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Setup-Failing Paths with High Logic Delay                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+
; Slack  ; From Node                                                                                      ; To Node                                                          ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner     ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.288      ; 2.980          ; -3.908           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.288      ; 2.980          ; -3.906           ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.217      ; 2.984          ; -3.841           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.360      ; 2.891          ; -3.831           ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.360      ; 2.891          ; -3.829           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.419            ; 1.199      ; 3.023          ; -3.803           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.421            ; 1.199      ; 3.023          ; -3.801           ; Slow 900mV 100C Model ;
; -5.047 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.314      ; 2.815          ; -3.769           ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.314      ; 2.815          ; -3.767           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.419            ; 1.154      ; 3.026          ; -3.761           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.421            ; 1.154      ; 3.026          ; -3.759           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.204      ; 2.906          ; -3.750           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.204      ; 2.906          ; -3.748           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.374      ; 2.753          ; -3.743           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.337      ; 2.822          ; -3.739           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.337      ; 2.822          ; -3.737           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.295      ; 2.861          ; -3.736           ; Slow 900mV 100C Model ;
; -5.016 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.295      ; 2.861          ; -3.734           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.359      ; 2.788          ; -3.727           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.368      ; 2.779          ; -3.727           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.359      ; 2.788          ; -3.725           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.368      ; 2.779          ; -3.725           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.374      ; 2.730          ; -3.722           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.243      ; 2.819          ; -3.702           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.419      ; 2.726          ; -3.701           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.428      ; 2.717          ; -3.701           ; Slow 900mV 100C Model ;
; -5.015 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.243      ; 2.819          ; -3.700           ; Slow 900mV 100C Model ;
; -5.118 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.210      ; 2.872          ; -3.698           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.292      ; 2.825          ; -3.697           ; Slow 900mV 100C Model ;
; -4.996 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.292      ; 2.825          ; -3.695           ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.250      ; 2.864          ; -3.694           ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.250      ; 2.864          ; -3.692           ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.386      ; 2.726          ; -3.692           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.374      ; 2.678          ; -3.691           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.374      ; 2.678          ; -3.690           ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.386      ; 2.726          ; -3.690           ; Slow 900mV 100C Model ;
; -5.052 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.210      ; 2.849          ; -3.677           ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.303      ; 2.757          ; -3.676           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.374      ; 2.684          ; -3.673           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 0.948      ; 3.083          ; -3.671           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 0.948      ; 3.083          ; -3.669           ; Slow 900mV 100C Model ;
; -5.014 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 1.204      ; 2.894          ; -3.666           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.446      ; 2.664          ; -3.666           ; Slow 900mV 100C Model ;
; -5.091 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.419            ; 1.225      ; 2.858          ; -3.664           ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.421            ; 1.225      ; 2.858          ; -3.662           ; Slow 900mV 100C Model ;
; -5.076 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.165      ; 2.875          ; -3.656           ; Slow 900mV 100C Model ;
; -5.079 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.255      ; 2.845          ; -3.656           ; Slow 900mV 100C Model ;
; -5.079 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.264      ; 2.836          ; -3.656           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.210      ; 2.797          ; -3.647           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.405            ; 1.324      ; 2.727          ; -3.646           ; Slow 900mV 100C Model ;
; -5.072 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.210      ; 2.797          ; -3.646           ; Slow 900mV 100C Model ;
; -5.071 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.210      ; 2.797          ; -3.645           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.407            ; 1.324      ; 2.727          ; -3.644           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.348            ; 1.120      ; 2.867          ; -3.639           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 1.285      ; 2.796          ; -3.638           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.350            ; 1.120      ; 2.867          ; -3.637           ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.165      ; 2.852          ; -3.635           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.210      ; 2.790          ; -3.633           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.210      ; 2.790          ; -3.632           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.210      ; 2.790          ; -3.632           ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.139      ; 2.876          ; -3.631           ; Slow 900mV 100C Model ;
; -5.048 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.210      ; 2.803          ; -3.628           ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.210      ; 2.781          ; -3.627           ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.210      ; 2.781          ; -3.627           ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.413            ; 1.204      ; 2.834          ; -3.625           ; Slow 900mV 100C Model ;
; -5.034 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.210      ; 2.781          ; -3.625           ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.303      ; 2.682          ; -3.624           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.414            ; 1.204      ; 2.834          ; -3.624           ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 1.210      ; 2.781          ; -3.623           ; Slow 900mV 100C Model ;
; -5.117 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.282      ; 2.783          ; -3.621           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.152      ; 2.852          ; -3.620           ; Slow 900mV 100C Model ;
; -5.019 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 1.285      ; 2.773          ; -3.617           ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.972      ; 3.086          ; -3.615           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.446      ; 2.589          ; -3.614           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.210      ; 2.848          ; -3.614           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.219      ; 2.839          ; -3.614           ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.372            ; 1.180      ; 2.805          ; -3.613           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.446      ; 2.589          ; -3.613           ; Slow 900mV 100C Model ;
; -5.056 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.230      ; 2.741          ; -3.611           ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.139      ; 2.853          ; -3.610           ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.360            ; 1.102      ; 2.867          ; -3.609           ; Slow 900mV 100C Model ;
; -5.054 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.230      ; 2.741          ; -3.609           ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.362            ; 1.102      ; 2.867          ; -3.607           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.165      ; 2.800          ; -3.605           ; Slow 900mV 100C Model ;
; -5.030 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.165      ; 2.800          ; -3.604           ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.255      ; 2.770          ; -3.604           ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.264      ; 2.761          ; -3.604           ; Slow 900mV 100C Model ;
; -5.029 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.165      ; 2.800          ; -3.603           ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.255      ; 2.770          ; -3.603           ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.264      ; 2.761          ; -3.603           ; Slow 900mV 100C Model ;
; -5.092 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.363      ; 2.657          ; -3.600           ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.152      ; 2.829          ; -3.599           ; Slow 900mV 100C Model ;
; -5.090 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.363      ; 2.657          ; -3.598           ; Slow 900mV 100C Model ;
; -5.070 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.321      ; 2.696          ; -3.597           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.446      ; 2.595          ; -3.596           ; Slow 900mV 100C Model ;
; -5.068 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.321      ; 2.696          ; -3.595           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 0.972      ; 3.063          ; -3.594           ; Slow 900mV 100C Model ;
; -5.162 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 1.121      ; 2.915          ; -3.593           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.165      ; 2.793          ; -3.591           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.255      ; 2.763          ; -3.591           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.264      ; 2.754          ; -3.591           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.165      ; 2.793          ; -3.590           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.165      ; 2.793          ; -3.590           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.255      ; 2.763          ; -3.590           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.264      ; 2.754          ; -3.590           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.255      ; 2.763          ; -3.590           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.264      ; 2.754          ; -3.590           ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.094      ; 2.879          ; -3.589           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.419            ; 1.285      ; 2.721          ; -3.587           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.165      ; 2.806          ; -3.586           ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.255      ; 2.776          ; -3.586           ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.264      ; 2.767          ; -3.586           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 1.285      ; 2.721          ; -3.586           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.165      ; 2.784          ; -3.585           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.165      ; 2.784          ; -3.585           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.255      ; 2.754          ; -3.585           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.264      ; 2.745          ; -3.585           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.255      ; 2.754          ; -3.585           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.264      ; 2.745          ; -3.585           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 1.285      ; 2.721          ; -3.585           ; Slow 900mV 100C Model ;
; -5.050 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.290      ; 2.679          ; -3.585           ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.165      ; 2.784          ; -3.583           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.255      ; 2.754          ; -3.583           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.264      ; 2.745          ; -3.583           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.162      ; 2.805          ; -3.583           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 1.165      ; 2.784          ; -3.581           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.255      ; 2.754          ; -3.581           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.264      ; 2.745          ; -3.581           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.139      ; 2.801          ; -3.580           ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.139      ; 2.801          ; -3.579           ; Slow 900mV 100C Model ;
; -5.075 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.237      ; 2.786          ; -3.579           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.197      ; 2.825          ; -3.578           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.206      ; 2.816          ; -3.578           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.139      ; 2.801          ; -3.578           ; Slow 900mV 100C Model ;
; -5.086 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.423      ; 2.595          ; -3.574           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.927      ; 3.089          ; -3.573           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.426            ; 1.285      ; 2.714          ; -3.573           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.427            ; 1.285      ; 2.714          ; -3.572           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.427            ; 1.285      ; 2.714          ; -3.572           ; Slow 900mV 100C Model ;
; -5.096 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 1.121      ; 2.892          ; -3.572           ; Slow 900mV 100C Model ;
; -5.064 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.381      ; 2.634          ; -3.571           ; Slow 900mV 100C Model ;
; -5.071 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.282      ; 2.708          ; -3.569           ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.094      ; 2.856          ; -3.568           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.152      ; 2.777          ; -3.568           ; Slow 900mV 100C Model ;
; -5.015 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.444            ; 1.285      ; 2.727          ; -3.568           ; Slow 900mV 100C Model ;
; -5.059 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.372            ; 1.016      ; 2.924          ; -3.568           ; Slow 900mV 100C Model ;
; -5.070 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.282      ; 2.708          ; -3.568           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.152      ; 2.777          ; -3.567           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.423            ; 1.285      ; 2.705          ; -3.567           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.423            ; 1.285      ; 2.705          ; -3.567           ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.139      ; 2.794          ; -3.566           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.425            ; 1.285      ; 2.705          ; -3.565           ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.139      ; 2.794          ; -3.565           ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.139      ; 2.794          ; -3.565           ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.290      ; 2.656          ; -3.564           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 0.972      ; 3.011          ; -3.563           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.427            ; 1.285      ; 2.705          ; -3.563           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 0.972      ; 3.011          ; -3.562           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.210      ; 2.773          ; -3.562           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.219      ; 2.764          ; -3.562           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.210      ; 2.773          ; -3.561           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.219      ; 2.764          ; -3.561           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.139      ; 2.807          ; -3.561           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 1.288      ; 2.704          ; -3.560           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.139      ; 2.785          ; -3.560           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.139      ; 2.785          ; -3.560           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.139      ; 2.785          ; -3.558           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[28]                ; 0.419            ; 1.121      ; 2.855          ; -3.557           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 1.139      ; 2.785          ; -3.556           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.282      ; 2.701          ; -3.556           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[5]                 ; 0.421            ; 1.121      ; 2.855          ; -3.555           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.282      ; 2.701          ; -3.555           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.282      ; 2.701          ; -3.555           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[4]                 ; 0.422            ; 1.121      ; 2.855          ; -3.554           ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.081      ; 2.856          ; -3.553           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[24]                ; 0.424            ; 1.121      ; 2.855          ; -3.552           ; Slow 900mV 100C Model ;
; -5.047 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.282      ; 2.714          ; -3.551           ; Slow 900mV 100C Model ;
; -5.120 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 1.076      ; 2.918          ; -3.551           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.152      ; 2.783          ; -3.550           ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.282      ; 2.692          ; -3.550           ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.282      ; 2.692          ; -3.550           ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.282      ; 2.692          ; -3.548           ; Slow 900mV 100C Model ;
; -5.031 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.282      ; 2.692          ; -3.546           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.210      ; 2.779          ; -3.544           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.219      ; 2.770          ; -3.544           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.224      ; 2.763          ; -3.543           ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.419            ; 1.121      ; 2.840          ; -3.542           ; Slow 900mV 100C Model ;
; -5.116 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 1.121      ; 2.840          ; -3.541           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.419            ; 1.085      ; 2.874          ; -3.540           ; Slow 900mV 100C Model ;
; -5.115 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 1.121      ; 2.840          ; -3.540           ; Slow 900mV 100C Model ;
; -5.127 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.126      ; 2.798          ; -3.540           ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.094      ; 2.804          ; -3.538           ; Slow 900mV 100C Model ;
; -5.083 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.998      ; 2.924          ; -3.538           ; Slow 900mV 100C Model ;
; -5.109 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.492            ; 1.341      ; 2.689          ; -3.538           ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.094      ; 2.804          ; -3.537           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.094      ; 2.804          ; -3.536           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.290      ; 2.604          ; -3.534           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.290      ; 2.604          ; -3.533           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.290      ; 2.604          ; -3.532           ; Slow 900mV 100C Model ;
; -5.030 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.987      ; 2.986          ; -3.530           ; Slow 900mV 100C Model ;
; -5.054 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 1.076      ; 2.895          ; -3.530           ; Slow 900mV 100C Model ;
; -5.163 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.259      ; 2.714          ; -3.529           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.426            ; 1.121      ; 2.833          ; -3.528           ; Slow 900mV 100C Model ;
; -5.029 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.237      ; 2.711          ; -3.527           ; Slow 900mV 100C Model ;
; -5.084 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.427            ; 1.121      ; 2.833          ; -3.527           ; Slow 900mV 100C Model ;
; -5.084 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.427            ; 1.121      ; 2.833          ; -3.527           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[29]~ENA_dff ; 0.714            ; 1.199      ; 3.041          ; -3.526           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.372            ; 0.971      ; 2.927          ; -3.526           ; Slow 900mV 100C Model ;
; -5.028 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.237      ; 2.711          ; -3.526           ; Slow 900mV 100C Model ;
; -5.141 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.217      ; 2.753          ; -3.526           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.094      ; 2.797          ; -3.524           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.094      ; 2.797          ; -3.523           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.094      ; 2.797          ; -3.523           ; Slow 900mV 100C Model ;
; -5.092 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.444            ; 1.121      ; 2.846          ; -3.523           ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.428            ; 1.151      ; 2.799          ; -3.522           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.423      ; 2.520          ; -3.522           ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.423            ; 1.121      ; 2.824          ; -3.522           ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.423            ; 1.121      ; 2.824          ; -3.522           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.423      ; 2.520          ; -3.521           ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.290      ; 2.597          ; -3.520           ; Slow 900mV 100C Model ;
; -5.078 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.425            ; 1.121      ; 2.824          ; -3.520           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.290      ; 2.597          ; -3.519           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.290      ; 2.597          ; -3.519           ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.094      ; 2.810          ; -3.519           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.381      ; 2.559          ; -3.519           ; Slow 900mV 100C Model ;
; -5.061 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.126      ; 2.775          ; -3.519           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.381      ; 2.559          ; -3.518           ; Slow 900mV 100C Model ;
; -5.076 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.427            ; 1.121      ; 2.824          ; -3.518           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 0.998      ; 2.901          ; -3.517           ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.349            ; 1.016      ; 2.849          ; -3.516           ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.290      ; 2.610          ; -3.515           ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.350            ; 1.016      ; 2.849          ; -3.515           ; Slow 900mV 100C Model ;
; -5.084 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 1.063      ; 2.895          ; -3.515           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.290      ; 2.588          ; -3.514           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.290      ; 2.588          ; -3.514           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.237      ; 2.704          ; -3.514           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.237      ; 2.704          ; -3.513           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.237      ; 2.704          ; -3.513           ; Slow 900mV 100C Model ;
; -4.966 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.290      ; 2.588          ; -3.512           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.237      ; 2.717          ; -3.509           ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.423      ; 2.513          ; -3.509           ; Slow 900mV 100C Model ;
; -5.057 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.492            ; 1.327      ; 2.674          ; -3.509           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.237      ; 2.695          ; -3.508           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.237      ; 2.695          ; -3.508           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.423      ; 2.513          ; -3.508           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.423      ; 2.513          ; -3.508           ; Slow 900mV 100C Model ;
; -5.024 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.405            ; 1.350      ; 2.562          ; -3.507           ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.381      ; 2.552          ; -3.506           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.237      ; 2.695          ; -3.506           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.381      ; 2.552          ; -3.505           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.381      ; 2.552          ; -3.505           ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.407            ; 1.350      ; 2.562          ; -3.505           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.237      ; 2.695          ; -3.504           ; Slow 900mV 100C Model ;
; -5.016 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.423      ; 2.526          ; -3.504           ; Slow 900mV 100C Model ;
; -5.051 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.453            ; 0.962      ; 2.995          ; -3.504           ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.355            ; 1.016      ; 2.842          ; -3.503           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.423      ; 2.504          ; -3.503           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.423      ; 2.504          ; -3.503           ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.356            ; 1.016      ; 2.842          ; -3.502           ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.356            ; 1.016      ; 2.842          ; -3.502           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.381      ; 2.565          ; -3.501           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.423      ; 2.504          ; -3.501           ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.381      ; 2.543          ; -3.500           ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.381      ; 2.543          ; -3.500           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.419            ; 1.076      ; 2.843          ; -3.500           ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.423      ; 2.504          ; -3.499           ; Slow 900mV 100C Model ;
; -5.074 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 1.076      ; 2.843          ; -3.499           ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.381      ; 2.543          ; -3.498           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.373            ; 1.016      ; 2.855          ; -3.498           ; Slow 900mV 100C Model ;
; -5.073 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 1.076      ; 2.843          ; -3.498           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.081      ; 2.801          ; -3.498           ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.352            ; 1.016      ; 2.833          ; -3.497           ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.352            ; 1.016      ; 2.833          ; -3.497           ; Slow 900mV 100C Model ;
; -5.071 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.473            ; 1.341      ; 2.629          ; -3.497           ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.381      ; 2.543          ; -3.496           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.953      ; 2.927          ; -3.496           ; Slow 900mV 100C Model ;
; -5.070 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.474            ; 1.341      ; 2.629          ; -3.496           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.354            ; 1.016      ; 2.833          ; -3.495           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.024      ; 2.855          ; -3.495           ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.033      ; 2.846          ; -3.495           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 1.063      ; 2.872          ; -3.494           ; Slow 900mV 100C Model ;
; -5.157 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 0.999      ; 2.927          ; -3.494           ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.356            ; 1.016      ; 2.833          ; -3.493           ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[28]                ; 0.420            ; 1.259      ; 2.654          ; -3.493           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[29]~ENA_dff ; 0.655            ; 1.314      ; 2.833          ; -3.492           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[5]                 ; 0.422            ; 1.259      ; 2.654          ; -3.491           ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.224      ; 2.688          ; -3.491           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[28]                ; 0.420            ; 1.217      ; 2.693          ; -3.490           ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.372            ; 0.958      ; 2.904          ; -3.490           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[4]                 ; 0.423            ; 1.259      ; 2.654          ; -3.490           ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.224      ; 2.688          ; -3.490           ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.126      ; 2.723          ; -3.489           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[5]                 ; 0.422            ; 1.217      ; 2.693          ; -3.488           ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[24]                ; 0.425            ; 1.259      ; 2.654          ; -3.488           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.942      ; 2.989          ; -3.488           ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.126      ; 2.723          ; -3.488           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[4]                 ; 0.423            ; 1.217      ; 2.693          ; -3.487           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 0.998      ; 2.849          ; -3.487           ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.126      ; 2.723          ; -3.487           ; Slow 900mV 100C Model ;
; -5.121 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.214      ; 2.717          ; -3.487           ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.453            ; 0.927      ; 3.012          ; -3.486           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 0.998      ; 2.849          ; -3.486           ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.426            ; 1.076      ; 2.836          ; -3.486           ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 0.998      ; 2.849          ; -3.485           ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.427            ; 1.076      ; 2.836          ; -3.485           ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.427            ; 1.076      ; 2.836          ; -3.485           ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 1.142      ; 2.785          ; -3.484           ; Slow 900mV 100C Model ;
; -5.099 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.172      ; 2.756          ; -3.484           ; Slow 900mV 100C Model ;
; -4.985 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.451            ; 0.962      ; 2.972          ; -3.483           ; Slow 900mV 100C Model ;
; -5.029 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.446            ; 1.145      ; 2.783          ; -3.482           ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.478            ; 1.341      ; 2.619          ; -3.482           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.429            ; 1.410      ; 2.500          ; -3.481           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.479            ; 1.341      ; 2.619          ; -3.481           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.479            ; 1.341      ; 2.619          ; -3.481           ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.475            ; 1.341      ; 2.615          ; -3.481           ; Slow 900mV 100C Model ;
; -5.050 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.444            ; 1.076      ; 2.849          ; -3.481           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.423            ; 1.076      ; 2.827          ; -3.480           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.423            ; 1.076      ; 2.827          ; -3.480           ; Slow 900mV 100C Model ;
; -5.051 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.493            ; 1.341      ; 2.632          ; -3.480           ; Slow 900mV 100C Model ;
; -4.996 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.269      ; 2.654          ; -3.479           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.477            ; 1.341      ; 2.615          ; -3.479           ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.477            ; 1.341      ; 2.615          ; -3.479           ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 0.987      ; 2.911          ; -3.478           ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.425            ; 1.076      ; 2.827          ; -3.478           ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 0.987      ; 2.911          ; -3.477           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.176      ; 2.685          ; -3.477           ; Slow 900mV 100C Model ;
; -5.019 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.081      ; 2.778          ; -3.477           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.479            ; 1.341      ; 2.615          ; -3.477           ; Slow 900mV 100C Model ;
; -5.117 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.259      ; 2.639          ; -3.477           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]         ; 0.420            ; 1.223      ; 2.673          ; -3.476           ; Slow 900mV 100C Model ;
; -5.034 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.427            ; 1.076      ; 2.827          ; -3.476           ; Slow 900mV 100C Model ;
; -5.116 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.259      ; 2.639          ; -3.476           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 0.953      ; 2.904          ; -3.475           ; Slow 900mV 100C Model ;
; -5.050 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.126      ; 2.716          ; -3.475           ; Slow 900mV 100C Model ;
; -4.966 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]         ; 0.422            ; 1.223      ; 2.673          ; -3.474           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.349            ; 0.971      ; 2.852          ; -3.474           ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.126      ; 2.716          ; -3.474           ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.126      ; 2.716          ; -3.474           ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.217      ; 2.678          ; -3.474           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.224      ; 2.694          ; -3.473           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.350            ; 0.971      ; 2.852          ; -3.473           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 0.998      ; 2.842          ; -3.473           ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.430            ; 0.999      ; 2.904          ; -3.473           ; Slow 900mV 100C Model ;
; -5.094 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.217      ; 2.678          ; -3.473           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 0.998      ; 2.842          ; -3.472           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 0.998      ; 2.842          ; -3.472           ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.492            ; 1.303      ; 2.661          ; -3.472           ; Slow 900mV 100C Model ;
; -5.134 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 0.989      ; 2.914          ; -3.471           ; Slow 900mV 100C Model ;
; -5.057 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.126      ; 2.729          ; -3.470           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.981      ; 2.931          ; -3.469           ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.126      ; 2.707          ; -3.469           ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.126      ; 2.707          ; -3.469           ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 0.998      ; 2.855          ; -3.468           ; Slow 900mV 100C Model ;
; -5.019 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.473            ; 1.327      ; 2.614          ; -3.468           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 0.998      ; 2.833          ; -3.467           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 0.998      ; 2.833          ; -3.467           ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.474            ; 1.327      ; 2.614          ; -3.467           ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.126      ; 2.707          ; -3.467           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.451            ; 0.927      ; 2.989          ; -3.465           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 0.998      ; 2.833          ; -3.465           ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 1.126      ; 2.707          ; -3.465           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.419            ; 1.063      ; 2.820          ; -3.464           ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.446            ; 1.110      ; 2.800          ; -3.464           ; Slow 900mV 100C Model ;
; -5.086 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.259      ; 2.632          ; -3.464           ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 0.998      ; 2.833          ; -3.463           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 1.063      ; 2.820          ; -3.463           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.259      ; 2.632          ; -3.463           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.259      ; 2.632          ; -3.463           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[28]                ; 0.412            ; 0.999      ; 2.875          ; -3.462           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.429            ; 1.222      ; 2.669          ; -3.462           ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 1.063      ; 2.820          ; -3.462           ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 1.068      ; 2.778          ; -3.462           ; Slow 900mV 100C Model ;
; -5.064 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.217      ; 2.671          ; -3.461           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[5]                 ; 0.414            ; 0.999      ; 2.875          ; -3.460           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.940      ; 2.904          ; -3.460           ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.217      ; 2.671          ; -3.460           ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.217      ; 2.671          ; -3.460           ; Slow 900mV 100C Model ;
; -5.130 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 0.908      ; 2.984          ; -3.460           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[4]                 ; 0.415            ; 0.999      ; 2.875          ; -3.459           ; Slow 900mV 100C Model ;
; -5.093 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.259      ; 2.645          ; -3.459           ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.259      ; 2.623          ; -3.458           ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.259      ; 2.623          ; -3.458           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[24]                ; 0.417            ; 0.999      ; 2.875          ; -3.457           ; Slow 900mV 100C Model ;
; -5.071 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.217      ; 2.684          ; -3.456           ; Slow 900mV 100C Model ;
; -5.079 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.259      ; 2.623          ; -3.456           ; Slow 900mV 100C Model ;
; -5.059 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.217      ; 2.662          ; -3.455           ; Slow 900mV 100C Model ;
; -5.059 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.217      ; 2.662          ; -3.455           ; Slow 900mV 100C Model ;
; -5.113 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.432            ; 1.077      ; 2.810          ; -3.455           ; Slow 900mV 100C Model ;
; -5.071 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.412            ; 0.999      ; 2.867          ; -3.454           ; Slow 900mV 100C Model ;
; -5.077 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.259      ; 2.623          ; -3.454           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.429            ; 0.962      ; 2.920          ; -3.453           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.979      ; 2.858          ; -3.453           ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.988      ; 2.849          ; -3.453           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.453            ; 0.815      ; 3.091          ; -3.453           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.478            ; 1.327      ; 2.604          ; -3.453           ; Slow 900mV 100C Model ;
; -5.057 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.426            ; 1.217      ; 2.662          ; -3.453           ; Slow 900mV 100C Model ;
; -5.119 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.413            ; 0.999      ; 2.867          ; -3.453           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.479            ; 1.327      ; 2.604          ; -3.452           ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.479            ; 1.327      ; 2.604          ; -3.452           ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.475            ; 1.327      ; 2.600          ; -3.452           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.430            ; 0.962      ; 2.920          ; -3.452           ; Slow 900mV 100C Model ;
; -5.118 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.414            ; 0.999      ; 2.867          ; -3.452           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.493            ; 1.327      ; 2.617          ; -3.451           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.431            ; 0.962      ; 2.920          ; -3.451           ; Slow 900mV 100C Model ;
; -5.055 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.428            ; 1.217      ; 2.662          ; -3.451           ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.201      ; 2.694          ; -3.451           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.477            ; 1.327      ; 2.600          ; -3.450           ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.477            ; 1.327      ; 2.600          ; -3.450           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.426            ; 1.063      ; 2.813          ; -3.450           ; Slow 900mV 100C Model ;
; -5.065 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.430            ; 0.989      ; 2.891          ; -3.450           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.427            ; 1.063      ; 2.813          ; -3.449           ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.427            ; 1.063      ; 2.813          ; -3.449           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.441            ; 0.981      ; 2.908          ; -3.448           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.479            ; 1.327      ; 2.600          ; -3.448           ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.159      ; 2.733          ; -3.448           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.360            ; 1.081      ; 2.726          ; -3.447           ; Slow 900mV 100C Model ;
; -5.069 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.307      ; 2.584          ; -3.447           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.081      ; 2.726          ; -3.446           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[30]~ENA_dff ; 0.733            ; 1.225      ; 2.953          ; -3.445           ; Slow 900mV 100C Model ;
; -5.014 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.444            ; 1.063      ; 2.826          ; -3.445           ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.081      ; 2.726          ; -3.445           ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 0.953      ; 2.852          ; -3.444           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.423            ; 1.063      ; 2.804          ; -3.444           ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.423            ; 1.063      ; 2.804          ; -3.444           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.024      ; 2.780          ; -3.443           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.361            ; 1.033      ; 2.771          ; -3.443           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.492            ; 1.289      ; 2.646          ; -3.443           ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 0.953      ; 2.852          ; -3.443           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.024      ; 2.780          ; -3.442           ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.362            ; 1.033      ; 2.771          ; -3.442           ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.425            ; 1.063      ; 2.804          ; -3.442           ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.382            ; 1.068      ; 2.755          ; -3.441           ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.427            ; 1.063      ; 2.804          ; -3.440           ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.436            ; 0.962      ; 2.913          ; -3.439           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.476            ; 1.230      ; 2.685          ; -3.439           ; Slow 900mV 100C Model ;
; -5.061 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.430            ; 0.908      ; 2.961          ; -3.439           ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.437            ; 0.962      ; 2.913          ; -3.438           ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.437            ; 0.962      ; 2.913          ; -3.438           ; Slow 900mV 100C Model ;
; -5.090 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.418            ; 0.999      ; 2.857          ; -3.438           ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.419            ; 0.999      ; 2.857          ; -3.437           ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.419            ; 0.999      ; 2.857          ; -3.437           ; Slow 900mV 100C Model ;
; -5.090 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.415            ; 0.999      ; 2.853          ; -3.437           ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.429            ; 1.246      ; 2.619          ; -3.436           ; Slow 900mV 100C Model ;
; -5.099 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.433            ; 0.999      ; 2.870          ; -3.436           ; Slow 900mV 100C Model ;
; -5.075 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.214      ; 2.642          ; -3.435           ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.417            ; 0.999      ; 2.853          ; -3.435           ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.417            ; 0.999      ; 2.853          ; -3.435           ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.454            ; 0.962      ; 2.926          ; -3.434           ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.430            ; 0.927      ; 2.937          ; -3.434           ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]              ; 0.430            ; 1.077      ; 2.787          ; -3.434           ; Slow 900mV 100C Model ;
; -5.074 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.214      ; 2.642          ; -3.434           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.433            ; 0.962      ; 2.904          ; -3.433           ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.433            ; 0.962      ; 2.904          ; -3.433           ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.431            ; 0.927      ; 2.937          ; -3.433           ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.367            ; 1.081      ; 2.719          ; -3.433           ; Slow 900mV 100C Model ;
; -5.086 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.419            ; 0.999      ; 2.853          ; -3.433           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.368            ; 1.081      ; 2.719          ; -3.432           ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.368            ; 1.081      ; 2.719          ; -3.432           ; Slow 900mV 100C Model ;
; -5.053 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.421            ; 1.172      ; 2.681          ; -3.432           ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.435            ; 0.962      ; 2.904          ; -3.431           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.446            ; 0.998      ; 2.879          ; -3.431           ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.473            ; 1.303      ; 2.601          ; -3.431           ; Slow 900mV 100C Model ;
; -5.048 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.412            ; 0.989      ; 2.854          ; -3.431           ; Slow 900mV 100C Model ;
; -5.052 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.422            ; 1.172      ; 2.681          ; -3.431           ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.423            ; 1.145      ; 2.708          ; -3.430           ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.474            ; 1.303      ; 2.601          ; -3.430           ; Slow 900mV 100C Model ;
; -5.096 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.413            ; 0.989      ; 2.854          ; -3.430           ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.406            ; 1.410      ; 2.425          ; -3.429           ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.424            ; 1.145      ; 2.708          ; -3.429           ; Slow 900mV 100C Model ;
; -5.051 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.444            ; 1.272      ; 2.601          ; -3.429           ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.414            ; 0.989      ; 2.854          ; -3.429           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.407            ; 1.410      ; 2.425          ; -3.428           ; Slow 900mV 100C Model ;
; -5.015 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 1.081      ; 2.732          ; -3.428           ; Slow 900mV 100C Model ;
; -4.996 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.443            ; 0.936      ; 2.934          ; -3.427           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.364            ; 1.081      ; 2.710          ; -3.427           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.364            ; 1.081      ; 2.710          ; -3.427           ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.385            ; 0.953      ; 2.858          ; -3.426           ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[29]~ENA_dff ; 0.655            ; 1.243      ; 2.837          ; -3.425           ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                ; 0.366            ; 1.081      ; 2.710          ; -3.425           ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                ; 0.368            ; 1.081      ; 2.710          ; -3.423           ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.387            ; 1.087      ; 2.722          ; -3.422           ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.214      ; 2.635          ; -3.422           ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.214      ; 2.635          ; -3.421           ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.214      ; 2.635          ; -3.421           ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.412            ; 0.908      ; 2.924          ; -3.420           ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.427            ; 1.172      ; 2.674          ; -3.419           ; Slow 900mV 100C Model ;
; -5.023 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.428            ; 1.108      ; 2.739          ; -3.419           ; Slow 900mV 100C Model ;
; -5.092 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.413            ; 0.908      ; 2.924          ; -3.419           ; Slow 900mV 100C Model ;
; -5.021 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                ; 0.428            ; 1.172      ; 2.674          ; -3.418           ; Slow 900mV 100C Model ;
; -5.021 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                ; 0.428            ; 1.172      ; 2.674          ; -3.418           ; Slow 900mV 100C Model ;
; -5.091 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.414            ; 0.908      ; 2.924          ; -3.418           ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                ; 0.420            ; 0.981      ; 2.856          ; -3.417           ; Slow 900mV 100C Model ;
; -5.051 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                ; 0.445            ; 1.214      ; 2.648          ; -3.417           ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.478            ; 1.303      ; 2.591          ; -3.416           ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                ; 0.421            ; 0.981      ; 2.856          ; -3.416           ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                ; 0.384            ; 0.986      ; 2.814          ; -3.416           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                ; 0.424            ; 1.214      ; 2.626          ; -3.416           ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                 ; 0.424            ; 1.214      ; 2.626          ; -3.416           ; Slow 900mV 100C Model ;
; -5.027 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]               ; 0.412            ; 1.077      ; 2.750          ; -3.415           ; Slow 900mV 100C Model ;
; -5.067 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                ; 0.418            ; 0.989      ; 2.844          ; -3.415           ; Slow 900mV 100C Model ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------+------------+----------------+------------------+-----------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	500 displayed of total 978
Rule Parameters:      	maximum_setup_slack = 0
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20203 - Setup-Failing Paths with High Fabric Interconnect Delay                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+-----------------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                           ; Intrinsic Margin ; Fabric IC Delay ; Fabric-IC-Only Slack ; Worst-Case Corner     ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+-----------------------+
; -5.028 ; uFPGACHIP|_T_31[63]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.918            ; 4.342           ; -3.424               ; Slow 900mV 100C Model ;
; -5.027 ; uFPGACHIP|_T_31[63]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.919            ; 4.342           ; -3.423               ; Slow 900mV 100C Model ;
; -5.065 ; uFPGACHIP|_T_31[51]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.987            ; 4.364           ; -3.377               ; Slow 900mV 100C Model ;
; -5.064 ; uFPGACHIP|_T_31[51]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.988            ; 4.364           ; -3.376               ; Slow 900mV 100C Model ;
; -5.061 ; uFPGACHIP|_T_31[54]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.918            ; 4.290           ; -3.372               ; Slow 900mV 100C Model ;
; -5.060 ; uFPGACHIP|_T_31[54]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.919            ; 4.290           ; -3.371               ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|_T_31[51]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.994            ; 4.364           ; -3.370               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|_T_31[54]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.925            ; 4.290           ; -3.365               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|_T_31[51]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.001            ; 4.364           ; -3.363               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|_T_31[51]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.002            ; 4.364           ; -3.362               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|_T_31[54]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 0.932            ; 4.290           ; -3.358               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|_T_31[54]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 0.933            ; 4.290           ; -3.357               ; Slow 900mV 100C Model ;
; -5.142 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.827            ; 4.146           ; -3.319               ; Slow 900mV 100C Model ;
; -5.267 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.988            ; 4.304           ; -3.316               ; Slow 900mV 100C Model ;
; -5.266 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.989            ; 4.304           ; -3.315               ; Slow 900mV 100C Model ;
; -5.197 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.995            ; 4.304           ; -3.309               ; Slow 900mV 100C Model ;
; -5.098 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.827            ; 4.135           ; -3.308               ; Slow 900mV 100C Model ;
; -5.223 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.988            ; 4.293           ; -3.305               ; Slow 900mV 100C Model ;
; -5.222 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.989            ; 4.293           ; -3.304               ; Slow 900mV 100C Model ;
; -5.188 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.002            ; 4.304           ; -3.302               ; Slow 900mV 100C Model ;
; -5.186 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.003            ; 4.304           ; -3.301               ; Slow 900mV 100C Model ;
; -5.153 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.995            ; 4.293           ; -3.298               ; Slow 900mV 100C Model ;
; -5.144 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.002            ; 4.293           ; -3.291               ; Slow 900mV 100C Model ;
; -5.142 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.003            ; 4.293           ; -3.290               ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|full~RTM ; 0.858            ; 4.147           ; -3.289               ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.759            ; 4.048           ; -3.289               ; Slow 900mV 100C Model ;
; -5.205 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.920            ; 4.206           ; -3.286               ; Slow 900mV 100C Model ;
; -5.204 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.921            ; 4.206           ; -3.285               ; Slow 900mV 100C Model ;
; -5.135 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.927            ; 4.206           ; -3.279               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|full~RTM ; 0.858            ; 4.136           ; -3.278               ; Slow 900mV 100C Model ;
; -5.126 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 0.934            ; 4.206           ; -3.272               ; Slow 900mV 100C Model ;
; -5.136 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.827            ; 4.099           ; -3.272               ; Slow 900mV 100C Model ;
; -5.124 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 0.935            ; 4.206           ; -3.271               ; Slow 900mV 100C Model ;
; -5.261 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.988            ; 4.257           ; -3.269               ; Slow 900mV 100C Model ;
; -5.260 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.989            ; 4.257           ; -3.268               ; Slow 900mV 100C Model ;
; -5.191 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.995            ; 4.257           ; -3.262               ; Slow 900mV 100C Model ;
; -5.182 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.002            ; 4.257           ; -3.255               ; Slow 900mV 100C Model ;
; -5.180 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.003            ; 4.257           ; -3.254               ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.526            ; 3.778           ; -3.252               ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.550            ; 3.802           ; -3.252               ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.527            ; 3.778           ; -3.251               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.553            ; 3.802           ; -3.249               ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|full~RTM ; 0.858            ; 4.100           ; -3.242               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|_T_31[55]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.988            ; 4.229           ; -3.241               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.526            ; 3.767           ; -3.241               ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.550            ; 3.791           ; -3.241               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|_T_31[55]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.989            ; 4.229           ; -3.240               ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.527            ; 3.767           ; -3.240               ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.553            ; 3.791           ; -3.238               ; Slow 900mV 100C Model ;
; -5.108 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.757            ; 3.993           ; -3.236               ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.528            ; 3.751           ; -3.223               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.458            ; 3.680           ; -3.222               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.482            ; 3.704           ; -3.222               ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.527            ; 3.749           ; -3.222               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.459            ; 3.680           ; -3.221               ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|_T_31[35]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.529            ; 3.749           ; -3.220               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.485            ; 3.704           ; -3.219               ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|_T_31[49]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.889            ; 4.104           ; -3.215               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|_T_31[49]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.890            ; 4.104           ; -3.214               ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.528            ; 3.740           ; -3.212               ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.527            ; 3.738           ; -3.211               ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|_T_31[33]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.529            ; 3.738           ; -3.209               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|full~RTM ; 0.788            ; 3.994           ; -3.206               ; Slow 900mV 100C Model ;
; -5.027 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.526            ; 3.731           ; -3.205               ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.550            ; 3.755           ; -3.205               ; Slow 900mV 100C Model ;
; -5.026 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.527            ; 3.731           ; -3.204               ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.553            ; 3.755           ; -3.202               ; Slow 900mV 100C Model ;
; -5.027 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.460            ; 3.653           ; -3.193               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.459            ; 3.651           ; -3.192               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|_T_31[18]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.461            ; 3.651           ; -3.190               ; Slow 900mV 100C Model ;
; -5.083 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.528            ; 3.704           ; -3.176               ; Slow 900mV 100C Model ;
; -5.040 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.527            ; 3.702           ; -3.175               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|_T_31[32]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.529            ; 3.702           ; -3.173               ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.480            ; 3.649           ; -3.169               ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.457            ; 3.625           ; -3.168               ; Slow 900mV 100C Model ;
; -5.250 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.885            ; 4.052           ; -3.167               ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.483            ; 3.649           ; -3.166               ; Slow 900mV 100C Model ;
; -5.249 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.886            ; 4.052           ; -3.166               ; Slow 900mV 100C Model ;
; -5.259 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.886            ; 4.052           ; -3.166               ; Slow 900mV 100C Model ;
; -5.258 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.887            ; 4.052           ; -3.165               ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.829            ; 3.990           ; -3.161               ; Slow 900mV 100C Model ;
; -5.180 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.892            ; 4.052           ; -3.160               ; Slow 900mV 100C Model ;
; -5.189 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.893            ; 4.052           ; -3.159               ; Slow 900mV 100C Model ;
; -5.120 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.990            ; 4.148           ; -3.158               ; Slow 900mV 100C Model ;
; -5.119 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.991            ; 4.148           ; -3.157               ; Slow 900mV 100C Model ;
; -5.171 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 0.899            ; 4.052           ; -3.153               ; Slow 900mV 100C Model ;
; -5.169 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 0.900            ; 4.052           ; -3.152               ; Slow 900mV 100C Model ;
; -5.180 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 0.900            ; 4.052           ; -3.152               ; Slow 900mV 100C Model ;
; -5.050 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.997            ; 4.148           ; -3.151               ; Slow 900mV 100C Model ;
; -5.178 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 0.901            ; 4.052           ; -3.151               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.826            ; 3.974           ; -3.148               ; Slow 900mV 100C Model ;
; -5.128 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.987            ; 4.132           ; -3.145               ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.004            ; 4.148           ; -3.144               ; Slow 900mV 100C Model ;
; -5.127 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.988            ; 4.132           ; -3.144               ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|_T_31[20]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.005            ; 4.148           ; -3.143               ; Slow 900mV 100C Model ;
; -5.055 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.458            ; 3.598           ; -3.140               ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.457            ; 3.596           ; -3.139               ; Slow 900mV 100C Model ;
; -5.058 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.994            ; 4.132           ; -3.138               ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.459            ; 3.596           ; -3.137               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 1.001            ; 4.132           ; -3.131               ; Slow 900mV 100C Model ;
; -5.047 ; uFPGACHIP|_T_31[21]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 1.002            ; 4.132           ; -3.130               ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.458            ; 3.570           ; -3.112               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[1]                                                      ; 0.457            ; 3.568           ; -3.111               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|rxq|value[2]                                                      ; 0.459            ; 3.568           ; -3.109               ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.732            ; 3.841           ; -3.109               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.476            ; 3.553           ; -3.077               ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_60_0                                                   ; 0.829            ; 3.906           ; -3.077               ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|_T_31[34]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[1]                                                      ; 0.477            ; 3.553           ; -3.076               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|uart_0_1|txq|value[2]                                                      ; 0.478            ; 3.553           ; -3.075               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|sbus|control_bus|coupler_to_slave_named_debug|fragmenter|Repeater|full~RTM ; 0.755            ; 3.825           ; -3.070               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[1]                                            ; 0.495            ; 3.547           ; -3.052               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|_T_31[22]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_dcsr_cause[0]                                            ; 0.497            ; 3.547           ; -3.050               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|_T_31[27]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.887            ; 3.907           ; -3.020               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|_T_31[27]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.888            ; 3.907           ; -3.019               ; Slow 900mV 100C Model ;
; -5.170 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I16_dff                     ; 0.968            ; 3.955           ; -2.987               ; Slow 900mV 100C Model ;
; -5.169 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_C4_X189_Y183_N0_I18_dff                     ; 0.969            ; 3.955           ; -2.986               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|core|csr|reg_mstatus_mie                                              ; 0.530            ; 3.511           ; -2.981               ; Slow 900mV 100C Model ;
; -5.100 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                          ; 0.975            ; 3.955           ; -2.980               ; Slow 900mV 100C Model ;
; -5.091 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R4_X189_Y183_N0_I21_dff                     ; 0.982            ; 3.955           ; -2.973               ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|_T_31[19]                                                                            ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~RTMUX_1_R2_X187_Y183_N0_I6_dff                      ; 0.983            ; 3.955           ; -2.972               ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.964           ; -1.520               ; Slow 900mV 100C Model ;
; -4.985 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.864           ; -1.503               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.864           ; -1.502               ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.861           ; -1.500               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.861           ; -1.499               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.908           ; -1.495               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.908           ; -1.494               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.849           ; -1.485               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.849           ; -1.485               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.849           ; -1.483               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.368            ; 1.849           ; -1.481               ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.847           ; -1.480               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.847           ; -1.479               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.847           ; -1.479               ; Slow 900mV 100C Model ;
; -5.031 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.861           ; -1.477               ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.861           ; -1.477               ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.908           ; -1.475               ; Slow 900mV 100C Model ;
; -5.064 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.858           ; -1.474               ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.858           ; -1.473               ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.833           ; -1.472               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.833           ; -1.471               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.905           ; -1.461               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.885           ; -1.453               ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.894           ; -1.450               ; Slow 900mV 100C Model ;
; -5.023 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.830           ; -1.446               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.828           ; -1.444               ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.823           ; -1.439               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.772           ; -1.388               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]                                                ; 0.360            ; 1.741           ; -1.381               ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.758           ; -1.374               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.743           ; -1.359               ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.743           ; -1.359               ; Slow 900mV 100C Model ;
; -5.016 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.715           ; -1.354               ; Slow 900mV 100C Model ;
; -5.015 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.715           ; -1.353               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]                                               ; 0.382            ; 1.729           ; -1.347               ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]                                               ; 0.382            ; 1.726           ; -1.344               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.703           ; -1.339               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.703           ; -1.339               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.703           ; -1.337               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.368            ; 1.703           ; -1.335               ; Slow 900mV 100C Model ;
; -4.985 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.701           ; -1.334               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.701           ; -1.333               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.701           ; -1.333               ; Slow 900mV 100C Model ;
; -5.062 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.712           ; -1.328               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.712           ; -1.327               ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.767           ; -1.323               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.738           ; -1.321               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.398            ; 1.702           ; -1.304               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.399            ; 1.702           ; -1.303               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.677           ; -1.293               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.652           ; -1.291               ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.652           ; -1.290               ; Slow 900mV 100C Model ;
; -4.984 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.711           ; -1.290               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.711           ; -1.289               ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.702           ; -1.285               ; Slow 900mV 100C Model ;
; -5.021 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.702           ; -1.285               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.642           ; -1.281               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.642           ; -1.280               ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.654           ; -1.270               ; Slow 900mV 100C Model ;
; -4.968 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.685           ; -1.268               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.649           ; -1.265               ; Slow 900mV 100C Model ;
; -5.020 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.649           ; -1.265               ; Slow 900mV 100C Model ;
; -5.030 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.708           ; -1.264               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.693           ; -1.261               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.687           ; -1.255               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.639           ; -1.255               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.686           ; -1.254               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.670           ; -1.253               ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.443            ; 1.688           ; -1.245               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.604           ; -1.243               ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.664           ; -1.243               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.604           ; -1.242               ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.664           ; -1.242               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.625           ; -1.241               ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.625           ; -1.241               ; Slow 900mV 100C Model ;
; -4.996 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.621           ; -1.237               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.668           ; -1.236               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]                                                ; 0.360            ; 1.595           ; -1.235               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.667           ; -1.223               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.664           ; -1.220               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.664           ; -1.220               ; Slow 900mV 100C Model ;
; -5.025 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.601           ; -1.217               ; Slow 900mV 100C Model ;
; -5.034 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.661           ; -1.217               ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.492            ; 1.698           ; -1.206               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.587           ; -1.203               ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.587           ; -1.203               ; Slow 900mV 100C Model ;
; -4.996 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[13]                                               ; 0.382            ; 1.580           ; -1.198               ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.582           ; -1.198               ; Slow 900mV 100C Model ;
; -4.966 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.581           ; -1.197               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.577           ; -1.193               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[22]                                          ; 0.360            ; 1.550           ; -1.190               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.634           ; -1.190               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_data[14]                                          ; 0.362            ; 1.550           ; -1.188               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.606           ; -1.186               ; Slow 900mV 100C Model ;
; -4.973 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.606           ; -1.185               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.593           ; -1.180               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.593           ; -1.179               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.606           ; -1.177               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.621           ; -1.177               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.364            ; 1.538           ; -1.174               ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.365            ; 1.538           ; -1.173               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.586           ; -1.173               ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.387            ; 1.560           ; -1.173               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.586           ; -1.173               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.586           ; -1.172               ; Slow 900mV 100C Model ;
; -5.048 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.586           ; -1.172               ; Slow 900mV 100C Model ;
; -5.020 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.578           ; -1.163               ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.591           ; -1.162               ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.574           ; -1.161               ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.593           ; -1.161               ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.578           ; -1.161               ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.578           ; -1.161               ; Slow 900mV 100C Model ;
; -5.092 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.574           ; -1.161               ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.574           ; -1.160               ; Slow 900mV 100C Model ;
; -5.020 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.443            ; 1.603           ; -1.160               ; Slow 900mV 100C Model ;
; -5.091 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.574           ; -1.160               ; Slow 900mV 100C Model ;
; -5.016 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.578           ; -1.159               ; Slow 900mV 100C Model ;
; -5.020 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.576           ; -1.158               ; Slow 900mV 100C Model ;
; -5.019 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.576           ; -1.157               ; Slow 900mV 100C Model ;
; -5.019 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.576           ; -1.157               ; Slow 900mV 100C Model ;
; -5.021 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.586           ; -1.154               ; Slow 900mV 100C Model ;
; -5.087 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.586           ; -1.154               ; Slow 900mV 100C Model ;
; -5.096 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.567           ; -1.154               ; Slow 900mV 100C Model ;
; -5.119 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.567           ; -1.154               ; Slow 900mV 100C Model ;
; -5.029 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.586           ; -1.153               ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.567           ; -1.153               ; Slow 900mV 100C Model ;
; -5.118 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.567           ; -1.153               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.566           ; -1.151               ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.566           ; -1.151               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.566           ; -1.149               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.566           ; -1.149               ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.562           ; -1.149               ; Slow 900mV 100C Model ;
; -5.061 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.566           ; -1.149               ; Slow 900mV 100C Model ;
; -5.061 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.566           ; -1.149               ; Slow 900mV 100C Model ;
; -5.075 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.413            ; 1.562           ; -1.149               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.387            ; 1.535           ; -1.148               ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.569           ; -1.148               ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.562           ; -1.148               ; Slow 900mV 100C Model ;
; -5.024 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.387            ; 1.535           ; -1.148               ; Slow 900mV 100C Model ;
; -5.074 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.414            ; 1.562           ; -1.148               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.566           ; -1.147               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.569           ; -1.147               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.567           ; -1.147               ; Slow 900mV 100C Model ;
; -5.059 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.566           ; -1.147               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.564           ; -1.146               ; Slow 900mV 100C Model ;
; -4.985 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.567           ; -1.146               ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.564           ; -1.146               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.564           ; -1.145               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.564           ; -1.145               ; Slow 900mV 100C Model ;
; -5.062 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.564           ; -1.145               ; Slow 900mV 100C Model ;
; -5.062 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.564           ; -1.145               ; Slow 900mV 100C Model ;
; -5.067 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.559           ; -1.144               ; Slow 900mV 100C Model ;
; -5.090 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.559           ; -1.144               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.574           ; -1.142               ; Slow 900mV 100C Model ;
; -5.047 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.574           ; -1.142               ; Slow 900mV 100C Model ;
; -5.065 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.559           ; -1.142               ; Slow 900mV 100C Model ;
; -5.065 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.559           ; -1.142               ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.559           ; -1.142               ; Slow 900mV 100C Model ;
; -5.088 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.559           ; -1.142               ; Slow 900mV 100C Model ;
; -5.130 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.574           ; -1.142               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.574           ; -1.141               ; Slow 900mV 100C Model ;
; -5.072 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.574           ; -1.141               ; Slow 900mV 100C Model ;
; -5.063 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.559           ; -1.140               ; Slow 900mV 100C Model ;
; -5.086 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.559           ; -1.140               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.568           ; -1.139               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.554           ; -1.139               ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.415            ; 1.554           ; -1.139               ; Slow 900mV 100C Model ;
; -5.067 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.557           ; -1.139               ; Slow 900mV 100C Model ;
; -5.090 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.557           ; -1.139               ; Slow 900mV 100C Model ;
; -5.066 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.557           ; -1.138               ; Slow 900mV 100C Model ;
; -5.066 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.557           ; -1.138               ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.557           ; -1.138               ; Slow 900mV 100C Model ;
; -5.089 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.557           ; -1.138               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.554           ; -1.137               ; Slow 900mV 100C Model ;
; -4.978 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.554           ; -1.137               ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.417            ; 1.554           ; -1.137               ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.417            ; 1.554           ; -1.137               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.554           ; -1.135               ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_0_pc[1]~ENA_dff                                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.387            ; 1.522           ; -1.135               ; Slow 900mV 100C Model ;
; -5.042 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.419            ; 1.554           ; -1.135               ; Slow 900mV 100C Model ;
; -5.134 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.567           ; -1.135               ; Slow 900mV 100C Model ;
; -5.157 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.567           ; -1.135               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.552           ; -1.134               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.566           ; -1.134               ; Slow 900mV 100C Model ;
; -5.046 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.418            ; 1.552           ; -1.134               ; Slow 900mV 100C Model ;
; -5.076 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.567           ; -1.134               ; Slow 900mV 100C Model ;
; -5.099 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.567           ; -1.134               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.552           ; -1.133               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.552           ; -1.133               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.494           ; -1.133               ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.494           ; -1.133               ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.419            ; 1.552           ; -1.133               ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.419            ; 1.552           ; -1.133               ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.494           ; -1.133               ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.494           ; -1.132               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.494           ; -1.132               ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.494           ; -1.132               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.551           ; -1.130               ; Slow 900mV 100C Model ;
; -5.047 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.562           ; -1.130               ; Slow 900mV 100C Model ;
; -5.113 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.562           ; -1.130               ; Slow 900mV 100C Model ;
; -4.974 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.551           ; -1.129               ; Slow 900mV 100C Model ;
; -4.989 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.562           ; -1.129               ; Slow 900mV 100C Model ;
; -5.055 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.433            ; 1.562           ; -1.129               ; Slow 900mV 100C Model ;
; -5.010 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.369            ; 1.492           ; -1.123               ; Slow 900mV 100C Model ;
; -5.033 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.566           ; -1.122               ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.443            ; 1.564           ; -1.121               ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.551           ; -1.119               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -5.045 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.482           ; -1.118               ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.482           ; -1.116               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.482           ; -1.116               ; Slow 900mV 100C Model ;
; -5.043 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.482           ; -1.116               ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.368            ; 1.482           ; -1.114               ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.368            ; 1.482           ; -1.114               ; Slow 900mV 100C Model ;
; -4.972 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.480           ; -1.113               ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.480           ; -1.113               ; Slow 900mV 100C Model ;
; -5.050 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.480           ; -1.113               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.480           ; -1.112               ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.540           ; -1.108               ; Slow 900mV 100C Model ;
; -4.988 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.432            ; 1.540           ; -1.108               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.491           ; -1.107               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.491           ; -1.107               ; Slow 900mV 100C Model ;
; -5.085 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.491           ; -1.107               ; Slow 900mV 100C Model ;
; -5.127 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.491           ; -1.107               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.491           ; -1.106               ; Slow 900mV 100C Model ;
; -5.015 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.491           ; -1.106               ; Slow 900mV 100C Model ;
; -5.057 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.491           ; -1.106               ; Slow 900mV 100C Model ;
; -5.021 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.548           ; -1.104               ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.547           ; -1.103               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.405            ; 1.503           ; -1.098               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.406            ; 1.503           ; -1.097               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.406            ; 1.503           ; -1.097               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.518           ; -1.097               ; Slow 900mV 100C Model ;
; -5.007 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.406            ; 1.503           ; -1.097               ; Slow 900mV 100C Model ;
; -5.049 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.406            ; 1.503           ; -1.097               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.407            ; 1.503           ; -1.096               ; Slow 900mV 100C Model ;
; -4.981 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.443            ; 1.539           ; -1.096               ; Slow 900mV 100C Model ;
; -4.985 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.518           ; -1.096               ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.407            ; 1.503           ; -1.096               ; Slow 900mV 100C Model ;
; -5.048 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.407            ; 1.503           ; -1.096               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.492            ; 1.585           ; -1.093               ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.452           ; -1.091               ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.452           ; -1.091               ; Slow 900mV 100C Model ;
; -4.994 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.452           ; -1.090               ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.443            ; 1.533           ; -1.090               ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.452           ; -1.090               ; Slow 900mV 100C Model ;
; -4.966 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.346            ; 1.434           ; -1.088               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.409            ; 1.491           ; -1.082               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.409            ; 1.491           ; -1.082               ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.409            ; 1.491           ; -1.082               ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.409            ; 1.491           ; -1.082               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.411            ; 1.491           ; -1.080               ; Slow 900mV 100C Model ;
; -5.011 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.411            ; 1.491           ; -1.080               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.413            ; 1.491           ; -1.078               ; Slow 900mV 100C Model ;
; -5.009 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.413            ; 1.491           ; -1.078               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.412            ; 1.489           ; -1.077               ; Slow 900mV 100C Model ;
; -5.018 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.412            ; 1.489           ; -1.077               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.413            ; 1.489           ; -1.076               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.413            ; 1.489           ; -1.076               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.364            ; 1.440           ; -1.076               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.364            ; 1.440           ; -1.076               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.413            ; 1.489           ; -1.076               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.413            ; 1.489           ; -1.076               ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.366            ; 1.440           ; -1.074               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.502           ; -1.073               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.428            ; 1.500           ; -1.072               ; Slow 900mV 100C Model ;
; -4.997 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.368            ; 1.440           ; -1.072               ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.428            ; 1.500           ; -1.072               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.500           ; -1.071               ; Slow 900mV 100C Model ;
; -5.006 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.367            ; 1.438           ; -1.071               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.500           ; -1.071               ; Slow 900mV 100C Model ;
; -5.032 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.515           ; -1.071               ; Slow 900mV 100C Model ;
; -5.053 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.500           ; -1.071               ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.429            ; 1.500           ; -1.071               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.430            ; 1.500           ; -1.070               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[21]                                                 ; 0.368            ; 1.438           ; -1.070               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[25]                                                 ; 0.368            ; 1.438           ; -1.070               ; Slow 900mV 100C Model ;
; -5.025 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.430            ; 1.500           ; -1.070               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.429           ; -1.068               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.361            ; 1.429           ; -1.068               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.429           ; -1.067               ; Slow 900mV 100C Model ;
; -4.970 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.362            ; 1.429           ; -1.067               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|fq|i118~0xsyn_LAB_RE_X191_Y185_N0_I7_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.433            ; 1.500           ; -1.067               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.449           ; -1.065               ; Slow 900mV 100C Model ;
; -5.041 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.449           ; -1.065               ; Slow 900mV 100C Model ;
; -5.083 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.449           ; -1.065               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.449           ; -1.064               ; Slow 900mV 100C Model ;
; -5.013 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.385            ; 1.449           ; -1.064               ; Slow 900mV 100C Model ;
; -4.965 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.423            ; 1.485           ; -1.062               ; Slow 900mV 100C Model ;
; -4.983 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.423            ; 1.485           ; -1.062               ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.398            ; 1.460           ; -1.062               ; Slow 900mV 100C Model ;
; -5.012 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.369            ; 1.431           ; -1.062               ; Slow 900mV 100C Model ;
; -4.982 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_LAB_RE_X189_Y184_N0_I75_dff  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.424            ; 1.485           ; -1.061               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.399            ; 1.460           ; -1.061               ; Slow 900mV 100C Model ;
; -4.980 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.478           ; -1.058               ; Slow 900mV 100C Model ;
; -4.979 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.478           ; -1.057               ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.478           ; -1.057               ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.478           ; -1.057               ; Slow 900mV 100C Model ;
; -5.075 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.478           ; -1.057               ; Slow 900mV 100C Model ;
; -5.117 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.478           ; -1.057               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.478           ; -1.056               ; Slow 900mV 100C Model ;
; -4.992 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.476           ; -1.056               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.478           ; -1.056               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.476           ; -1.056               ; Slow 900mV 100C Model ;
; -5.074 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.478           ; -1.056               ; Slow 900mV 100C Model ;
; -5.074 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.476           ; -1.056               ; Slow 900mV 100C Model ;
; -5.116 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.478           ; -1.056               ; Slow 900mV 100C Model ;
; -5.116 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.420            ; 1.476           ; -1.056               ; Slow 900mV 100C Model ;
; -4.987 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.430            ; 1.485           ; -1.055               ; Slow 900mV 100C Model ;
; -4.991 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.476           ; -1.055               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.430            ; 1.485           ; -1.055               ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.476           ; -1.055               ; Slow 900mV 100C Model ;
; -5.073 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.476           ; -1.055               ; Slow 900mV 100C Model ;
; -5.115 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.421            ; 1.476           ; -1.055               ; Slow 900mV 100C Model ;
; -4.986 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.431            ; 1.485           ; -1.054               ; Slow 900mV 100C Model ;
; -4.993 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.498           ; -1.054               ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.431            ; 1.485           ; -1.054               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.467           ; -1.050               ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.467           ; -1.050               ; Slow 900mV 100C Model ;
; -4.971 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.491            ; 1.537           ; -1.046               ; Slow 900mV 100C Model ;
; -4.995 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.444            ; 1.489           ; -1.045               ; Slow 900mV 100C Model ;
; -5.005 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.466           ; -1.045               ; Slow 900mV 100C Model ;
; -5.023 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.466           ; -1.045               ; Slow 900mV 100C Model ;
; -5.004 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.466           ; -1.044               ; Slow 900mV 100C Model ;
; -5.022 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.466           ; -1.044               ; Slow 900mV 100C Model ;
; -4.977 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.405            ; 1.448           ; -1.043               ; Slow 900mV 100C Model ;
; -5.025 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.417            ; 1.460           ; -1.043               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0~5xsyn_C4_X191_Y183_N0_I48_dff      ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[19]                                                 ; 0.418            ; 1.460           ; -1.042               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.426           ; -1.042               ; Slow 900mV 100C Model ;
; -4.975 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.426           ; -1.042               ; Slow 900mV 100C Model ;
; -4.976 ; uFPGACHIP|Platform|sys|tile|frontend|fq|_T_82_1_pc[1]~RTMUXMERGEROT_LAB_RE_X191_Y185_N0_I5_dff ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.406            ; 1.448           ; -1.042               ; Slow 900mV 100C Model ;
; -4.990 ; uFPGACHIP|Platform|sys|tile|frontend|fq|i118~0xsyn_LAB_RE_X191_Y185_N0_I7_dff                  ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.433            ; 1.475           ; -1.042               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.003 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.426           ; -1.042               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[10]                                                 ; 0.384            ; 1.426           ; -1.042               ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.039 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.081 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.424            ; 1.466           ; -1.042               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__data[1]                                                ; 0.412            ; 1.453           ; -1.041               ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -5.002 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -5.038 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -5.080 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.423            ; 1.464           ; -1.041               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[20]                                                 ; 0.433            ; 1.473           ; -1.040               ; Slow 900mV 100C Model ;
; -4.969 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[6]                                                  ; 0.433            ; 1.473           ; -1.040               ; Slow 900mV 100C Model ;
; -5.001 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.426            ; 1.466           ; -1.040               ; Slow 900mV 100C Model ;
; -5.037 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.426            ; 1.466           ; -1.040               ; Slow 900mV 100C Model ;
; -5.079 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.426            ; 1.466           ; -1.040               ; Slow 900mV 100C Model ;
; -5.000 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.425            ; 1.464           ; -1.039               ; Slow 900mV 100C Model ;
; -5.036 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.425            ; 1.464           ; -1.039               ; Slow 900mV 100C Model ;
; -5.078 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.425            ; 1.464           ; -1.039               ; Slow 900mV 100C Model ;
; -4.967 ; uFPGACHIP|Platform|sys|tile|frontend|icache|data_arrays_0_0_rtl_0_bypass[38]~.rtm_bwd_1        ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[16]                                                 ; 0.435            ; 1.473           ; -1.038               ; Slow 900mV 100C Model ;
; -4.999 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.428            ; 1.466           ; -1.038               ; Slow 900mV 100C Model ;
; -5.017 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.459           ; -1.038               ; Slow 900mV 100C Model ;
; -5.035 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.428            ; 1.466           ; -1.038               ; Slow 900mV 100C Model ;
; -5.053 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.459           ; -1.038               ; Slow 900mV 100C Model ;
; -5.077 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.428            ; 1.466           ; -1.038               ; Slow 900mV 100C Model ;
; -5.095 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[17]                                                 ; 0.421            ; 1.459           ; -1.038               ; Slow 900mV 100C Model ;
; -4.998 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.008 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.016 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.459           ; -1.037               ; Slow 900mV 100C Model ;
; -5.034 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.044 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.052 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.459           ; -1.037               ; Slow 900mV 100C Model ;
; -5.076 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~_Duplicate                                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[18]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.086 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[14]                                                 ; 0.427            ; 1.464           ; -1.037               ; Slow 900mV 100C Model ;
; -5.094 ; uFPGACHIP|Platform|sys|tile|frontend|s2_pc[1]~LAB_RE_X191_Y185_N0_I3_dff                       ; uFPGACHIP|Platform|sys|tile|core|ibuf|buf__pc[26]                                                 ; 0.422            ; 1.459           ; -1.037               ; Slow 900mV 100C Model ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+-----------------+----------------------+-----------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+---------------------------------------+
; CLK-30027 - Multiple Clock Assignment ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+--------------------------------------+
; CLK-30029 - Invalid Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	maximum_setup_slack = 0
+--------------------------------------------------------------+
; TMC-20200 - Setup-Failing Paths with Impossible Requirements ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	maximum_setup_slack = 0
+------------------------------------------------------+
; TMC-20201 - Setup-Failing Paths with High Clock Skew ;
+------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


