{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637358070500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637358070510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 15:41:10 2021 " "Processing started: Fri Nov 19 15:41:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637358070510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358070510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358070510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637358072130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637358072130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updown_count-Behavioral " "Found design unit 1: updown_count-Behavioral" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097602 ""} { "Info" "ISGN_ENTITY_NAME" "1 updown_count " "Found entity 1: updown_count" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097602 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637358097620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637358097622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ship_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ship_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ship_controller-bh " "Found design unit 1: ship_controller-bh" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ship_controller " "Found entity 1: ship_controller" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "ip/ADXL345_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ADXL345_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "ip/ADXL345_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ADXL345_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_structural " "Found design unit 1: vga_top-vga_structural" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097701 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097718 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097736 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097754 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alien_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/alien_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alien_Movement-arch " "Found design unit 1: Alien_Movement-arch" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alien_Movement " "Found entity 1: Alien_Movement" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/counter_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/counter_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16_bit-rtl " "Found design unit 1: counter_16_bit-rtl" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/counter_16_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097792 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16_bit " "Found entity 1: counter_16_bit" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/counter_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097812 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_tb-tb " "Found design unit 1: project_tb-tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/project_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097828 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_tb " "Found entity 1: project_tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/project_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358097828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358097828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637358098116 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lives_sig vga_top_level.vhd(147) " "VHDL Signal Declaration warning at vga_top_level.vhd(147): used explicit default value for signal \"lives_sig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098120 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_ySig vga_top_level.vhd(150) " "VHDL Signal Declaration warning at vga_top_level.vhd(150): used explicit default value for signal \"L_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098120 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M_ySig vga_top_level.vhd(152) " "VHDL Signal Declaration warning at vga_top_level.vhd(152): used explicit default value for signal \"M_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 152 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098120 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_ySig vga_top_level.vhd(154) " "VHDL Signal Declaration warning at vga_top_level.vhd(154): used explicit default value for signal \"S_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098120 "|vga_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0_sig vga_top_level.vhd(155) " "Verilog HDL or VHDL warning at vga_top_level.vhd(155): object \"c0_sig\" assigned a value but never read" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637358098120 "|vga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vga_top_level.vhd" "pll_inst" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "altpll_component" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098316 ""}  } { { "ip/pll.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637358098316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358098512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358098512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "vga_top_level.vhd" "U1" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637358098606 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637358098606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/db/vga_pll_25_175_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637358098766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358098766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "vga_top_level.vhd" "U2" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "vga_top_level.vhd" "U3" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098796 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_x hw_image_generator.vhd(72) " "VHDL Variable Declaration warning at hw_image_generator.vhd(72): used initial value expression for variable \"triangle_x\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098802 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098803 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098803 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_y hw_image_generator.vhd(73) " "VHDL Variable Declaration warning at hw_image_generator.vhd(73): used initial value expression for variable \"triangle_y\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 73 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098804 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(73) " "VHDL Process Statement warning at hw_image_generator.vhd(73): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098804 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x1 hw_image_generator.vhd(74) " "VHDL Variable Declaration warning at hw_image_generator.vhd(74): used initial value expression for variable \"triangle_lives_x1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 74 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098804 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y1 hw_image_generator.vhd(75) " "VHDL Variable Declaration warning at hw_image_generator.vhd(75): used initial value expression for variable \"triangle_lives_y1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 75 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098804 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x2 hw_image_generator.vhd(76) " "VHDL Variable Declaration warning at hw_image_generator.vhd(76): used initial value expression for variable \"triangle_lives_x2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 76 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098804 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y2 hw_image_generator.vhd(77) " "VHDL Variable Declaration warning at hw_image_generator.vhd(77): used initial value expression for variable \"triangle_lives_y2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 77 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098805 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x3 hw_image_generator.vhd(78) " "VHDL Variable Declaration warning at hw_image_generator.vhd(78): used initial value expression for variable \"triangle_lives_x3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 78 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098805 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y3 hw_image_generator.vhd(79) " "VHDL Variable Declaration warning at hw_image_generator.vhd(79): used initial value expression for variable \"triangle_lives_y3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 79 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098805 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_xBound hw_image_generator.vhd(80) " "VHDL Variable Declaration warning at hw_image_generator.vhd(80): used initial value expression for variable \"L_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 80 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098805 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(80) " "VHDL Process Statement warning at hw_image_generator.vhd(80): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098805 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_yBound hw_image_generator.vhd(81) " "VHDL Variable Declaration warning at hw_image_generator.vhd(81): used initial value expression for variable \"L_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(81) " "VHDL Process Statement warning at hw_image_generator.vhd(81): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_xBound hw_image_generator.vhd(82) " "VHDL Variable Declaration warning at hw_image_generator.vhd(82): used initial value expression for variable \"M_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 82 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(82) " "VHDL Process Statement warning at hw_image_generator.vhd(82): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_yBound hw_image_generator.vhd(83) " "VHDL Variable Declaration warning at hw_image_generator.vhd(83): used initial value expression for variable \"M_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 83 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_xBound hw_image_generator.vhd(84) " "VHDL Variable Declaration warning at hw_image_generator.vhd(84): used initial value expression for variable \"S_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 84 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(84) " "VHDL Process Statement warning at hw_image_generator.vhd(84): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_yBound hw_image_generator.vhd(85) " "VHDL Variable Declaration warning at hw_image_generator.vhd(85): used initial value expression for variable \"S_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 85 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637358098806 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098807 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(97) " "VHDL Process Statement warning at hw_image_generator.vhd(97): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098807 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(101) " "VHDL Process Statement warning at hw_image_generator.vhd(101): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098807 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(105) " "VHDL Process Statement warning at hw_image_generator.vhd(105): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098807 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098807 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098808 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098812 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098816 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_en hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098816 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098817 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098819 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_en hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098819 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098822 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098822 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_en hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098822 "|vga_top|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alien_Movement Alien_Movement:U4 " "Elaborating entity \"Alien_Movement\" for hierarchy \"Alien_Movement:U4\"" {  } { { "vga_top_level.vhd" "U4" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_controller ship_controller:U7 " "Elaborating entity \"ship_controller\" for hierarchy \"ship_controller:U7\"" {  } { { "vga_top_level.vhd" "U7" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358098840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(65) " "VHDL Process Statement warning at ship_movement.vhd(65): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098843 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(72) " "VHDL Process Statement warning at ship_movement.vhd(72): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098847 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(89) " "VHDL Process Statement warning at ship_movement.vhd(89): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098847 "|vga_top|ship_controller:U7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ship_movement.vhd(98) " "VHDL Process Statement warning at ship_movement.vhd(98): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358098847 "|vga_top|ship_controller:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ship_controller:U7\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\"" {  } { { "ip/ship_movement.vhd" "U0" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358099148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "ip/ADXL345_controller.vhd" "U0" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ADXL345_controller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358099152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637358099155 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637358099157 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637358099157 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637358099157 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637358099157 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "ip/gsensor.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637358099157 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "ip/gsensor.sv" "u0" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358099159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637358099162 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637358099162 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "ip/spi.sv" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637358099162 "|vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_count ship_controller:U7\|updown_count:X1 " "Elaborating entity \"updown_count\" for hierarchy \"ship_controller:U7\|updown_count:X1\"" {  } { { "ip/ship_movement.vhd" "X1" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358099169 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "origin up_down_counter.vhd(24) " "VHDL Process Statement warning at up_down_counter.vhd(24): signal \"origin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637358099174 "|vga_top|ship_controller:U7|updown_count:X1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip/pll.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/pll.vhd" 133 0 0 } } { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 166 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637358099442 "|vga_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637358099442 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637358099442 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ship_controller:U7\|y_clock " "Found clock multiplexer ship_controller:U7\|y_clock" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637358099634 "|vga_top|ship_controller:U7|y_clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ship_controller:U7\|x_clock " "Found clock multiplexer ship_controller:U7\|x_clock" {  } { { "ip/ship_movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/ship_movement.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1637358099634 "|vga_top|ship_controller:U7|x_clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1637358099634 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/db/vga_top.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/db/vga_top.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1637358100257 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"ship_controller:U7\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "ip/gsensor.sv" "spi_program" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1637358100306 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637358100306 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637358101457 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1637358101457 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637358101458 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1637358101458 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 44 -1 0 } } { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637358101525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637358101525 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_top_level.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637358102578 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637358102578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637358102808 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[8\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[8\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[5\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[5\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[3\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[3\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|x_pos_sig\[2\] High " "Register ship_controller:U7\|updown_count:Y1\|x_pos_sig\[2\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|x_pos_sig\[3\] High " "Register ship_controller:U7\|updown_count:X1\|x_pos_sig\[3\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|x_pos_sig\[1\] High " "Register ship_controller:U7\|updown_count:X1\|x_pos_sig\[1\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[9\] High " "Register Alien_Movement:U4\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U4\|temp\[7\] High " "Register Alien_Movement:U4\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[9\] High " "Register Alien_Movement:U5\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U5\|temp\[7\] High " "Register Alien_Movement:U5\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[9\] High " "Register Alien_Movement:U6\|temp\[9\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Alien_Movement:U6\|temp\[7\] High " "Register Alien_Movement:U6\|temp\[7\] will power up to High" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/Alien_Movement.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[15\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[15\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[5\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[5\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[14\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[14\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[10\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[10\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[4\] High " "Register ship_controller:U7\|updown_count:Y1\|counter\[4\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[3\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[3\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:Y1\|counter\[2\] Low " "Register ship_controller:U7\|updown_count:Y1\|counter\[2\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[15\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[15\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[5\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[5\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[14\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[14\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[10\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[10\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[4\] High " "Register ship_controller:U7\|updown_count:X1\|counter\[4\] will power up to High" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[3\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[3\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ship_controller:U7\|updown_count:X1\|counter\[2\] Low " "Register ship_controller:U7\|updown_count:X1\|counter\[2\] will power up to Low" {  } { { "ip/up_down_counter.vhd" "" { Text "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/ip/up_down_counter.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637358103161 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1637358103161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637358105438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/output_files/vga_top.map.smsg " "Generated suppressed messages file C:/Users/Sean Jones/Downloads/DIGI_PROJECT-main/DIGI_PROJECT-main/output_files/vga_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358105908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637358106552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637358106552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1571 " "Implemented 1571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637358106941 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637358106941 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637358106941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1486 " "Implemented 1486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637358106941 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637358106941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637358106941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637358107027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 15:41:47 2021 " "Processing ended: Fri Nov 19 15:41:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637358107027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637358107027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637358107027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637358107027 ""}
