(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (wire1[(2'h3):(2'h3)] && $unsigned((wire0 | $signed(wire1))));
  assign wire5 = (8'ha9);
  assign wire6 = (+(^wire3));
  assign wire7 = (wire6 ?
                     (wire2 ?
                         (wire3[(3'h6):(1'h0)] - $unsigned(wire3)) : {(wire2 ?
                                 wire0 : wire6)}) : $signed(({(8'ha5)} > $unsigned(wire2))));
  assign wire8 = ((&wire0) ?
                     (|((wire4 >>> (8'haa)) ?
                         $unsigned(wire4) : (~&(8'ha1)))) : ((wire7 ?
                             (wire2 && (8'ha2)) : (wire7 && wire1)) ?
                         (8'ha8) : (|(!wire3))));
endmodule