{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550560330377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550560330387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 18 23:12:10 2019 " "Processing started: Mon Feb 18 23:12:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550560330387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560330387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560330388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1550560330962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdtodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/bcdtodisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560357171 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "bcdtodisplay.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/bcdtodisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560357171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-mainarch " "Found design unit 1: part2-mainarch" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560357173 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560357173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550560357257 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sec_bcd_ms part2.vhd(30) " "VHDL Signal Declaration warning at part2.vhd(30): used implicit default value for signal \"sec_bcd_ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550560357268 "|part2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_bcd_ms part2.vhd(30) " "VHDL Signal Declaration warning at part2.vhd(30): used implicit default value for signal \"min_bcd_ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550560357268 "|part2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hour_bcd_ms part2.vhd(30) " "VHDL Signal Declaration warning at part2.vhd(30): used implicit default value for signal \"hour_bcd_ms\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550560357269 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count part2.vhd(42) " "VHDL Process Statement warning at part2.vhd(42): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357270 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec part2.vhd(44) " "VHDL Process Statement warning at part2.vhd(44): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357271 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec part2.vhd(46) " "VHDL Process Statement warning at part2.vhd(46): signal \"sec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357271 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min part2.vhd(48) " "VHDL Process Statement warning at part2.vhd(48): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357271 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min part2.vhd(50) " "VHDL Process Statement warning at part2.vhd(50): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357272 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour part2.vhd(52) " "VHDL Process Statement warning at part2.vhd(52): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357272 "|part2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour part2.vhd(54) " "VHDL Process Statement warning at part2.vhd(54): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550560357272 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec part2.vhd(37) " "VHDL Process Statement warning at part2.vhd(37): inferring latch(es) for signal or variable \"sec\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550560357273 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min part2.vhd(37) " "VHDL Process Statement warning at part2.vhd(37): inferring latch(es) for signal or variable \"min\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550560357273 "|part2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour part2.vhd(37) " "VHDL Process Statement warning at part2.vhd(37): inferring latch(es) for signal or variable \"hour\", which holds its previous value in one or more paths through the process" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1550560357273 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] part2.vhd(37) " "Inferred latch for \"hour\[0\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357286 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] part2.vhd(37) " "Inferred latch for \"hour\[1\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] part2.vhd(37) " "Inferred latch for \"hour\[2\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] part2.vhd(37) " "Inferred latch for \"hour\[3\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] part2.vhd(37) " "Inferred latch for \"hour\[4\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[5\] part2.vhd(37) " "Inferred latch for \"hour\[5\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[6\] part2.vhd(37) " "Inferred latch for \"hour\[6\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[7\] part2.vhd(37) " "Inferred latch for \"hour\[7\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[0\] part2.vhd(37) " "Inferred latch for \"min\[0\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[1\] part2.vhd(37) " "Inferred latch for \"min\[1\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[2\] part2.vhd(37) " "Inferred latch for \"min\[2\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[3\] part2.vhd(37) " "Inferred latch for \"min\[3\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[4\] part2.vhd(37) " "Inferred latch for \"min\[4\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[5\] part2.vhd(37) " "Inferred latch for \"min\[5\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[6\] part2.vhd(37) " "Inferred latch for \"min\[6\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min\[7\] part2.vhd(37) " "Inferred latch for \"min\[7\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357287 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[0\] part2.vhd(37) " "Inferred latch for \"sec\[0\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[1\] part2.vhd(37) " "Inferred latch for \"sec\[1\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[2\] part2.vhd(37) " "Inferred latch for \"sec\[2\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[3\] part2.vhd(37) " "Inferred latch for \"sec\[3\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[4\] part2.vhd(37) " "Inferred latch for \"sec\[4\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[5\] part2.vhd(37) " "Inferred latch for \"sec\[5\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[6\] part2.vhd(37) " "Inferred latch for \"sec\[6\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec\[7\] part2.vhd(37) " "Inferred latch for \"sec\[7\]\" at part2.vhd(37)" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560357288 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:DISPLAY0 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:DISPLAY0\"" {  } { { "part2.vhd" "DISPLAY0" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550560357367 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "part2.vhd" "Mod0" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560357990 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "part2.vhd" "Mod1" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560357990 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "part2.vhd" "Mod2" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560357990 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1550560357990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550560358069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550560358069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550560358069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550560358069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550560358069 ""}  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550560358069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560358140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560358140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560358164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560358164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550560358185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560358185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[0\] VCC " "Pin \"sec_ms\[0\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[1\] GND " "Pin \"sec_ms\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[2\] GND " "Pin \"sec_ms\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[3\] GND " "Pin \"sec_ms\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[4\] GND " "Pin \"sec_ms\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[5\] GND " "Pin \"sec_ms\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_ms\[6\] GND " "Pin \"sec_ms\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|sec_ms[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[0\] VCC " "Pin \"min_ms\[0\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[1\] GND " "Pin \"min_ms\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[2\] GND " "Pin \"min_ms\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[3\] GND " "Pin \"min_ms\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[4\] GND " "Pin \"min_ms\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[5\] GND " "Pin \"min_ms\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_ms\[6\] GND " "Pin \"min_ms\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|min_ms[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[0\] VCC " "Pin \"hour_ms\[0\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[1\] GND " "Pin \"hour_ms\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[2\] GND " "Pin \"hour_ms\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[3\] GND " "Pin \"hour_ms\[3\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[4\] GND " "Pin \"hour_ms\[4\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[5\] GND " "Pin \"hour_ms\[5\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_ms\[6\] GND " "Pin \"hour_ms\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550560358756 "|part2|hour_ms[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550560358756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550560358905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550560359752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550560359752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sec_up " "No output dependent on input pin \"sec_up\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|sec_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sec_down " "No output dependent on input pin \"sec_down\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|sec_down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "min_up " "No output dependent on input pin \"min_up\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|min_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "min_down " "No output dependent on input pin \"min_down\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|min_down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hour_up " "No output dependent on input pin \"hour_up\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|hour_up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hour_down " "No output dependent on input pin \"hour_down\"" {  } { { "part2.vhd" "" { Text "C:/Users/comsa/Documents/cpen312-lab3/part2/part2.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550560359929 "|part2|hour_down"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1550560359929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550560359934 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550560359934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550560359934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550560359934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550560360055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 18 23:12:40 2019 " "Processing ended: Mon Feb 18 23:12:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550560360055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550560360055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550560360055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550560360055 ""}
