Actual code for the verilog, contains module that defines the half adder
