#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 30 15:28:26 2023
# Process ID: 20212
# Current directory: C:/Users/jiangyi/Desktop/lab4-3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18808 C:\Users\jiangyi\Desktop\lab4-3\lab4-3.xpr
# Log file: C:/Users/jiangyi/Desktop/lab4-3/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/lab4-3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/lab4-3/lab4-3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/lab4-3/Supplementary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.617 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/constrs_1
file mkdir C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/constrs_1/new
close [ open C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/constrs_1/new/Org-Sword.xdc w ]
add_files -fileset constrs_1 C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/constrs_1/new/Org-Sword.xdc
close [ open C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl_tb.v w ]
add_files C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl_tb.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado_xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CSSTE' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/vga_debugger.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/font_8x16.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CSSTE_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.gen/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo8SEG
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol e, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/HexTo8SEG.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MC14495_ZJU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/P2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/RAM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2458] undeclared symbol ALU_operation, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/SSeg7_Dev/SSeg7_Dev.srcs/sources_1/new/SSeg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/Supplementary/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE
INFO: [VRFC 10-2458] undeclared symbol GPIOe0000000_we, assumed default net type wire [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/CSSTE.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim'
"xelab -wto 79a0e152eff54071b2d500b810e8723e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CSSTE_behav xil_defaultlib.CSSTE xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 79a0e152eff54071b2d500b810e8723e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CSSTE_behav xil_defaultlib.CSSTE xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_operation' [C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/SCPU.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.SCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.MUX2T1_64
Compiling module xil_defaultlib.P2S
Compiling module unisims_ver.INV
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.OR4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.OR3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.OR2
Compiling module xil_defaultlib.MC14495_ZJU
Compiling module xil_defaultlib.Hex2Seg
Compiling module xil_defaultlib.HexTo8SEG
Compiling module xil_defaultlib.SSeg_map
Compiling module xil_defaultlib.SSeg7_Dev
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SAnti_jitter
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.VgaController
Compiling module xil_defaultlib.VgaDisplay
Compiling module xil_defaultlib.Hex2Ascii
Compiling module xil_defaultlib.VgaDebugger
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.CSSTE
Compiling module xil_defaultlib.glbl
Built simulation snapshot CSSTE_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim/xsim.dir/CSSTE_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 30 15:39:14 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CSSTE_behav -key {Behavioral:sim_1:Functional:CSSTE} -tclbatch {CSSTE.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source CSSTE.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CSSTE_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 15:46:45 2023...
