<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] ADIv5 handling proposal
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20ADIv5%20handling%20proposal&In-Reply-To=%3C1172c8570910130959n11ebe27ch9f4ecaef4943aba9%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="011199.html">
   <LINK REL="Next"  HREF="011203.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] ADIv5 handling proposal</H1>
    <B>Yauheni Kaliuta</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20ADIv5%20handling%20proposal&In-Reply-To=%3C1172c8570910130959n11ebe27ch9f4ecaef4943aba9%40mail.gmail.com%3E"
       TITLE="[Openocd-development] ADIv5 handling proposal">yauheni.kaliuta at gmail.com
       </A><BR>
    <I>Tue Oct 13 18:59:26 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="011199.html">[Openocd-development] ADIv5 handling proposal
</A></li>
        <LI>Next message: <A HREF="011203.html">[Openocd-development] ADIv5 handling proposal
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11201">[ date ]</a>
              <a href="thread.html#11201">[ thread ]</a>
              <a href="subject.html#11201">[ subject ]</a>
              <a href="author.html#11201">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi!

On Tue, Oct 13, 2009 at 7:28 PM, Magnus Lundin &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">lundin at mlu.mine.nu</A>&gt; wrote:
&gt;<i> Yauheni Kaliuta wrote:
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Hi!
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> On Tue, Oct 13, 2009 at 1:28 PM, Magnus Lundin &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">lundin at mlu.mine.nu</A>&gt; wrote:
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> Without looking deeply (lot of other work the coming weeks) I think this
</I>&gt;&gt;&gt;<i> is good, but I would like it in a separate file(module). Called
</I>&gt;&gt;&gt;<i> adiv5_component, adiv5_debug or coresight_component ??
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> So the adiv5 code talks to the MEMAP registers but does not handle the
</I>&gt;&gt;&gt;<i> memory mapped components that are accessed through the the MEMAP. This
</I>&gt;&gt;&gt;<i> includes the content of the ROMTABLE.
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Hmm, I do not think so.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> 1) access to components is a part of the same ADIv5 specification IHI
</I>&gt;&gt;<i> 0031A (shouldn't it be called then swjdp.c like it was?)
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>
</I>&gt;<i>
</I>&gt;<i> I will expand my ideas a bit more.
</I>&gt;<i>
</I>&gt;<i> No, IHI0031A does not contain the full component specification, &#160;Arm ADI is
</I>&gt;<i> the debug interface, and it does not specify the componets. The
</I>&gt;<i> specification contains
</I>&gt;<i> some &#160;information about the rom table structure and peripherial
</I>&gt;<i> identification registers.
</I>
Well, well, but if you check the patch, it does not abstract even
coresight components but just provides memory interface to the address
space of that IHI0031A components.

&gt;<i> These are specified in the CoreSight Architecture Specification ARM IHI
</I>&gt;<i> 0029B.
</I>&gt;<i> The actual debug comonents are specified in the ArmV7A TRM and Cortex A8
</I>&gt;<i> TRM.
</I>&gt;<i>
</I>&gt;<i> The importatnt distinction is that debug components are accesed through a
</I>&gt;<i> memeory space,
</I>&gt;<i> from a target level using memory reads and writes to the relevant memory
</I>&gt;<i> space/bus.
</I>&gt;<i> These components can also be accesed from the processor core over the memory
</I>&gt;<i> bus.
</I>&gt;<i> The Arm debug interface is just the set of DP and AP registers that the
</I>&gt;<i> (recommended)
</I>&gt;<i> external access implementation uses for access to this memory range. SWJ is
</I>&gt;<i> the method
</I>&gt;<i> to talk to DP and AP through JTAG or SW access.
</I>
yes, I understand it of course.

&gt;<i>
</I>&gt;<i> So the only target property that the component needs is the memory
</I>&gt;<i> read/write, for the
</I>&gt;<i> components the rest of adiv5 is irrelevant. For a target that controls the
</I>&gt;<i> components using a
</I>&gt;<i> swjdp interface it is also important to use the correct memap port if there
</I>&gt;<i> are several, and
</I>&gt;<i> to make sure that direct memory access is used with no cache or virtual
</I>&gt;<i> addressing handling.
</I>&gt;<i>
</I>&gt;<i> Perhaps we need a taget level structure that describes a &quot;memory port&quot;,
</I>&gt;<i> something that can
</I>&gt;<i> be read and written like memory.
</I>&gt;<i> The attributes would be
</I>&gt;<i> &#160; * valid memory range
</I>&gt;<i> &#160; * Physical/Virtual memory addressing
</I>&gt;<i> &#160; * Cache handling
</I>&gt;<i> &#160; * Pointer to a &quot;memory port driver&quot; that does the actual
</I>&gt;<i> For a Cortex A8 we would have one &quot;memory port&quot; for each SWJDP-MEMAP port
</I>&gt;<i> for
</I>&gt;<i> direct physical access and one &quot;memory port&quot; for program memory that uses
</I>&gt;<i> virtual
</I>&gt;<i> addressing whem MMU is active and also controls cache cleaning and
</I>&gt;<i> invalidation.
</I>&gt;<i> We can have a separate &quot;memory port&quot; that accesses memory through the CPU.
</I>&gt;<i> Of course twe some work on how to create a user/tcl interface for this
</I>&gt;<i> structure.
</I>&gt;<i>
</I>
Looks like I understand you now and agree that my implementation is
too narrowed to APB-AP and romtables. I did not think about other
access methods if apb-ap is available.

Will think about it, thank you a lot for the comments!

&gt;<i>
</I>&gt;&gt;<i> 2) if you want to have the layer independent of ap and components
</I>&gt;&gt;<i> layers, then there should be no links in that direction, only from
</I>&gt;&gt;<i> components towards DP. As a result the cpu layer, which uses both
</I>&gt;&gt;<i> components and AP accesses should be aware of scanning, handling
</I>&gt;&gt;<i> (storing/freeing...) scanning results and so on.
</I>&gt;&gt;<i>
</I>&gt;<i>
</I>&gt;<i> Well, the target layer must be aware that scanning should be done and that
</I>&gt;<i> there are
</I>&gt;<i> components handled by the &quot;coresight component&quot; layer. &#160;Components do their
</I>&gt;<i> stuff
</I>&gt;<i> by reading and writing to memory.
</I>&gt;<i>
</I>&gt;<i> Even if we let the componets use the swjdp structure to access memory, I
</I>&gt;<i> think
</I>&gt;<i> it should be placed in a seperate file.
</I>&gt;<i>
</I>&gt;<i> Best regards,
</I>&gt;<i> Magnus
</I>&gt;<i>
</I>&gt;<i>
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="011199.html">[Openocd-development] ADIv5 handling proposal
</A></li>
	<LI>Next message: <A HREF="011203.html">[Openocd-development] ADIv5 handling proposal
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11201">[ date ]</a>
              <a href="thread.html#11201">[ thread ]</a>
              <a href="subject.html#11201">[ subject ]</a>
              <a href="author.html#11201">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
