
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.05

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   1.08 source latency dp.rf.rf[28][4]$_DFFE_PP_/CLK ^
  -0.82 target latency dp.pcreg.q[9]$_DFF_PP0_/CLK ^
   0.00 CRPR
--------------
   0.25 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[28]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.19    0.14    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.19    0.00    2.29 ^ dp.pcreg.q[28]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.29   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.20    0.55    0.40    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.01    0.42 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.23    0.64 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_2_0_clk (net)
                  0.11    0.00    0.64 ^ clkbuf_6_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    0.49    0.24    0.24    0.89 ^ clkbuf_6_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_10__leaf_clk (net)
                  0.24    0.00    0.89 ^ clkbuf_leaf_20_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.14    1.03 ^ clkbuf_leaf_20_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_20_clk (net)
                  0.04    0.00    1.03 ^ dp.pcreg.q[28]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.03   clock reconvergence pessimism
                          0.24    1.27   library removal time
                                  1.27   data required time
-----------------------------------------------------------------------------
                                  1.27   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  1.02   slack (MET)


Startpoint: dp.rf.rf[0][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.20    0.55    0.40    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.01    0.42 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.22    0.64 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.11    0.00    0.64 ^ clkbuf_6_17__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    14    0.37    0.19    0.21    0.85 ^ clkbuf_6_17__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_17__leaf_clk (net)
                  0.19    0.00    0.85 ^ clkbuf_leaf_497_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    0.99 ^ clkbuf_leaf_497_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_497_clk (net)
                  0.04    0.00    0.99 ^ dp.rf.rf[0][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    1.36 v dp.rf.rf[0][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][1] (net)
                  0.06    0.00    1.36 v dp.rf.rf[0][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.36   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.16    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.20    0.55    0.40    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.01    0.42 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.22    0.64 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_4_0_clk (net)
                  0.11    0.00    0.64 ^ clkbuf_6_17__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    14    0.37    0.19    0.21    0.85 ^ clkbuf_6_17__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_17__leaf_clk (net)
                  0.19    0.00    0.85 ^ clkbuf_leaf_497_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    0.99 ^ clkbuf_leaf_497_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_497_clk (net)
                  0.04    0.00    0.99 ^ dp.rf.rf[0][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.99   clock reconvergence pessimism
                          0.08    1.07   library hold time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[9]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.19    0.14    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.01    2.30 ^ dp.pcreg.q[9]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.30   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.20    0.55    0.40   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.01   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.23   10.64 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.11    0.00   10.64 ^ clkbuf_6_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.25    0.13    0.18   10.82 ^ clkbuf_6_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_14__leaf_clk (net)
                  0.13    0.00   10.82 ^ dp.pcreg.q[9]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.82   clock reconvergence pessimism
                          0.12   10.94   library recovery time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.20    0.00    0.00    2.00 v instr[20] (in)
                                         instr[20] (net)
                  0.00    0.00    2.00 v input13/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    2.47    0.52    0.37    2.37 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net13 (net)
                  0.54    0.05    2.42 v _05511_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.07    0.19    0.48    2.90 v _05511_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _01057_ (net)
                  0.19    0.00    2.90 v _05792_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    16    0.43    0.47    0.50    3.40 v _05792_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01329_ (net)
                  0.47    0.01    3.40 v _07393_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.24    3.64 v _07393_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02802_ (net)
                  0.07    0.00    3.64 v _07394_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.14    0.32    0.41    4.06 v _07394_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net155 (net)
                  0.32    0.00    4.06 v _07395_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.22    0.38    4.44 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.22    0.00    4.44 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.42    4.85 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.17    0.00    4.86 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.11    0.17    0.35    5.21 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.21 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    5.39 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.24    0.00    5.39 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.21    0.16    5.55 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.21    0.00    5.55 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.05    0.41    0.29    5.84 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.41    0.00    5.84 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.06    0.35    0.23    6.07 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.35    0.00    6.07 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.31    0.23    6.30 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.31    0.00    6.30 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.41 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.41 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.33    6.74 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.74 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.33    0.21    6.94 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.33    0.00    6.95 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.10    7.04 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.04 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.13    7.18 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.18 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.28    7.46 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.12    0.00    7.46 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.46    0.30    7.76 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.46    0.00    7.76 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.16    0.19    7.95 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.16    0.00    7.95 ^ aluout[0] (out)
                                  7.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.95   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[9]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.04    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input65/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.14    0.10    0.14    2.14 v input65/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net65 (net)
                  0.10    0.00    2.14 v _08491_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
    32    0.50    0.19    0.14    2.29 ^ _08491_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _00000_ (net)
                  0.20    0.01    2.30 ^ dp.pcreg.q[9]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.30   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.16    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    16    1.20    0.55    0.40   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.55    0.01   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.22    0.11    0.23   10.64 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.11    0.00   10.64 ^ clkbuf_6_14__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    11    0.25    0.13    0.18   10.82 ^ clkbuf_6_14__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_6_14__leaf_clk (net)
                  0.13    0.00   10.82 ^ dp.pcreg.q[9]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.82   clock reconvergence pessimism
                          0.12   10.94   library recovery time
                                 10.94   data required time
-----------------------------------------------------------------------------
                                 10.94   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  8.65   slack (MET)


Startpoint: instr[20] (input port clocked by clk)
Endpoint: aluout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.20    0.00    0.00    2.00 v instr[20] (in)
                                         instr[20] (net)
                  0.00    0.00    2.00 v input13/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   103    2.47    0.52    0.37    2.37 v input13/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net13 (net)
                  0.54    0.05    2.42 v _05511_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.07    0.19    0.48    2.90 v _05511_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _01057_ (net)
                  0.19    0.00    2.90 v _05792_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
    16    0.43    0.47    0.50    3.40 v _05792_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _01329_ (net)
                  0.47    0.01    3.40 v _07393_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.24    3.64 v _07393_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02802_ (net)
                  0.07    0.00    3.64 v _07394_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     6    0.14    0.32    0.41    4.06 v _07394_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net155 (net)
                  0.32    0.00    4.06 v _07395_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.07    0.22    0.38    4.44 v _07395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02803_ (net)
                  0.22    0.00    4.44 v _07399_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.17    0.42    4.85 ^ _07399_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05344_[0] (net)
                  0.17    0.00    4.86 ^ _10923_/B (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.11    0.17    0.35    5.21 v _10923_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _05346_[0] (net)
                  0.17    0.00    5.21 v _07598_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.24    0.18    5.39 ^ _07598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02980_ (net)
                  0.24    0.00    5.39 ^ _07600_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.21    0.16    5.55 v _07600_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02982_ (net)
                  0.21    0.00    5.55 v _07602_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.05    0.41    0.29    5.84 ^ _07602_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02984_ (net)
                  0.41    0.00    5.84 ^ _07622_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.06    0.35    0.23    6.07 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03004_ (net)
                  0.35    0.00    6.07 v _07634_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.06    0.31    0.23    6.30 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03016_ (net)
                  0.31    0.00    6.30 ^ _07645_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.10    6.41 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03027_ (net)
                  0.15    0.00    6.41 v _07650_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.33    6.74 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _03032_ (net)
                  0.13    0.00    6.74 v _07653_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     4    0.05    0.33    0.21    6.94 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _03035_ (net)
                  0.33    0.00    6.95 ^ _07656_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.10    7.04 v _07656_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03038_ (net)
                  0.15    0.00    7.04 v _07657_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.13    7.18 ^ _07657_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03039_ (net)
                  0.15    0.00    7.18 ^ _07658_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.28    7.46 v _07658_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03040_ (net)
                  0.12    0.00    7.46 v _07681_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.05    0.46    0.30    7.76 ^ _07681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         net66 (net)
                  0.46    0.00    7.76 ^ output66/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.16    0.19    7.95 ^ output66/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         aluout[0] (net)
                  0.16    0.00    7.95 ^ aluout[0] (out)
                                  7.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -7.95   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.1689738035202026

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4175

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.20506365597248077

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9192

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[10][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[14][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.24    0.64 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    0.89 ^ clkbuf_6_29__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.15    1.03 ^ clkbuf_leaf_456_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.03 ^ dp.rf.rf[10][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.44 v dp.rf.rf[10][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.30    1.74 v _07089_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.29    2.04 v _07090_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.22    2.25 v _07091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.18    2.43 v _07092_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.27    2.70 ^ _07093_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.15    2.86 v _07094_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    3.10 v _07095_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.38    3.48 ^ _07096_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.37    3.85 v _10911_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.21    4.06 ^ _07610_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    4.20 v _07612_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.35    4.55 ^ _07613_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.26    4.81 v _07622_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.23    5.04 ^ _07634_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.11    5.14 v _07645_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.33    5.47 v _07650_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.21    5.68 ^ _07653_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.24    5.91 ^ _08464_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.18    6.09 ^ _08465_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.19    6.29 ^ _08466_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.21    6.50 ^ _09154_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.11    6.61 v _09155_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.27    6.88 ^ _09156_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.27    7.15 ^ place477/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.18    7.33 ^ _09458_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.33 ^ dp.rf.rf[14][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.33   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.24   10.64 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20   10.85 ^ clkbuf_6_18__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.85 ^ dp.rf.rf[14][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.85   clock reconvergence pessimism
  -0.10   10.75   library setup time
          10.75   data required time
---------------------------------------------------------
          10.75   data required time
          -7.33   data arrival time
---------------------------------------------------------
           3.42   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][1]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.24    0.64 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.85 ^ clkbuf_6_17__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    0.99 ^ clkbuf_leaf_497_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.99 ^ dp.rf.rf[0][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    1.36 v dp.rf.rf[0][1]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.36 v dp.rf.rf[0][1]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.36   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.24    0.64 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.85 ^ clkbuf_6_17__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    0.99 ^ clkbuf_leaf_497_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.99 ^ dp.rf.rf[0][1]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.99   clock reconvergence pessimism
   0.08    1.07   library hold time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -1.36   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.8214

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.0304

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
7.9545

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0455

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.572003

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-01   1.01e-02   6.25e-07   1.20e-01  15.9%
Combinational          1.02e-01   7.30e-02   1.47e-06   1.74e-01  23.0%
Clock                  3.51e-01   1.13e-01   4.80e-07   4.64e-01  61.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.63e-01   1.96e-01   2.58e-06   7.59e-01 100.0%
                          74.1%      25.9%       0.0%
