Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 25 12:37:40 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_MCU_control_sets_placed.rpt
| Design       : OTTER_MCU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             261 |          132 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             195 |           57 |
| Yes          | No                    | No                     |              64 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+
| ~CLK_IBUF_BUFG |                               |                          |                4 |              9 |         2.25 |
|  CLK_IBUF_BUFG | pipeline_reg_E_M/D[0]         |                          |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG | pipeline_reg_D_E/E[0]         | RESET_IBUF               |               16 |             32 |         2.00 |
| ~CLK_IBUF_BUFG | memRead_data_W_reg[7]_i_7_n_0 |                          |               17 |             32 |         1.88 |
| ~CLK_IBUF_BUFG | pipeline_reg_M_W/p_0_in__0    |                          |               11 |             88 |         8.00 |
|  CLK_IBUF_BUFG | pipeline_reg_D_E/E[0]         | pipeline_reg_D_E/SR[0]   |               53 |             95 |         1.79 |
|  CLK_IBUF_BUFG |                               | pipeline_reg_D_E/flush_E |               57 |            195 |         3.42 |
|  CLK_IBUF_BUFG |                               |                          |              128 |            252 |         1.97 |
+----------------+-------------------------------+--------------------------+------------------+----------------+--------------+


