TimeQuest Timing Analyzer report for Meilenstei1Hardware
Fri Jan 17 13:51:44 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Output Enable Times
 21. Minimum Output Enable Times
 22. Output Disable Times
 23. Minimum Output Disable Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Meilenstei1Hardware                                               ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+
; cgen|DE_Clock_Generator_Audio|pll|clk[0] ; Generated ; 82.010 ; 12.19 MHz  ; 0.000 ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK2_50 ; cgen|DE_Clock_Generator_Audio|pll|inclk[0] ; { cgen|DE_Clock_Generator_Audio|pll|clk[0] } ;
; CLOCK2_50                                ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                            ; { CLOCK2_50 }                                ;
; CLOCK_50                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                            ; { CLOCK_50 }                                 ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------+----------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.42 MHz ; 191.42 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -4.224 ; -1070.864       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.287 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------+--------+------------------------------+
; Clock     ; Slack  ; End Point TNS                ;
+-----------+--------+------------------------------+
; CLOCK_50  ; -3.000 ; -943.122                     ;
; CLOCK2_50 ; 18.410 ; 0.000                        ;
+-----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.224 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.555      ;
; -4.223 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.554      ;
; -4.212 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.543      ;
; -4.211 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.542      ;
; -4.133 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.464      ;
; -4.132 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.463      ;
; -4.121 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.452      ;
; -4.120 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.451      ;
; -4.090 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.421      ;
; -4.089 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.420      ;
; -4.078 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.409      ;
; -4.077 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.408      ;
; -4.072 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.708      ;
; -4.048 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.679      ;
; -4.045 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.681      ;
; -4.005 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.336      ;
; -4.004 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.335      ;
; -3.993 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.324      ;
; -3.992 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.323      ;
; -3.961 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.292      ;
; -3.960 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.291      ;
; -3.949 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.280      ;
; -3.948 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.279      ;
; -3.937 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 4.943      ;
; -3.903 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 4.909      ;
; -3.870 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.201      ;
; -3.869 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.200      ;
; -3.858 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.189      ;
; -3.857 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.188      ;
; -3.829 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.160      ;
; -3.828 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.159      ;
; -3.826 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.462      ;
; -3.822 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.458      ;
; -3.817 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.453      ;
; -3.817 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.148      ;
; -3.816 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.147      ;
; -3.786 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.422      ;
; -3.781 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.417      ;
; -3.773 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.409      ;
; -3.744 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.075      ;
; -3.743 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.074      ;
; -3.732 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.063      ;
; -3.731 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.062      ;
; -3.698 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.029      ;
; -3.697 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.028      ;
; -3.696 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.327      ;
; -3.686 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.017      ;
; -3.685 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.316      ;
; -3.685 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 5.016      ;
; -3.665 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.296      ;
; -3.660 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.291      ;
; -3.655 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.666      ;
; -3.639 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.650      ;
; -3.626 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.637      ;
; -3.612 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.943      ;
; -3.611 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.942      ;
; -3.600 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.931      ;
; -3.599 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.930      ;
; -3.595 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.606      ;
; -3.590 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.221      ;
; -3.586 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.217      ;
; -3.575 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.206      ;
; -3.568 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 4.574      ;
; -3.563 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.894      ;
; -3.562 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.893      ;
; -3.556 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.187      ;
; -3.551 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.882      ;
; -3.550 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.181      ;
; -3.550 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.881      ;
; -3.527 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.163      ;
; -3.521 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.157      ;
; -3.516 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 4.522      ;
; -3.491 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.127      ;
; -3.487 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.498      ;
; -3.477 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.488      ;
; -3.475 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.806      ;
; -3.474 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.805      ;
; -3.472 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 4.478      ;
; -3.470 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.196     ; 4.312      ;
; -3.468 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.362     ; 4.104      ;
; -3.463 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.794      ;
; -3.462 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.793      ;
; -3.462 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 4.093      ;
; -3.456 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a15~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 4.304      ;
; -3.455 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a6~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 4.305      ;
; -3.452 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a10~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.192     ; 4.298      ;
; -3.409 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.740      ;
; -3.408 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.739      ;
; -3.397 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.728      ;
; -3.396 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.727      ;
; -3.392 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.403      ;
; -3.365 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.376      ;
; -3.365 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.697      ;
; -3.364 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.696      ;
; -3.353 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.685      ;
; -3.352 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.334      ; 4.684      ;
; -3.339 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.013      ; 4.350      ;
; -3.335 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 3.966      ;
; -3.328 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 4.231      ;
; -3.326 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 4.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[7]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.943      ;
; 0.291 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[8]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.947      ;
; 0.295 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.951      ;
; 0.324 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[6]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.980      ;
; 0.335 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.004      ;
; 0.336 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.992      ;
; 0.347 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.016      ;
; 0.350 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.013      ;
; 0.351 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.014      ;
; 0.351 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.023      ;
; 0.357 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.019      ;
; 0.359 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.022      ;
; 0.360 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.020      ;
; 0.363 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.026      ;
; 0.363 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.026      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.027      ;
; 0.370 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.032      ;
; 0.381 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.037      ;
; 0.384 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.384 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.385 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.388 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.050      ;
; 0.388 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.057      ;
; 0.388 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.057      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.052      ;
; 0.390 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.053      ;
; 0.392 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.061      ;
; 0.398 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.061      ;
; 0.399 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.061      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.063      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.066      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                          ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                               ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.067      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.413 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.695      ;
; 0.416 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.072      ;
; 0.426 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.093      ;
; 0.434 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.717      ;
; 0.434 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.717      ;
; 0.435 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.718      ;
; 0.437 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.720      ;
; 0.442 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[0]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[10]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[11]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[12]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[13]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[14]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[15]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[16]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[17]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[18]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[19]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[1]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[20]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[21]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[22]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[23]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[2]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[3]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[4]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[5]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[6]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[7]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[8]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[9]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[0]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[10]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[11]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[12]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[13]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[14]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[15]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[16]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[17]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[18]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[19]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[1]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[20]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[21]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[22]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[23]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[2]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[3]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[4]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[5]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[6]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[7]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[8]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[9]                                                                                                                                                                                                       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[0]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[10]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[11]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[12]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[13]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[14]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[15]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[16]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[17]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[18]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[19]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[1]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[20]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[21]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[22]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[23]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[2]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[5]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[6]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[7]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[8]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[9]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[0]                                                                                                                                                                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[10]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[11]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[12]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[13]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[14]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[15]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[16]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[17]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[18]                                                                                                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[19]                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.410 ; 18.410       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.410 ; 18.410       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.413 ; 18.413       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.431 ; 18.431       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.605 ; 18.605       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.624 ; 18.624       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.625 ; 18.625       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.625 ; 18.625       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 2.186 ; 2.652 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.268 ; 2.721 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.744 ; 2.176 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.749 ; 2.182 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.924 ; 3.843 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.924 ; 3.843 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -1.704 ; -2.148 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -1.796 ; -2.238 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -1.280 ; -1.691 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -1.284 ; -1.697 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.137  ; 0.190  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.137  ; 0.190  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------+------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------+--------+--------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 9.980  ; 9.907  ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.412  ; 7.378  ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 9.767  ; 9.749  ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 10.805 ; 11.000 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 10.655 ; 10.834 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.836  ;        ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;        ; 0.820  ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 9.625 ; 9.553 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.160 ; 7.125 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 7.768 ; 7.706 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 9.381 ; 9.605 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 9.526 ; 9.676 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.378 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.361 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.652 ; 8.555 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.820 ; 7.723 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.541     ; 8.638     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.719     ; 7.816     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 212.81 MHz ; 212.81 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.699 ; -932.708       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.300 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLOCK_50  ; -3.000 ; -935.026                    ;
; CLOCK2_50 ; 18.406 ; 0.000                       ;
+-----------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.699 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 5.007      ;
; -3.699 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 5.007      ;
; -3.682 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.990      ;
; -3.681 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.989      ;
; -3.620 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.299      ;
; -3.619 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.927      ;
; -3.619 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.927      ;
; -3.607 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 4.282      ;
; -3.602 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.910      ;
; -3.601 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.909      ;
; -3.600 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.279      ;
; -3.580 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.888      ;
; -3.580 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.888      ;
; -3.563 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.871      ;
; -3.562 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.870      ;
; -3.508 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.816      ;
; -3.508 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.816      ;
; -3.502 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 4.519      ;
; -3.491 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.799      ;
; -3.490 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.798      ;
; -3.469 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 4.486      ;
; -3.468 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.776      ;
; -3.468 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.776      ;
; -3.451 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.759      ;
; -3.450 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.758      ;
; -3.395 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.074      ;
; -3.388 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.696      ;
; -3.388 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.696      ;
; -3.384 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.063      ;
; -3.371 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.679      ;
; -3.370 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.678      ;
; -3.361 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.040      ;
; -3.352 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.660      ;
; -3.352 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.660      ;
; -3.348 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.027      ;
; -3.341 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.020      ;
; -3.335 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.643      ;
; -3.334 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.642      ;
; -3.330 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 4.009      ;
; -3.279 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.587      ;
; -3.279 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.587      ;
; -3.267 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.942      ;
; -3.262 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.570      ;
; -3.261 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.569      ;
; -3.254 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.929      ;
; -3.240 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.261      ;
; -3.237 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.912      ;
; -3.237 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.545      ;
; -3.237 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.545      ;
; -3.236 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.911      ;
; -3.236 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.257      ;
; -3.223 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.244      ;
; -3.220 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.528      ;
; -3.219 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.527      ;
; -3.196 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.217      ;
; -3.172 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.847      ;
; -3.167 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.842      ;
; -3.162 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.470      ;
; -3.162 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.470      ;
; -3.161 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.836      ;
; -3.161 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.195     ; 3.996      ;
; -3.157 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 4.174      ;
; -3.149 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a15~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.189     ; 3.990      ;
; -3.148 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a6~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.187     ; 3.991      ;
; -3.145 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.453      ;
; -3.145 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a10~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 3.984      ;
; -3.144 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.452      ;
; -3.139 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.814      ;
; -3.134 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.809      ;
; -3.118 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.426      ;
; -3.118 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.426      ;
; -3.115 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 3.794      ;
; -3.110 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 4.127      ;
; -3.109 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 3.788      ;
; -3.101 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.409      ;
; -3.100 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.408      ;
; -3.088 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.109      ;
; -3.085 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 3.764      ;
; -3.072 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 4.089      ;
; -3.064 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.320     ; 3.743      ;
; -3.041 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.349      ;
; -3.041 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.349      ;
; -3.035 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.056      ;
; -3.024 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.332      ;
; -3.023 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.331      ;
; -3.017 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.692      ;
; -3.002 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 4.023      ;
; -2.983 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.291      ;
; -2.983 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.291      ;
; -2.966 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.274      ;
; -2.965 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.273      ;
; -2.956 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 3.977      ;
; -2.948 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 3.969      ;
; -2.944 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.252      ;
; -2.944 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.252      ;
; -2.933 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.324     ; 3.608      ;
; -2.927 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.235      ;
; -2.926 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.234      ;
; -2.911 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.219      ;
; -2.911 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.309      ; 4.219      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[7]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.889      ;
; 0.304 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[8]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.893      ;
; 0.308 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.897      ;
; 0.331 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[6]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.920      ;
; 0.338 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.344 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                             ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.933      ;
; 0.345 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.946      ;
; 0.351 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.946      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                          ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                        ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                               ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.950      ;
; 0.355 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.956      ;
; 0.355 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                         ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.953      ;
; 0.358 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.963      ;
; 0.359 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.954      ;
; 0.362 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 0.953      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.959      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.961      ;
; 0.365 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                            ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.963      ;
; 0.368 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.964      ;
; 0.382 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.639      ;
; 0.385 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.974      ;
; 0.385 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.980      ;
; 0.385 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.986      ;
; 0.386 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.981      ;
; 0.387 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.631      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.985      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.985      ;
; 0.389 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.984      ;
; 0.391 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.992      ;
; 0.391 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.986      ;
; 0.393 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.994      ;
; 0.394 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.989      ;
; 0.396 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.991      ;
; 0.398 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.993      ;
; 0.399 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.994      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.658      ;
; 0.400 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.659      ;
; 0.401 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.659      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[0]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[10]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[11]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[12]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[13]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[14]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[15]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[16]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[17]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[18]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[19]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[1]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[20]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[21]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[22]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[23]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[2]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[3]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[4]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[5]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[6]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[7]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[8]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferL|state[9]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[0]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[10]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[11]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[12]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[13]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[14]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[15]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[16]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[17]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[18]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[19]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[1]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[20]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[21]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[22]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[23]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[2]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[3]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[4]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[5]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[6]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[7]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[8]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:inputbufferR|state[9]                                                                                                                                                                                                       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[0]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[10]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[11]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[12]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[13]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[14]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[15]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[16]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[17]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[18]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[19]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[1]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[20]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[21]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[22]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[23]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[2]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[3]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[4]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[5]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[6]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[7]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[8]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferL|state[9]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[0]                                                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[10]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[11]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[12]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[13]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[14]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[15]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[16]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[17]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[18]                                                                                                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|reg:outputbufferR|state[19]                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.406 ; 18.406       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.406 ; 18.406       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.435 ; 18.435       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.450 ; 18.450       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.586 ; 18.586       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.602 ; 18.602       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.630 ; 18.630       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.630 ; 18.630       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 1.932 ; 2.247 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.008 ; 2.313 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.525 ; 1.819 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.528 ; 1.826 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.554 ; 3.655 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.554 ; 3.655 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -1.503 ; -1.799 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -1.589 ; -1.883 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -1.113 ; -1.389 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -1.116 ; -1.395 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.108  ; 0.103  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.108  ; 0.103  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+------------+------------+-------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+--------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 9.096 ; 8.918  ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 6.689 ; 6.631  ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 8.805 ; 8.745  ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 9.748 ; 10.014 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 9.594 ; 9.866  ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.850 ;        ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.851  ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 8.756 ; 8.584 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 6.444 ; 6.387 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 7.005 ; 6.917 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 8.430 ; 8.729 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 8.564 ; 8.780 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.426 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.426 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.842 ; 7.773 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.061 ; 6.992 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 7.655     ; 7.724     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 6.909     ; 6.978     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.554 ; -254.623       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.108 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------+--------+-----------------------------+
; Clock     ; Slack  ; End Point TNS               ;
+-----------+--------+-----------------------------+
; CLOCK_50  ; -3.000 ; -574.785                    ;
; CLOCK2_50 ; 18.093 ; 0.000                       ;
+-----------+--------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.554 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.696      ;
; -1.554 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.696      ;
; -1.553 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.695      ;
; -1.553 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.695      ;
; -1.505 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.647      ;
; -1.505 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.647      ;
; -1.504 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.646      ;
; -1.504 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.646      ;
; -1.483 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.625      ;
; -1.483 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.625      ;
; -1.482 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.624      ;
; -1.482 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.624      ;
; -1.442 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.584      ;
; -1.442 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.584      ;
; -1.441 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.583      ;
; -1.441 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.583      ;
; -1.419 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.561      ;
; -1.419 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.561      ;
; -1.418 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.560      ;
; -1.418 ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.560      ;
; -1.371 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.513      ;
; -1.371 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.513      ;
; -1.370 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.512      ;
; -1.370 ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.512      ;
; -1.351 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.493      ;
; -1.351 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.493      ;
; -1.350 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.492      ;
; -1.350 ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.492      ;
; -1.341 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a15~porta_we_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 2.247      ;
; -1.340 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a3~porta_we_reg                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 2.242      ;
; -1.339 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a6~porta_we_reg                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.101     ; 2.247      ;
; -1.336 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a10~porta_we_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.105     ; 2.240      ;
; -1.304 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.446      ;
; -1.304 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.446      ;
; -1.303 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.445      ;
; -1.303 ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.445      ;
; -1.285 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.427      ;
; -1.285 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.427      ;
; -1.284 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 2.091      ;
; -1.284 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.426      ;
; -1.284 ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.426      ;
; -1.242 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 2.049      ;
; -1.236 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.378      ;
; -1.236 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.378      ;
; -1.235 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.377      ;
; -1.235 ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.377      ;
; -1.217 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.199      ;
; -1.213 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.355      ;
; -1.213 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.355      ;
; -1.212 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.354      ;
; -1.212 ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.354      ;
; -1.210 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 2.014      ;
; -1.186 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 2.168      ;
; -1.166 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.308      ;
; -1.166 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.308      ;
; -1.165 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.307      ;
; -1.165 ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.307      ;
; -1.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.971      ;
; -1.163 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.101      ;
; -1.157 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.964      ;
; -1.153 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.960      ;
; -1.153 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a11~porta_we_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.115     ; 2.047      ;
; -1.152 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.090      ;
; -1.149 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.087      ;
; -1.141 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.948      ;
; -1.141 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.079      ;
; -1.135 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.277      ;
; -1.135 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.277      ;
; -1.134 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.276      ;
; -1.134 ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.276      ;
; -1.131 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.938      ;
; -1.130 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 1.937      ;
; -1.127 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.065      ;
; -1.117 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a18~porta_we_reg                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.112     ; 2.014      ;
; -1.112 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.254      ;
; -1.112 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.254      ;
; -1.111 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.253      ;
; -1.111 ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.253      ;
; -1.103 ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.041      ;
; -1.092 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.030      ;
; -1.088 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.230      ;
; -1.088 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.230      ;
; -1.087 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.229      ;
; -1.087 ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.229      ;
; -1.084 ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[28]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.022      ;
; -1.084 ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.022      ;
; -1.081 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.019      ;
; -1.076 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.061      ;
; -1.074 ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.214      ;
; -1.074 ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.214      ;
; -1.073 ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.213      ;
; -1.073 ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                        ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.213      ;
; -1.071 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.013      ;
; -1.071 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.016      ;
; -1.071 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 2.056      ;
; -1.070 ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                         ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.008      ;
; -1.069 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.014      ;
; -1.069 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.014      ;
; -1.069 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.014      ;
; -1.069 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.014      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.108 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[7]                                                                                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.435      ;
; 0.110 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[8]                                                                                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.437      ;
; 0.112 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[9]                                                                                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.439      ;
; 0.120 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[6]                                                                                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.447      ;
; 0.127 ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|s_addr[4]                                                                                                                                                                                                        ; Meilenstei1Hardware:b2v_DtFlw|memory:b2v_RAM_L|single_port_ram:spr|altsyncram:ram_rtl_0|altsyncram_ei41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.454      ;
; 0.135 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.468      ;
; 0.141 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.143 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.478      ;
; 0.145 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.148 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.482      ;
; 0.154 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.485      ;
; 0.156 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.158 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.492      ;
; 0.160 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.166 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.173 ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                    ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                    ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                     ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.176 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.503      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                        ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]    ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.511      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                      ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                   ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                       ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                     ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                    ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                              ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                ; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                           ; audio_and_video_config:avIntf|num_bits_to_transfer[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                          ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                           ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                               ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                             ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                   ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                           ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                            ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                       ; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                               ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.325      ;
; 0.193 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                  ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.327      ;
; 0.195 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                      ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.receive                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                              ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.receive                                                                                                                                                                                   ; Meilenstei1Hardware:b2v_DtFlw|copy_module:b2v_inst|\controlread:state.idle                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2] ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.324      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[0]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[10]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[11]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[12]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[13]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[14]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[15]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[16]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[17]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[18]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[19]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[1]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[20]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[21]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[22]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[23]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[24]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[25]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[26]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[27]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[28]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[29]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[2]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[30]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[31]                                                                                                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[3]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[4]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[5]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[6]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[7]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[8]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|ADDR[9]                                                                                                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.IDLE                                                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.INITPLAY                                                                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.INITREC                                                                                                                                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.PLAY                                                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; CtlFlw:b2v_CtlFlw|STATE.REC                                                                                                                                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_0_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; Meilenstei1Hardware:b2v_DtFlw|audio_codec:b2v_inst1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 18.093 ; 18.093       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.093 ; 18.093       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 18.139 ; 18.139       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.142 ; 18.142       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|i                                  ;
; 18.895 ; 18.895       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|inclk[0]         ;
; 18.898 ; 18.898       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                  ;
; 18.942 ; 18.942       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0]           ;
; 18.942 ; 18.942       ; 0.000          ; High Pulse Width ; CLOCK2_50 ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; CLOCK2_50 ; Rise       ; CLOCK2_50                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 1.094 ; 1.789 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 1.099 ; 1.773 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 0.862 ; 1.515 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.863 ; 1.517 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.097 ; 2.122 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.097 ; 2.122 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -0.856 ; -1.531 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -0.865 ; -1.527 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -0.633 ; -1.267 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.634 ; -1.270 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -0.006 ; -0.166 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -0.006 ; -0.166 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 5.202 ; 5.455 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 3.887 ; 3.980 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 5.043 ; 5.160 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 5.795 ; 5.639 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 5.749 ; 5.580 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.436 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.441 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 5.019 ; 5.262 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 3.756 ; 3.846 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 4.054 ; 4.136 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 5.098 ; 4.961 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 5.174 ; 5.022 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.197 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.201 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.476 ; 4.462 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.087 ; 4.073 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.603     ; 4.617     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.192     ; 4.206     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.224    ; 0.108 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK2_50       ; N/A       ; N/A   ; N/A      ; N/A     ; 18.093              ;
;  CLOCK_50        ; -4.224    ; 0.108 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1070.864 ; 0.0   ; 0.0      ; 0.0     ; -943.122            ;
;  CLOCK2_50       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50        ; -1070.864 ; 0.000 ; N/A      ; N/A     ; -943.122            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; 2.186 ; 2.652 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.268 ; 2.721 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; 1.744 ; 2.176 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.749 ; 2.182 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.924 ; 3.843 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.924 ; 3.843 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT  ; CLOCK_50   ; -0.856 ; -1.531 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK ; CLOCK_50   ; -0.865 ; -1.527 ; Rise       ; CLOCK_50        ;
; AUD_BCLK    ; CLOCK_50   ; -0.633 ; -1.267 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.634 ; -1.270 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.137  ; 0.190  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.137  ; 0.190  ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+------------+------------+--------+--------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+------------+------------+--------+--------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 9.980  ; 9.907  ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 7.412  ; 7.378  ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 9.767  ; 9.749  ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 10.805 ; 11.000 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 10.655 ; 10.834 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.850  ;        ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;        ; 0.851  ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+------------+-------+-------+------------+------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+------------+------------+-------+-------+------------+------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 5.019 ; 5.262 ; Rise       ; CLOCK_50                                 ;
; I2C_SCLK   ; CLOCK_50   ; 3.756 ; 3.846 ; Rise       ; CLOCK_50                                 ;
; I2C_SDAT   ; CLOCK_50   ; 4.054 ; 4.136 ; Rise       ; CLOCK_50                                 ;
; rd_rd_p    ; CLOCK_50   ; 5.098 ; 4.961 ; Rise       ; CLOCK_50                                 ;
; wrt_rd_p   ; CLOCK_50   ; 5.174 ; 5.022 ; Rise       ; CLOCK_50                                 ;
; AUD_XCK    ; CLOCK2_50  ; 0.197 ;       ; Rise       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
; AUD_XCK    ; CLOCK2_50  ;       ; 0.201 ; Fall       ; cgen|DE_Clock_Generator_Audio|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrt_rd_p      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_rd_p       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; wrt_rd_p      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rd_rd_p       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8243     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 8243     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 440   ; 440  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 17 13:51:40 2020
Info: Command: quartus_sta Meilenstei1Hardware -c Meilenstei1Hardware
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Meilenstei1Hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_generated_clock -source {cgen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {cgen|DE_Clock_Generator_Audio|pll|clk[0]} {cgen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.224     -1070.864 CLOCK_50 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.287         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -943.122 CLOCK_50 
    Info (332119):    18.410         0.000 CLOCK2_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.699      -932.708 CLOCK_50 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.300         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -935.026 CLOCK_50 
    Info (332119):    18.406         0.000 CLOCK2_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.554      -254.623 CLOCK_50 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.108         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -574.785 CLOCK_50 
    Info (332119):    18.093         0.000 CLOCK2_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Fri Jan 17 13:51:44 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


