{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 00:22:09 2009 " "Info: Processing started: Thu Nov 26 00:22:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2 register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 64.67 MHz 15.464 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 64.67 MHz between source register \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst\" (period= 15.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.541 ns + Longest register register " "Info: + Longest register to register delay is 7.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2 1 REG LCFF_X55_Y47_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y47_N1; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.285 ns) 1.150 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~4 2 COMB LCCOMB_X57_Y48_N12 1 " "Info: 2: + IC(0.865 ns) + CELL(0.285 ns) = 1.150 ns; Loc. = LCCOMB_X57_Y48_N12; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 998 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.285 ns) 2.111 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~6 3 COMB LCCOMB_X56_Y46_N28 1 " "Info: 3: + IC(0.676 ns) + CELL(0.285 ns) = 2.111 ns; Loc. = LCCOMB_X56_Y46_N28; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 998 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.285 ns) 2.646 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~11 4 COMB LCCOMB_X56_Y46_N14 1 " "Info: 4: + IC(0.250 ns) + CELL(0.285 ns) = 2.646 ns; Loc. = LCCOMB_X56_Y46_N14; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:55\|mux_2rc:auto_generated\|l5_w18_n0_mux_dataout~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 998 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.285 ns) 3.278 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[18\] 5 COMB LCCOMB_X57_Y46_N6 2 " "Info: 5: + IC(0.347 ns) + CELL(0.285 ns) = 3.278 ns; Loc. = LCCOMB_X57_Y46_N6; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.285 ns) 3.827 ns PipelineUniProcessor:IntelInside\|IsZero~10 6 COMB LCCOMB_X57_Y46_N26 1 " "Info: 6: + IC(0.264 ns) + CELL(0.285 ns) = 3.827 ns; Loc. = LCCOMB_X57_Y46_N26; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.374 ns) 5.048 ns PipelineUniProcessor:IntelInside\|IsZero~14 7 COMB LCCOMB_X52_Y45_N8 1 " "Info: 7: + IC(0.847 ns) + CELL(0.374 ns) = 5.048 ns; Loc. = LCCOMB_X52_Y45_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.161 ns) 5.427 ns PipelineUniProcessor:IntelInside\|IsZero 8 COMB LCCOMB_X52_Y45_N30 1 " "Info: 8: + IC(0.218 ns) + CELL(0.161 ns) = 5.427 ns; Loc. = LCCOMB_X52_Y45_N30; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.055 ns) 5.687 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 9 COMB LCCOMB_X52_Y45_N20 32 " "Info: 9: + IC(0.205 ns) + CELL(0.055 ns) = 5.687 ns; Loc. = LCCOMB_X52_Y45_N20; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.161 ns) 6.988 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3 10 COMB LCCOMB_X61_Y44_N8 3 " "Info: 10: + IC(1.140 ns) + CELL(0.161 ns) = 6.988 ns; Loc. = LCCOMB_X61_Y44_N8; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.324 ns) 7.541 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 11 REG LCFF_X61_Y44_N11 4 " "Info: 11: + IC(0.229 ns) + CELL(0.324 ns) = 7.541 ns; Loc. = LCFF_X61_Y44_N11; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 33.15 % ) " "Info: Total cell delay = 2.500 ns ( 33.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.041 ns ( 66.85 % ) " "Info: Total interconnect delay = 5.041 ns ( 66.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] {} PipelineUniProcessor:IntelInside|IsZero~10 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.865ns 0.676ns 0.250ns 0.347ns 0.264ns 0.847ns 0.218ns 0.205ns 1.140ns 0.229ns } { 0.000ns 0.285ns 0.285ns 0.285ns 0.285ns 0.285ns 0.374ns 0.161ns 0.055ns 0.161ns 0.324ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.451 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8159 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 8159; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.649 ns) 3.451 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 3 REG LCFF_X61_Y44_N11 4 " "Info: 3: + IC(1.548 ns) + CELL(0.649 ns) = 3.451 ns; Loc. = LCFF_X61_Y44_N11; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.71 % ) " "Info: Total cell delay = 1.543 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 55.29 % ) " "Info: Total interconnect delay = 1.908 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.451 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.448 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8159 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 8159; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.649 ns) 3.448 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2 3 REG LCFF_X55_Y47_N1 2 " "Info: 3: + IC(1.545 ns) + CELL(0.649 ns) = 3.448 ns; Loc. = LCFF_X55_Y47_N1; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst14\|dffe8bit:diff32Part2\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.75 % ) " "Info: Total cell delay = 1.543 ns ( 44.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 55.25 % ) " "Info: Total interconnect delay = 1.905 ns ( 55.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.545ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.451 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.545ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~4 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:55|mux_2rc:auto_generated|l5_w18_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] {} PipelineUniProcessor:IntelInside|IsZero~10 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.865ns 0.676ns 0.250ns 0.347ns 0.264ns 0.847ns 0.218ns 0.205ns 1.140ns 0.229ns } { 0.000ns 0.285ns 0.285ns 0.285ns 0.285ns 0.285ns 0.374ns 0.161ns 0.055ns 0.161ns 0.324ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.451 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.448 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst14|dffe8bit:diff32Part2|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.545ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6 INT CLK 4.960 ns register " "Info: tsu for register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6\" (data pin = \"INT\", clock pin = \"CLK\") is 4.960 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.316 ns + Longest pin register " "Info: + Longest pin to register delay is 8.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_T3 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_T3; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.214 ns) + CELL(0.384 ns) 6.492 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner 2 COMB LCCOMB_X59_Y45_N26 32 " "Info: 2: + IC(5.214 ns) + CELL(0.384 ns) = 6.492 ns; Loc. = LCCOMB_X59_Y45_N26; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner } "NODE_NAME" } } { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { { 232 232 296 280 "combiner" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.783 ns) 8.316 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6 3 REG LCFF_X60_Y44_N31 3 " "Info: 3: + IC(1.041 ns) + CELL(0.783 ns) = 8.316 ns; Loc. = LCFF_X60_Y44_N31; Fanout = 3; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 24.78 % ) " "Info: Total cell delay = 2.061 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.255 ns ( 75.22 % ) " "Info: Total interconnect delay = 6.255 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.316 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 {} } { 0.000ns 0.000ns 5.214ns 1.041ns } { 0.000ns 0.894ns 0.384ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.451 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8159 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 8159; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.649 ns) 3.451 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6 3 REG LCFF_X60_Y44_N31 3 " "Info: 3: + IC(1.548 ns) + CELL(0.649 ns) = 3.451 ns; Loc. = LCFF_X60_Y44_N31; Fanout = 3; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 360 424 264 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.71 % ) " "Info: Total cell delay = 1.543 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 55.29 % ) " "Info: Total interconnect delay = 1.908 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.451 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.316 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.316 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 {} } { 0.000ns 0.000ns 5.214ns 1.041ns } { 0.000ns 0.894ns 0.384ns 0.783ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.451 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst6 {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TESTNEXTIADDR\[30\] PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3 20.262 ns register " "Info: tco from clock \"CLK\" to destination pin \"TESTNEXTIADDR\[30\]\" through register \"PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3\" is 20.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.435 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8159 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 8159; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.649 ns) 3.435 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3 3 REG LCFF_X53_Y46_N5 219 " "Info: 3: + IC(1.532 ns) + CELL(0.649 ns) = 3.435 ns; Loc. = LCFF_X53_Y46_N5; Fanout = 219; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.92 % ) " "Info: Total cell delay = 1.543 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.892 ns ( 55.08 % ) " "Info: Total interconnect delay = 1.892 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.435 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 {} } { 0.000ns 0.000ns 0.360ns 1.532ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.728 ns + Longest register pin " "Info: + Longest register to pin delay is 16.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3 1 REG LCFF_X53_Y46_N5 219 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y46_N5; Fanout = 219; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-SIGNAL-BUFFER:inst13\|dffe8bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 752 816 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.236 ns) 1.547 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[80\]~447 2 COMB LCCOMB_X51_Y40_N22 2 " "Info: 2: + IC(1.311 ns) + CELL(0.236 ns) = 1.547 ns; Loc. = LCCOMB_X51_Y40_N22; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[80\]~447'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.055 ns) 2.178 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[82\]~358 3 COMB LCCOMB_X52_Y40_N4 1 " "Info: 3: + IC(0.576 ns) + CELL(0.055 ns) = 2.178 ns; Loc. = LCCOMB_X52_Y40_N4; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[82\]~358'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.236 ns) 2.738 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[82\]~359 4 COMB LCCOMB_X52_Y40_N12 4 " "Info: 4: + IC(0.324 ns) + CELL(0.236 ns) = 2.738 ns; Loc. = LCCOMB_X52_Y40_N12; Fanout = 4; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[82\]~359'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.161 ns) 3.678 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[114\]~417 5 COMB LCCOMB_X46_Y40_N12 5 " "Info: 5: + IC(0.779 ns) + CELL(0.161 ns) = 3.678 ns; Loc. = LCCOMB_X46_Y40_N12; Fanout = 5; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[114\]~417'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.161 ns) 5.187 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[146\] 6 COMB LCCOMB_X52_Y46_N8 2 " "Info: 6: + IC(1.348 ns) + CELL(0.161 ns) = 5.187 ns; Loc. = LCCOMB_X52_Y46_N8; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clLogicalshift32bit:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_vjc:auto_generated\|sbit_w\[146\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] } "NODE_NAME" } } { "db/lpm_clshift_vjc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_vjc.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.161 ns) 6.223 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[18\]~358 7 COMB LCCOMB_X55_Y43_N20 4 " "Info: 7: + IC(0.875 ns) + CELL(0.161 ns) = 6.223 ns; Loc. = LCCOMB_X55_Y43_N20; Fanout = 4; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[18\]~358'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.055 ns) 7.194 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[18\] 8 COMB LCCOMB_X57_Y46_N6 2 " "Info: 8: + IC(0.916 ns) + CELL(0.055 ns) = 7.194 ns; Loc. = LCCOMB_X57_Y46_N6; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.285 ns) 7.743 ns PipelineUniProcessor:IntelInside\|IsZero~10 9 COMB LCCOMB_X57_Y46_N26 1 " "Info: 9: + IC(0.264 ns) + CELL(0.285 ns) = 7.743 ns; Loc. = LCCOMB_X57_Y46_N26; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.374 ns) 8.964 ns PipelineUniProcessor:IntelInside\|IsZero~14 10 COMB LCCOMB_X52_Y45_N8 1 " "Info: 10: + IC(0.847 ns) + CELL(0.374 ns) = 8.964 ns; Loc. = LCCOMB_X52_Y45_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.161 ns) 9.343 ns PipelineUniProcessor:IntelInside\|IsZero 11 COMB LCCOMB_X52_Y45_N30 1 " "Info: 11: + IC(0.218 ns) + CELL(0.161 ns) = 9.343 ns; Loc. = LCCOMB_X52_Y45_N30; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.055 ns) 9.603 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 12 COMB LCCOMB_X52_Y45_N20 32 " "Info: 12: + IC(0.205 ns) + CELL(0.055 ns) = 9.603 ns; Loc. = LCCOMB_X52_Y45_N20; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.161 ns) 10.900 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3 13 COMB LCCOMB_X61_Y44_N28 3 " "Info: 13: + IC(1.136 ns) + CELL(0.161 ns) = 10.900 ns; Loc. = LCCOMB_X61_Y44_N28; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(2.056 ns) 16.728 ns TESTNEXTIADDR\[30\] 14 PIN PIN_AM14 0 " "Info: 14: + IC(3.772 ns) + CELL(2.056 ns) = 16.728 ns; Loc. = PIN_AM14; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.157 ns ( 24.85 % ) " "Info: Total cell delay = 4.157 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.571 ns ( 75.15 % ) " "Info: Total interconnect delay = 12.571 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.728 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.728 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] {} PipelineUniProcessor:IntelInside|IsZero~10 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 {} TESTNEXTIADDR[30] {} } { 0.000ns 1.311ns 0.576ns 0.324ns 0.779ns 1.348ns 0.875ns 0.916ns 0.264ns 0.847ns 0.218ns 0.205ns 1.136ns 3.772ns } { 0.000ns 0.236ns 0.055ns 0.236ns 0.161ns 0.161ns 0.161ns 0.055ns 0.285ns 0.374ns 0.161ns 0.055ns 0.161ns 2.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.435 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 {} } { 0.000ns 0.000ns 0.360ns 1.532ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.728 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] PipelineUniProcessor:IntelInside|IsZero~10 PipelineUniProcessor:IntelInside|IsZero~14 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.728 ns" { PipelineUniProcessor:IntelInside|ID-EXE-SIGNAL-BUFFER:inst13|dffe8bit:inst|inst3 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[80]~447 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~358 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[82]~359 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[114]~417 {} PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clLogicalshift32bit:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_vjc:auto_generated|sbit_w[146] {} PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[18]~358 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[18] {} PipelineUniProcessor:IntelInside|IsZero~10 {} PipelineUniProcessor:IntelInside|IsZero~14 {} PipelineUniProcessor:IntelInside|IsZero {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 {} TESTNEXTIADDR[30] {} } { 0.000ns 1.311ns 0.576ns 0.324ns 0.779ns 1.348ns 0.875ns 0.916ns 0.264ns 0.847ns 0.218ns 0.205ns 1.136ns 3.772ns } { 0.000ns 0.236ns 0.055ns 0.236ns 0.161ns 0.161ns 0.161ns 0.055ns 0.285ns 0.374ns 0.161ns 0.055ns 0.161ns 2.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INT TESTNEXTIADDR\[30\] 12.379 ns Longest " "Info: Longest tpd from source pin \"INT\" to destination pin \"TESTNEXTIADDR\[30\]\" is 12.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_T3 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_T3; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.260 ns) + CELL(0.397 ns) 6.551 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3 2 COMB LCCOMB_X61_Y44_N28 3 " "Info: 2: + IC(5.260 ns) + CELL(0.397 ns) = 6.551 ns; Loc. = LCCOMB_X61_Y44_N28; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst9\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.657 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(2.056 ns) 12.379 ns TESTNEXTIADDR\[30\] 3 PIN PIN_AM14 0 " "Info: 3: + IC(3.772 ns) + CELL(2.056 ns) = 12.379 ns; Loc. = PIN_AM14; Fanout = 0; PIN Node = 'TESTNEXTIADDR\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.347 ns ( 27.04 % ) " "Info: Total cell delay = 3.347 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.032 ns ( 72.96 % ) " "Info: Total interconnect delay = 9.032 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.379 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 TESTNEXTIADDR[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.379 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst9|inst3 {} TESTNEXTIADDR[30] {} } { 0.000ns 0.000ns 5.260ns 3.772ns } { 0.000ns 0.894ns 0.397ns 2.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2 INT CLK -2.611 ns register " "Info: th for register \"PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2\" (data pin = \"INT\", clock pin = \"CLK\") is -2.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.453 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8159 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 8159; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } { 600 1056 1088 616 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.649 ns) 3.453 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2 3 REG LCFF_X61_Y45_N9 2 " "Info: 3: + IC(1.550 ns) + CELL(0.649 ns) = 3.453 ns; Loc. = LCFF_X61_Y45_N9; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.69 % ) " "Info: Total cell delay = 1.543 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 55.31 % ) " "Info: Total interconnect delay = 1.910 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.550ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.221 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_T3 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_T3; Fanout = 33; PIN Node = 'INT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.929 ns) + CELL(0.236 ns) 6.059 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst8\|inst3 2 COMB LCCOMB_X61_Y45_N8 3 " "Info: 2: + IC(4.929 ns) + CELL(0.236 ns) = 6.059 ns; Loc. = LCCOMB_X61_Y45_N8; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst2\|mux2x1bit:inst8\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.165 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 6.221 ns PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2 3 REG LCFF_X61_Y45_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.162 ns) = 6.221 ns; Loc. = LCFF_X61_Y45_N9; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|IF-ID-INSTPC-BUFFER:inst1\|dffe32bit:PCREGBUFFER\|dffe8bit:diff32Part3\|inst2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 560 624 112 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.292 ns ( 20.77 % ) " "Info: Total cell delay = 1.292 ns ( 20.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.929 ns ( 79.23 % ) " "Info: Total interconnect delay = 4.929 ns ( 79.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 {} } { 0.000ns 0.000ns 4.929ns 0.000ns } { 0.000ns 0.894ns 0.236ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 {} } { 0.000ns 0.000ns 0.360ns 1.550ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.221 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst2|mux2x1bit:inst8|inst3 {} PipelineUniProcessor:IntelInside|IF-ID-INSTPC-BUFFER:inst1|dffe32bit:PCREGBUFFER|dffe8bit:diff32Part3|inst2 {} } { 0.000ns 0.000ns 4.929ns 0.000ns } { 0.000ns 0.894ns 0.236ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 00:22:18 2009 " "Info: Processing ended: Thu Nov 26 00:22:18 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
