Analysis & Synthesis report for DE1-SoC
Fri May 16 12:44:45 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TopLevel|Audio:adc_dac|AudioControl:audio_control|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component
 18. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated
 19. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p
 20. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p
 21. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram
 22. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
 23. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10
 24. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
 25. Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14
 26. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component
 27. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated
 28. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p
 29. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p
 30. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram
 31. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
 32. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10
 33. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
 34. Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14
 35. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 36. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 37. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 38. Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram
 39. Parameter Settings for User Entity Instance: Top-level Entity: |TopLevel
 40. Parameter Settings for User Entity Instance: Audio:adc_dac
 41. Parameter Settings for User Entity Instance: Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 42. Parameter Settings for User Entity Instance: Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component
 44. Parameter Settings for User Entity Instance: TdmaMin:tdma_min
 45. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinSlots:slots
 46. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric
 47. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage
 48. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage
 49. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface
 50. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 51. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface
 52. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface
 54. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 55. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface
 56. Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component
 57. dcfifo Parameter Settings by Entity Instance
 58. scfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo"
 60. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo"
 61. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo"
 62. Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo"
 63. Port Connectivity Checks: "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo"
 64. Port Connectivity Checks: "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
 65. Port Connectivity Checks: "Audio:adc_dac|AudioClock:audio_clock"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 16 12:44:45 2025           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DE1-SoC                                         ;
; Top-level Entity Name           ; TopLevel                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 795                                             ;
; Total pins                      ; 77                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 37,408                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopLevel           ; DE1-SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ip/AudioClock_1/AudioClock.vhd                                         ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd                                         ; ip      ;
; ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v                    ; yes             ; User Verilog HDL File        ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v                    ; ip      ;
; ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v ; ip      ;
; ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v          ; yes             ; User Verilog HDL File        ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v          ; ip      ;
; ip/AudioFifo/AudioFifo.vhd                                             ; yes             ; User Wizard-Generated File   ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd                                             ; ip      ;
; ip/AudioRom/AudioRom.vhd                                               ; yes             ; User Wizard-Generated File   ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd                                               ; ip      ;
; ip/TdmaMinFifo/TdmaMinFifo.vhd                                         ; yes             ; User Wizard-Generated File   ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd                                         ; ip      ;
; src/Audio/Audio.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd                                                    ;         ;
; src/Audio/AudioControl.vhd                                             ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd                                             ;         ;
; src/Audio/AudioIn.vhd                                                  ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd                                                  ;         ;
; src/Audio/AudioOut.vhd                                                 ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd                                                 ;         ;
; src/Audio/AudioTones.vhd                                               ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd                                               ;         ;
; src/Misc/HexSeg.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd                                                    ;         ;
; src/Misc/HexSeg6.vhd                                                   ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd                                                   ;         ;
; src/TdmaMin/TdmaMin.vhd                                                ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd                                                ;         ;
; src/TdmaMin/TdmaMinFabric.vhd                                          ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd                                          ;         ;
; src/TdmaMin/TdmaMinInterface.vhd                                       ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd                                       ;         ;
; src/TdmaMin/TdmaMinSlots.vhd                                           ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd                                           ;         ;
; src/TdmaMin/TdmaMinStage.vhd                                           ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd                                           ;         ;
; src/TdmaMin/TdmaMinSwitch.vhd                                          ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd                                          ;         ;
; src/TdmaMin/TdmaMinTypes.vhd                                           ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd                                           ;         ;
; src/AspDp.vhd                                                          ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd                                                          ;         ;
; src/AspAdc.vhd                                                         ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd                                                         ;         ;
; src/AspDac.vhd                                                         ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd                                                         ;         ;
; src/AspExample.vhd                                                     ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd                                                     ;         ;
; src/TopLevel.vhd                                                       ; yes             ; User VHDL File               ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd                                                       ;         ;
; altera_pll.v                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                                                    ;         ;
; dcfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                      ;         ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;         ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;         ;
; a_graycounter.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                               ;         ;
; a_fefifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                    ;         ;
; a_gray2bin.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                  ;         ;
; dffpipe.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                     ;         ;
; alt_sync_fifo.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                               ;         ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;         ;
; altsyncram_fifo.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                             ;         ;
; aglobal181.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                  ;         ;
; db/dcfifo_qil1.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf                                                     ;         ;
; db/a_graycounter_9g6.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_9g6.tdf                                               ;         ;
; db/a_graycounter_5ub.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_5ub.tdf                                               ;         ;
; db/altsyncram_cia1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_cia1.tdf                                                 ;         ;
; db/alt_synch_pipe_e9l.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf                                              ;         ;
; db/dffpipe_vu8.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_vu8.tdf                                                     ;         ;
; db/alt_synch_pipe_f9l.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf                                              ;         ;
; db/dffpipe_0v8.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_0v8.tdf                                                     ;         ;
; db/cmpr_ru5.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_ru5.tdf                                                        ;         ;
; db/cmpr_qu5.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_qu5.tdf                                                        ;         ;
; db/mux_5r7.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/mux_5r7.tdf                                                         ;         ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;         ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;         ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;         ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;         ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;         ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;         ;
; db/scfifo_l191.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf                                                     ;         ;
; db/a_dpfifo_s791.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf                                                   ;         ;
; db/altsyncram_r3i1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf                                                 ;         ;
; db/cmpr_7l8.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_7l8.tdf                                                        ;         ;
; db/cntr_i2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_i2b.tdf                                                        ;         ;
; db/cntr_v27.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_v27.tdf                                                        ;         ;
; db/cntr_j2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_j2b.tdf                                                        ;         ;
+------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 555            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 865            ;
;     -- 7 input functions                    ; 8              ;
;     -- 6 input functions                    ; 184            ;
;     -- 5 input functions                    ; 91             ;
;     -- 4 input functions                    ; 94             ;
;     -- <=3 input functions                  ; 488            ;
;                                             ;                ;
; Dedicated logic registers                   ; 795            ;
;                                             ;                ;
; I/O pins                                    ; 77             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 37408          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 682            ;
; Total fan-out                               ; 8256           ;
; Average fan-out                             ; 4.13           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                    ; Entity Name                      ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |TopLevel                                                ; 865 (1)             ; 795 (0)                   ; 37408             ; 0          ; 77   ; 0            ; |TopLevel                                                                                                                                                                              ; TopLevel                         ; work         ;
;    |AspAdc:asp_adc|                                      ; 41 (41)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspAdc:asp_adc                                                                                                                                                               ; AspAdc                           ; work         ;
;    |AspDac:asp_dac|                                      ; 33 (33)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspDac:asp_dac                                                                                                                                                               ; AspDac                           ; work         ;
;    |AspDp:asp_dp|                                        ; 57 (57)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspDp:asp_dp                                                                                                                                                                 ; AspDp                            ; work         ;
;    |AspExample:asp_example|                              ; 83 (41)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example                                                                                                                                                       ; AspExample                       ; work         ;
;       |HexSeg6:hs6|                                      ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6                                                                                                                                           ; HexSeg6                          ; work         ;
;          |HexSeg:hs0|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs0                                                                                                                                ; HexSeg                           ; work         ;
;          |HexSeg:hs1|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs1                                                                                                                                ; HexSeg                           ; work         ;
;          |HexSeg:hs2|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs2                                                                                                                                ; HexSeg                           ; work         ;
;          |HexSeg:hs3|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs3                                                                                                                                ; HexSeg                           ; work         ;
;          |HexSeg:hs4|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs4                                                                                                                                ; HexSeg                           ; work         ;
;          |HexSeg:hs5|                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|AspExample:asp_example|HexSeg6:hs6|HexSeg:hs5                                                                                                                                ; HexSeg                           ; work         ;
;    |Audio:adc_dac|                                       ; 272 (0)             ; 352 (0)                   ; 544               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac                                                                                                                                                                ; Audio                            ; work         ;
;       |AudioClock:audio_clock|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioClock:audio_clock                                                                                                                                         ; AudioClock                       ; ip           ;
;          |AudioClock_audio_pll_0:audio_pll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0                                                                                                      ; AudioClock_audio_pll_0           ; ip           ;
;             |AudioClock_audio_pll_0_audio_pll:audio_pll| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll                                                           ; AudioClock_audio_pll_0_audio_pll ; ip           ;
;                |altera_pll:altera_pll_i|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                   ; altera_pll                       ; work         ;
;       |AudioControl:audio_control|                       ; 193 (193)           ; 131 (131)                 ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioControl:audio_control                                                                                                                                     ; AudioControl                     ; work         ;
;       |AudioIn:\audio_adc:audio_adc|                     ; 30 (1)              ; 110 (49)                  ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc                                                                                                                                   ; AudioIn                          ; work         ;
;          |AudioFifo:fifo|                                ; 29 (0)              ; 61 (0)                    ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo                                                                                                                    ; AudioFifo                        ; ip           ;
;             |dcfifo:dcfifo_component|                    ; 29 (0)              ; 61 (0)                    ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component                                                                                            ; dcfifo                           ; work         ;
;                |dcfifo_qil1:auto_generated|              ; 29 (6)              ; 61 (19)                   ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated                                                                 ; dcfifo_qil1                      ; work         ;
;                   |a_graycounter_5ub:wrptr_g1p|          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p                                     ; a_graycounter_5ub                ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|          ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p                                     ; a_graycounter_9g6                ; work         ;
;                   |alt_synch_pipe_e9l:rs_dgwp|           ; 0 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                      ; alt_synch_pipe_e9l               ; work         ;
;                      |dffpipe_vu8:dffpipe10|             ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                ; dffpipe_vu8                      ; work         ;
;                   |alt_synch_pipe_f9l:ws_dgrp|           ; 0 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                      ; alt_synch_pipe_f9l               ; work         ;
;                      |dffpipe_0v8:dffpipe14|             ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14                ; dffpipe_0v8                      ; work         ;
;                   |altsyncram_cia1:fifo_ram|             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram                                        ; altsyncram_cia1                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                   ; mux_5r7                          ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                   ; mux_5r7                          ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                  ; mux_5r7                          ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                  ; mux_5r7                          ; work         ;
;       |AudioOut:audio_dac|                               ; 49 (19)             ; 111 (50)                  ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac                                                                                                                                             ; AudioOut                         ; work         ;
;          |AudioFifo:fifo|                                ; 30 (0)              ; 61 (0)                    ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo                                                                                                                              ; AudioFifo                        ; ip           ;
;             |dcfifo:dcfifo_component|                    ; 30 (0)              ; 61 (0)                    ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component                                                                                                      ; dcfifo                           ; work         ;
;                |dcfifo_qil1:auto_generated|              ; 30 (6)              ; 61 (19)                   ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated                                                                           ; dcfifo_qil1                      ; work         ;
;                   |a_graycounter_5ub:wrptr_g1p|          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p                                               ; a_graycounter_5ub                ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|          ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p                                               ; a_graycounter_9g6                ; work         ;
;                   |alt_synch_pipe_e9l:rs_dgwp|           ; 0 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                ; alt_synch_pipe_e9l               ; work         ;
;                      |dffpipe_vu8:dffpipe10|             ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10                          ; dffpipe_vu8                      ; work         ;
;                   |alt_synch_pipe_f9l:ws_dgrp|           ; 0 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                ; alt_synch_pipe_f9l               ; work         ;
;                      |dffpipe_0v8:dffpipe14|             ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14                          ; dffpipe_0v8                      ; work         ;
;                   |altsyncram_cia1:fifo_ram|             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram                                                  ; altsyncram_cia1                  ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                             ; mux_5r7                          ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                             ; mux_5r7                          ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                            ; mux_5r7                          ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                            ; mux_5r7                          ; work         ;
;    |TdmaMin:tdma_min|                                    ; 378 (0)             ; 232 (0)                   ; 36864             ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min                                                                                                                                                             ; TdmaMin                          ; work         ;
;       |TdmaMinFabric:fabric|                             ; 92 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric                                                                                                                                        ; TdmaMinFabric                    ; work         ;
;          |TdmaMinStage:\staging:0:stage|                 ; 92 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage                                                                                                          ; TdmaMinStage                     ; work         ;
;             |TdmaMinSwitch:\switches:0:switch|           ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:0:switch                                                                         ; TdmaMinSwitch                    ; work         ;
;             |TdmaMinSwitch:\switches:1:switch|           ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage|TdmaMinSwitch:\switches:1:switch                                                                         ; TdmaMinSwitch                    ; work         ;
;       |TdmaMinInterface:\interfaces:0:interface|         ; 75 (31)             ; 49 (12)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface                                                                                                                    ; TdmaMinInterface                 ; work         ;
;          |TdmaMinFifo:fifo|                              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo                                                                                                   ; TdmaMinFifo                      ; ip           ;
;             |scfifo:scfifo_component|                    ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component                                                                           ; scfifo                           ; work         ;
;                |scfifo_l191:auto_generated|              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated                                                ; scfifo_l191                      ; work         ;
;                   |a_dpfifo_s791:dpfifo|                 ; 44 (21)             ; 37 (14)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo                           ; a_dpfifo_s791                    ; work         ;
;                      |altsyncram_r3i1:FIFOram|           ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram   ; altsyncram_r3i1                  ; work         ;
;                      |cntr_i2b:rd_ptr_msb|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb       ; cntr_i2b                         ; work         ;
;                      |cntr_j2b:wr_ptr|                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr           ; cntr_j2b                         ; work         ;
;                      |cntr_v27:usedw_counter|            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter    ; cntr_v27                         ; work         ;
;       |TdmaMinInterface:\interfaces:1:interface|         ; 59 (31)             ; 51 (24)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface                                                                                                                    ; TdmaMinInterface                 ; work         ;
;          |TdmaMinFifo:fifo|                              ; 28 (0)              ; 27 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo                                                                                                   ; TdmaMinFifo                      ; ip           ;
;             |scfifo:scfifo_component|                    ; 28 (0)              ; 27 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component                                                                           ; scfifo                           ; work         ;
;                |scfifo_l191:auto_generated|              ; 28 (0)              ; 27 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated                                                ; scfifo_l191                      ; work         ;
;                   |a_dpfifo_s791:dpfifo|                 ; 28 (11)             ; 27 (12)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo                           ; a_dpfifo_s791                    ; work         ;
;                      |altsyncram_r3i1:FIFOram|           ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram   ; altsyncram_r3i1                  ; work         ;
;                      |cmpr_7l8:three_comparison|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison ; cmpr_7l8                         ; work         ;
;                      |cntr_i2b:rd_ptr_msb|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb       ; cntr_i2b                         ; work         ;
;                      |cntr_v27:usedw_counter|            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter    ; cntr_v27                         ; work         ;
;       |TdmaMinInterface:\interfaces:2:interface|         ; 75 (31)             ; 65 (28)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface                                                                                                                    ; TdmaMinInterface                 ; work         ;
;          |TdmaMinFifo:fifo|                              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo                                                                                                   ; TdmaMinFifo                      ; ip           ;
;             |scfifo:scfifo_component|                    ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component                                                                           ; scfifo                           ; work         ;
;                |scfifo_l191:auto_generated|              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated                                                ; scfifo_l191                      ; work         ;
;                   |a_dpfifo_s791:dpfifo|                 ; 44 (21)             ; 37 (14)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo                           ; a_dpfifo_s791                    ; work         ;
;                      |altsyncram_r3i1:FIFOram|           ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram   ; altsyncram_r3i1                  ; work         ;
;                      |cntr_i2b:rd_ptr_msb|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb       ; cntr_i2b                         ; work         ;
;                      |cntr_j2b:wr_ptr|                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr           ; cntr_j2b                         ; work         ;
;                      |cntr_v27:usedw_counter|            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter    ; cntr_v27                         ; work         ;
;       |TdmaMinInterface:\interfaces:3:interface|         ; 75 (31)             ; 65 (28)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface                                                                                                                    ; TdmaMinInterface                 ; work         ;
;          |TdmaMinFifo:fifo|                              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo                                                                                                   ; TdmaMinFifo                      ; ip           ;
;             |scfifo:scfifo_component|                    ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component                                                                           ; scfifo                           ; work         ;
;                |scfifo_l191:auto_generated|              ; 44 (0)              ; 37 (0)                    ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated                                                ; scfifo_l191                      ; work         ;
;                   |a_dpfifo_s791:dpfifo|                 ; 44 (21)             ; 37 (14)                   ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo                           ; a_dpfifo_s791                    ; work         ;
;                      |altsyncram_r3i1:FIFOram|           ; 0 (0)               ; 0 (0)                     ; 9216              ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram   ; altsyncram_r3i1                  ; work         ;
;                      |cntr_i2b:rd_ptr_msb|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb       ; cntr_i2b                         ; work         ;
;                      |cntr_j2b:wr_ptr|                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr           ; cntr_j2b                         ; work         ;
;                      |cntr_v27:usedw_counter|            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter    ; cntr_v27                         ; work         ;
;       |TdmaMinSlots:slots|                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TopLevel|TdmaMin:tdma_min|TdmaMinSlots:slots                                                                                                                                          ; TdmaMinSlots                     ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 16           ; 17           ; 16           ; 17           ; 272   ; None ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 16           ; 17           ; 16           ; 17           ; 272   ; None ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                              ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo                                                          ; ip/AudioFifo/AudioFifo.vhd     ;
; N/A    ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |TopLevel|Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll ;                                ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo                                                                    ; ip/AudioFifo/AudioFifo.vhd     ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo                                         ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo                                         ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo                                         ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo                                         ; ip/TdmaMinFifo/TdmaMinFifo.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopLevel|Audio:adc_dac|AudioControl:audio_control|state                                                                                     ;
+----------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------+------------+
; Name           ; state.stop ; state.data_ack ; state.data_out ; state.addr_ack ; state.addr_out ; state.devi_ack ; state.devi_out ; state.start ; state.idle ;
+----------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------+------------+
; state.idle     ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0           ; 0          ;
; state.start    ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1           ; 1          ;
; state.devi_out ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0           ; 1          ;
; state.devi_ack ; 0          ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0           ; 1          ;
; state.addr_out ; 0          ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0           ; 1          ;
; state.addr_ack ; 0          ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.data_out ; 0          ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.data_ack ; 0          ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
; state.stop     ; 1          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0           ; 1          ;
+----------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                            ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|wrfull_eq_comp_msb_mux_reg                                            ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_lsb_aeb                                                 ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_msb_aeb                                                 ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[2]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[0]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[1]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[3]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[4]           ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe17a[4] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe13a[4] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 68                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AspExample:asp_example|send.addr[1..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; AspDp:asp_dp|send.addr[0,2..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; AspDp:asp_dp|send.data[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; AspAdc:asp_adc|send.data[17..30]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; AspAdc:asp_adc|send.addr[4..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock_enable                                                                                                                              ;
; Audio:adc_dac|AudioControl:audio_control|addr[4..6]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Audio:adc_dac|AudioControl:audio_control|data[8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; AspExample:asp_example|send.data[24..27]                                                                                                                                                 ; Lost fanout                                                                                                                                                              ;
; AspDp:asp_dp|send.data[24..27]                                                                                                                                                           ; Lost fanout                                                                                                                                                              ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|recv.data[24..27]                                                                                                              ; Lost fanout                                                                                                                                                              ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[24..27]                                                                                                              ; Lost fanout                                                                                                                                                              ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|full_dff                              ; Lost fanout                                                                                                                                                              ;
; Audio:adc_dac|AudioControl:audio_control|bits[8,13..17]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Audio:adc_dac|AudioControl:audio_control|bits[18]                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; Audio:adc_dac|AudioControl:audio_control|bits[19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Audio:adc_dac|AudioControl:audio_control|bits[20,21]                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; Audio:adc_dac|AudioControl:audio_control|bits[22,23]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|usedw_is_0_dff                        ; Merged with TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|empty_dff ;
; AspExample:asp_example|state[4..9,11..30]                                                                                                                                                ; Merged with AspExample:asp_example|state[10]                                                                                                                             ;
; AspExample:asp_example|state[10]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; Total Number of Removed Registers = 102                                                                                                                                                  ;                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Audio:adc_dac|AudioControl:audio_control|addr[6] ; Stuck at GND              ; Audio:adc_dac|AudioControl:audio_control|bits[15]                       ;
;                                                  ; due to stuck port data_in ;                                                                         ;
; Audio:adc_dac|AudioControl:audio_control|addr[5] ; Stuck at GND              ; Audio:adc_dac|AudioControl:audio_control|bits[14]                       ;
;                                                  ; due to stuck port data_in ;                                                                         ;
; Audio:adc_dac|AudioControl:audio_control|addr[4] ; Stuck at GND              ; Audio:adc_dac|AudioControl:audio_control|bits[13]                       ;
;                                                  ; due to stuck port data_in ;                                                                         ;
; Audio:adc_dac|AudioControl:audio_control|data[8] ; Stuck at GND              ; Audio:adc_dac|AudioControl:audio_control|bits[8]                        ;
;                                                  ; due to stuck port data_in ;                                                                         ;
; AspExample:asp_example|send.data[27]             ; Lost Fanouts              ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[27] ;
; AspExample:asp_example|send.data[26]             ; Lost Fanouts              ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[26] ;
; AspExample:asp_example|send.data[25]             ; Lost Fanouts              ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[25] ;
; AspExample:asp_example|send.data[24]             ; Lost Fanouts              ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|recv.data[24] ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 795   ;
; Number of registers using Synchronous Clear  ; 130   ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 297   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Audio:adc_dac|AudioControl:audio_control|scl_clk                                                                                                    ; 46      ;
; Audio:adc_dac|AudioControl:audio_control|tick[0]                                                                                                    ; 5       ;
; Audio:adc_dac|AudioControl:audio_control|sda_clk                                                                                                    ; 55      ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_lsb_aeb                            ; 7       ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_msb_aeb                            ; 7       ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0           ; 8       ;
; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0           ; 7       ;
; AspAdc:asp_adc|addr_0[0]                                                                                                                            ; 1       ;
; AspAdc:asp_adc|addr_1[0]                                                                                                                            ; 1       ;
; AspAdc:asp_adc|addr_0[1]                                                                                                                            ; 1       ;
; AspAdc:asp_adc|addr_1[1]                                                                                                                            ; 1       ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0 ; 8       ;
; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0 ; 8       ;
; Total number of inverted registers = 15                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 4:1                ; 92 bits   ; 184 LEs       ; 184 LEs              ; 0 LEs                  ; Yes        ; |TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|recv.data[6] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|Audio:adc_dac|AudioOut:audio_dac|shift[14]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TopLevel|AspDp:asp_dp|send.data[8]                                              ;
; 5:1                ; 17 bits   ; 51 LEs        ; 0 LEs                ; 51 LEs                 ; Yes        ; |TopLevel|AspDac:asp_dac|data[14]                                                ;
; 5:1                ; 17 bits   ; 51 LEs        ; 0 LEs                ; 51 LEs                 ; Yes        ; |TopLevel|AspAdc:asp_adc|send.data[2]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TopLevel|AspAdc:asp_adc|send.addr[2]                                            ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |TopLevel|Audio:adc_dac|AudioControl:audio_control|index[25]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                          ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 4                      ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                 ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                ;
+---------------------------------------+------------------------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 4                      ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                       ;
+---------------------------------------+------------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TopLevel ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ports          ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:adc_dac ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; enable_adc     ; true  ; Enumerated                        ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                    ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                  ;
; pll_type                             ; General                ; String                                                                                                                  ;
; pll_subtype                          ; General                ; String                                                                                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                          ;
; operation_mode                       ; direct                 ; String                                                                                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                          ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                          ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                          ;
; clock_name_0                         ;                        ; String                                                                                                                  ;
; clock_name_1                         ;                        ; String                                                                                                                  ;
; clock_name_2                         ;                        ; String                                                                                                                  ;
; clock_name_3                         ;                        ; String                                                                                                                  ;
; clock_name_4                         ;                        ; String                                                                                                                  ;
; clock_name_5                         ;                        ; String                                                                                                                  ;
; clock_name_6                         ;                        ; String                                                                                                                  ;
; clock_name_7                         ;                        ; String                                                                                                                  ;
; clock_name_8                         ;                        ; String                                                                                                                  ;
; clock_name_global_0                  ; false                  ; String                                                                                                                  ;
; clock_name_global_1                  ; false                  ; String                                                                                                                  ;
; clock_name_global_2                  ; false                  ; String                                                                                                                  ;
; clock_name_global_3                  ; false                  ; String                                                                                                                  ;
; clock_name_global_4                  ; false                  ; String                                                                                                                  ;
; clock_name_global_5                  ; false                  ; String                                                                                                                  ;
; clock_name_global_6                  ; false                  ; String                                                                                                                  ;
; clock_name_global_7                  ; false                  ; String                                                                                                                  ;
; clock_name_global_8                  ; false                  ; String                                                                                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                          ;
; pll_slf_rst                          ; false                  ; String                                                                                                                  ;
; pll_bw_sel                           ; low                    ; String                                                                                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 17          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 6           ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 6           ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_qil1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 17          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 6           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 6           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_qil1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ports          ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinSlots:slots ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                            ;
; ports          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; terminals      ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:0:stage ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; terminals      ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; stages         ; 2     ; Signed Integer                                                                ;
; identity       ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 40          ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_l191 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                 ;
; Entity Instance            ; Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                        ;
;     -- LPM_WIDTH           ; 17                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component           ;
;     -- FIFO Type           ; Dual Clock                                                                        ;
;     -- LPM_WIDTH           ; 17                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                  ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 40                                                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio:adc_dac|AudioClock:audio_clock"                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; ref_reset_reset    ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 795                         ;
;     ENA               ; 234                         ;
;     ENA SLD           ; 63                          ;
;     SCLR              ; 115                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 12                          ;
;     plain             ; 356                         ;
; arriav_io_obuf        ; 5                           ;
; arriav_lcell_comb     ; 871                         ;
;     arith             ; 280                         ;
;         1 data inputs ; 210                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 15                          ;
;         5 data inputs ; 1                           ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 583                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 94                          ;
;         5 data inputs ; 90                          ;
;         6 data inputs ; 184                         ;
; boundary_port         ; 77                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 178                         ;
;                       ;                             ;
; Max LUT depth         ; 7.90                        ;
; Average LUT depth     ; 2.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 16 12:44:37 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CS701 -c DE1-SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ip/audioclock_1/audioclock.vhd
    Info (12022): Found design unit 1: AudioClock-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd Line: 18
    Info (12023): Found entity 1: AudioClock File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0.v
    Info (12023): Found entity 1: AudioClock_audio_pll_0 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: AudioClock_audio_pll_0_audio_pll File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd
    Info (12022): Found design unit 1: audiofifo-SYN File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd Line: 58
    Info (12023): Found entity 1: AudioFifo File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd
    Info (12022): Found design unit 1: audiorom-SYN File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd Line: 53
    Info (12023): Found entity 1: AudioRom File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd
    Info (12022): Found design unit 1: tdmaminfifo-SYN File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 57
    Info (12023): Found entity 1: TdmaMinFifo File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/audio/audio.vhd
    Info (12022): Found design unit 1: Audio-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 35
    Info (12023): Found entity 1: Audio File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file src/audio/audiocontrol.vhd
    Info (12022): Found design unit 1: AudioControl-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd Line: 13
    Info (12023): Found entity 1: AudioControl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/audio/audioin.vhd
    Info (12022): Found design unit 1: AudioIn-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd Line: 20
    Info (12023): Found entity 1: AudioIn File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/audio/audioout.vhd
    Info (12022): Found design unit 1: AudioOut-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd Line: 20
    Info (12023): Found entity 1: AudioOut File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/audio/audiotones.vhd
    Info (12022): Found design unit 1: AudioTones-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd Line: 20
    Info (12023): Found entity 1: AudioTones File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file src/misc/hexseg.vhd
    Info (12022): Found design unit 1: HexSeg-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd Line: 12
    Info (12023): Found entity 1: HexSeg File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/misc/hexseg6.vhd
    Info (12022): Found design unit 1: HexSeg6-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd Line: 17
    Info (12023): Found entity 1: HexSeg6 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamin.vhd
    Info (12022): Found design unit 1: TdmaMin-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 19
    Info (12023): Found entity 1: TdmaMin File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminfabric.vhd
    Info (12022): Found design unit 1: TdmaMinFabric-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd Line: 20
    Info (12023): Found entity 1: TdmaMinFabric File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamininterface.vhd
    Info (12022): Found design unit 1: TdmaMinInterface-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd Line: 26
    Info (12023): Found entity 1: TdmaMinInterface File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminslots.vhd
    Info (12022): Found design unit 1: TdmaMinSlots-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd Line: 15
    Info (12023): Found entity 1: TdmaMinSlots File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminstage.vhd
    Info (12022): Found design unit 1: TdmaMinStage-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd Line: 19
    Info (12023): Found entity 1: TdmaMinStage File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminswitch.vhd
    Info (12022): Found design unit 1: TdmaMinSwitch-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd Line: 18
    Info (12023): Found entity 1: TdmaMinSwitch File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file src/tdmamin/tdmamintypes.vhd
    Info (12022): Found design unit 1: TdmaMinTypes File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd Line: 5
    Info (12022): Found design unit 2: TdmaMinTypes-body File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file src/aspdp.vhd
    Info (12022): Found design unit 1: AspDp-behavioural File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd Line: 16
    Info (12023): Found entity 1: AspDp File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/aspadc.vhd
    Info (12022): Found design unit 1: AspAdc-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd Line: 20
    Info (12023): Found entity 1: AspAdc File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/aspdac.vhd
    Info (12022): Found design unit 1: AspDac-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd Line: 20
    Info (12023): Found entity 1: AspDac File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/aspexample.vhd
    Info (12022): Found design unit 1: AspExample-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd Line: 26
    Info (12023): Found entity 1: AspExample File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file src/toplevel.vhd
    Info (12022): Found design unit 1: TopLevel-rtl File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 38
    Info (12023): Found entity 1: TopLevel File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 8
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "Audio" for hierarchy "Audio:adc_dac" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 56
Info (12128): Elaborating entity "AudioClock" for hierarchy "Audio:adc_dac|AudioClock:audio_clock" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 38
Info (12128): Elaborating entity "AudioClock_audio_pll_0" for hierarchy "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd Line: 30
Info (12128): Elaborating entity "AudioClock_audio_pll_0_audio_pll" for hierarchy "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "AudioControl" for hierarchy "Audio:adc_dac|AudioControl:audio_control" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at AudioControl.vhd(43): object "ready" assigned a value but never read File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at AudioControl.vhd(44): object "success" assigned a value but never read File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd Line: 44
Info (12128): Elaborating entity "AudioIn" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 68
Info (12128): Elaborating entity "AudioFifo" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd Line: 27
Info (12128): Elaborating entity "dcfifo" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd Line: 97
Info (12133): Instantiated megafunction "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "6"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qil1.tdf
    Info (12023): Found entity 1: dcfifo_qil1 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_qil1" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf
    Info (12023): Found entity 1: a_graycounter_9g6 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_9g6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_9g6" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_9g6:rdptr_g1p" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf
    Info (12023): Found entity 1: a_graycounter_5ub File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_5ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5ub" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|a_graycounter_5ub:wrptr_g1p" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cia1.tdf
    Info (12023): Found entity 1: altsyncram_cia1 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_cia1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cia1" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe10" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f9l File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_f9l" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_0v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe14" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_ru5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_qu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf Line: 83
Info (12128): Elaborating entity "AudioOut" for hierarchy "Audio:adc_dac|AudioOut:audio_dac" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd Line: 81
Info (12128): Elaborating entity "TdmaMin" for hierarchy "TdmaMin:tdma_min" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 80
Info (12128): Elaborating entity "TdmaMinSlots" for hierarchy "TdmaMin:tdma_min|TdmaMinSlots:slots" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 29
Info (12128): Elaborating entity "TdmaMinFabric" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 38
Warning (10445): VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd Line: 29
Warning (10296): VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd Line: 29
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "links" into its bus
Info (12128): Elaborating entity "TdmaMinStage" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd Line: 34
Info (12128): Elaborating entity "TdmaMinSwitch" for hierarchy "TdmaMin:tdma_min|TdmaMinFabric:fabric|TdmaMinStage:\staging:1:stage|TdmaMinSwitch:\switches:0:switch" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd Line: 23
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinFifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd Line: 44
Info (12128): Elaborating entity "scfifo" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12130): Elaborated megafunction instantiation "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
Info (12133): Instantiated megafunction "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd Line: 94
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf
    Info (12023): Found entity 1: scfifo_l191 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf Line: 24
Info (12128): Elaborating entity "scfifo_l191" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf
    Info (12023): Found entity 1: a_dpfifo_s791 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s791" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:almost_full_comparer" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 53
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cmpr_7l8:three_comparison" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_i2b:rd_ptr_msb" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_v27.tdf Line: 25
Info (12128): Elaborating entity "cntr_v27" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_v27:usedw_counter" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_j2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|cntr_j2b:wr_ptr" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf Line: 57
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "TdmaMinInterface" for hierarchy "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd Line: 50
Info (12128): Elaborating entity "AspAdc" for hierarchy "AspAdc:asp_adc" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 90
Info (12128): Elaborating entity "AspDac" for hierarchy "AspDac:asp_dac" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 101
Info (12128): Elaborating entity "AspDp" for hierarchy "AspDp:asp_dp" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 112
Info (12128): Elaborating entity "AspExample" for hierarchy "AspExample:asp_example" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 120
Info (12128): Elaborating entity "HexSeg6" for hierarchy "AspExample:asp_example|HexSeg6:hs6" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd Line: 121
Info (12128): Elaborating entity "HexSeg" for hierarchy "AspExample:asp_example|HexSeg6:hs6|HexSeg:hs0" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd Line: 20
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 847
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[24]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 757
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[25]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 787
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[26]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 817
        Warning (14320): Synthesized away node "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|q_b[27]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf Line: 847
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 20
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 21
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio:adc_dac|AudioClock:audio_clock|AudioClock_audio_pll_0:audio_pll_0|AudioClock_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 14
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd Line: 26
Info (21057): Implemented 1512 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1256 logic cells
    Info (21064): Implemented 178 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Fri May 16 12:44:45 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


