Analysis & Synthesis report for rra
Tue Feb 09 17:07:53 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_lower
  5. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_middle
  6. Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_upper
  7. Port Connectivity Checks: "rra_servo_controller:rra_servo_upper"
  8. Port Connectivity Checks: "rra_servo_controller:rra_servo_middle"
  9. Port Connectivity Checks: "rra_servo_controller:rra_servo_lower"
 10. Port Connectivity Checks: "controller:rra_controller"
 11. Port Connectivity Checks: "rra_memory:memory"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Feb 09 17:07:53 2016          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; rra                                        ;
; Top-level Entity Name              ; rra                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; rra                ; rra                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_lower ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; step           ; 10    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_middle ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; step           ; 10    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rra_servo_controller:rra_servo_upper ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; step           ; 10    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_upper"                                                                                      ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity         ; Details                                                                                                 ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; o_current       ; Output ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
; o_current[8..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; i_target        ; Input  ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_middle"                                                                                     ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity         ; Details                                                                                                 ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; o_current       ; Output ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
; o_current[8..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; i_target        ; Input  ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_servo_controller:rra_servo_lower"                                                                                      ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity         ; Details                                                                                                 ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; o_current       ; Output ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
; o_current[8..0] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; i_target        ; Input  ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 9 elements in the same dimension ;
+-----------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:rra_controller"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; moving   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; l_keypad ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rra_memory:memory"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Feb 09 17:07:50 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rra -c rra
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/aaron/desktop/rra/hardware/rra_servo_controller.vhd
    Info (12022): Found design unit 1: rra_servo_controller-rtl
    Info (12023): Found entity 1: rra_servo_controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/aaron/desktop/rra/hardware/rra_memory.vhd
    Info (12022): Found design unit 1: rra_memory-rtl
    Info (12023): Found entity 1: rra_memory
Info (12021): Found 2 design units, including 1 entities, in source file /users/aaron/desktop/rra/hardware/rra_controller.vhd
    Info (12022): Found design unit 1: controller-v1
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file /users/aaron/desktop/rra/hardware/rra.vhd
    Info (12022): Found design unit 1: rra-v1
    Info (12023): Found entity 1: rra
Info (12127): Elaborating entity "rra" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at rra.vhd(74): used implicit default value for signal "addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at rra.vhd(75): used implicit default value for signal "data_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(76): object "data_out" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at rra.vhd(83): used implicit default value for signal "t_lower_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at rra.vhd(84): used implicit default value for signal "c_middle_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at rra.vhd(84): used implicit default value for signal "t_middle_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at rra.vhd(85): used implicit default value for signal "c_upper_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at rra.vhd(85): used implicit default value for signal "t_upper_pos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at rra.vhd(88): object "l_keypad" assigned a value but never read
Warning (10492): VHDL Process Statement warning at rra.vhd(164): signal "l_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(165): signal "l_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(166): signal "m_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(167): signal "m_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(168): signal "u_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra.vhd(169): signal "u_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rra_memory" for hierarchy "rra_memory:memory"
Info (12128): Elaborating entity "controller" for hierarchy "controller:rra_controller"
Warning (10492): VHDL Process Statement warning at rra_controller.vhd(38): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "rra_servo_controller" for hierarchy "rra_servo_controller:rra_servo_lower"
Warning (10541): VHDL Signal Declaration warning at rra_servo_controller.vhd(14): used implicit default value for signal "o_current" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at rra_servo_controller.vhd(24): object "speed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at rra_servo_controller.vhd(33): object "clk_1khz" assigned a value but never read
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(51): signal "i_speed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(53): signal "interval_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(53): signal "interval" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(54): signal "interval_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(56): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(56): signal "target" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(58): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(58): signal "target" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(59): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(60): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(60): signal "target" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(61): signal "current" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at rra_servo_controller.vhd(39): inferring latch(es) for signal or variable "current", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at rra_servo_controller.vhd(39): inferring latch(es) for signal or variable "target", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at rra_servo_controller.vhd(39): inferring latch(es) for signal or variable "interval_count", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at rra_servo_controller.vhd(93): signal "clk_1mhz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "interval_count[0]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[1]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[2]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[3]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[4]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[5]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[6]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[7]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[8]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "interval_count[9]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[0]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[1]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[2]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[3]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[4]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[5]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[6]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[7]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "target[8]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[0]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[1]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[2]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[3]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[4]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[5]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[6]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[7]" at rra_servo_controller.vhd(39)
Info (10041): Inferred latch for "current[8]" at rra_servo_controller.vhd(39)
Error (12005): Actual width (16) of port "i_target" on instance "rra_servo_controller:rra_servo_upper" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 142
Error (12005): Actual width (16) of port "o_current" on instance "rra_servo_controller:rra_servo_upper" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 142
Error (12005): Actual width (16) of port "i_target" on instance "rra_servo_controller:rra_servo_middle" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 129
Error (12005): Actual width (16) of port "o_current" on instance "rra_servo_controller:rra_servo_middle" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 129
Error (12005): Actual width (16) of port "i_target" on instance "rra_servo_controller:rra_servo_lower" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 116
Error (12005): Actual width (16) of port "o_current" on instance "rra_servo_controller:rra_servo_lower" is not compatible with the formal port width (9) declared by the instantiated entity File: C:/Users/aaron/Desktop/RRA/Hardware/rra.vhd Line: 116
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 37 warnings
    Error: Peak virtual memory: 548 megabytes
    Error: Processing ended: Tue Feb 09 17:07:53 2016
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


