<stg><name>Context_layer</name>


<trans_list>

<trans id="381" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="4" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v57_0 = phi i4 [ 0, %0 ], [ %v57, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v57_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln148 = icmp eq i4 %v57_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v57 = add i4 %v57_0, 1

]]></Node>
<StgValue><ssdm name="v57"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln148, label %.preheader.preheader.preheader, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="4">
<![CDATA[
.preheader1.preheader:0  %trunc_ln150 = trunc i4 %v57_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader:1  %lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %v57_0, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader1.preheader:2  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %lshr_ln, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="6">
<![CDATA[
.preheader1.preheader:3  %zext_ln149 = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %v58_0 = phi i7 [ %v58, %2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="v58_0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln149 = icmp eq i7 %v58_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_374 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %v58 = add i7 %v58_0, 1

]]></Node>
<StgValue><ssdm name="v58"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln149, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="7">
<![CDATA[
:0  %trunc_ln150_1 = trunc i7 %v58_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_38 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %v58_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="5">
<![CDATA[
:2  %zext_ln150 = zext i5 %tmp_38 to i7

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln150 = add i7 %zext_ln149, %zext_ln150

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln150_1 = zext i7 %add_ln150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v56_0_0_addr = getelementptr [48 x float]* %v56_0_0, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_0_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %v56_0_1_addr = getelementptr [48 x float]* %v56_0_1, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_0_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %v56_0_2_addr = getelementptr [48 x float]* %v56_0_2, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_0_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %v56_0_3_addr = getelementptr [48 x float]* %v56_0_3, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_0_3_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %v56_1_0_addr = getelementptr [48 x float]* %v56_1_0, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_1_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %v56_1_1_addr = getelementptr [48 x float]* %v56_1_1, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_1_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %v56_1_2_addr = getelementptr [48 x float]* %v56_1_2, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_1_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %v56_1_3_addr = getelementptr [48 x float]* %v56_1_3, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_1_3_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %v56_2_0_addr = getelementptr [48 x float]* %v56_2_0, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_2_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %v56_2_1_addr = getelementptr [48 x float]* %v56_2_1, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_2_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %v56_2_2_addr = getelementptr [48 x float]* %v56_2_2, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_2_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %v56_2_3_addr = getelementptr [48 x float]* %v56_2_3, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_2_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %v56_3_0_addr = getelementptr [48 x float]* %v56_3_0, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_3_0_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %v56_3_1_addr = getelementptr [48 x float]* %v56_3_1, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_3_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %v56_3_2_addr = getelementptr [48 x float]* %v56_3_2, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_3_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %v56_3_3_addr = getelementptr [48 x float]* %v56_3_3, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="v56_3_3_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:21  switch i2 %trunc_ln150, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0  switch i2 %trunc_ln150_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float 0.000000e+00, float* %v56_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch2204

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float 0.000000e+00, float* %v56_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch2204

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float 0.000000e+00, float* %v56_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch2204

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float 0.000000e+00, float* %v56_2_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch2204

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch2204:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1:0  switch i2 %trunc_ln150_1, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float 0.000000e+00, float* %v56_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch1171

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float 0.000000e+00, float* %v56_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch1171

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float 0.000000e+00, float* %v56_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch1171

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float 0.000000e+00, float* %v56_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch1171

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch1171:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch0:0  switch i2 %trunc_ln150_1, label %branch3112 [
    i2 0, label %branch0109
    i2 1, label %branch1110
    i2 -2, label %branch2111
  ]

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2111:0  store float 0.000000e+00, float* %v56_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch2111:1  br label %branch0108

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1110:0  store float 0.000000e+00, float* %v56_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch1110:1  br label %branch0108

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0109:0  store float 0.000000e+00, float* %v56_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch0109:1  br label %branch0108

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3112:0  store float 0.000000e+00, float* %v56_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch3112:1  br label %branch0108

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch0108:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0  switch i2 %trunc_ln150_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float 0.000000e+00, float* %v56_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch3237

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float 0.000000e+00, float* %v56_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch3237

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float 0.000000e+00, float* %v56_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch3237

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float 0.000000e+00, float* %v56_3_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
<literal name="trunc_ln150_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch3237

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="trunc_ln150" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch3237:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten45 = phi i10 [ %add_ln153, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %i_outer1_0 = phi i2 [ %select_ln161_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_outer1_0"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %indvar_flatten = phi i9 [ %select_ln154, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:3  %j_outer2_0 = phi i5 [ %select_ln162_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_outer2_0"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4  %k2_0 = phi i4 [ %k2, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k2_0"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5  %icmp_ln153 = icmp eq i10 %indvar_flatten45, -448

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  %add_ln153 = add i10 %indvar_flatten45, 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:7  br i1 %icmp_ln153, label %3, label %l_k2

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_k2:0  %i_outer1 = add i2 %i_outer1_0, 1

]]></Node>
<StgValue><ssdm name="i_outer1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:3  %icmp_ln154 = icmp eq i9 %indvar_flatten, 192

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_k2:4  %select_ln161 = select i1 %icmp_ln154, i5 0, i5 %j_outer2_0

]]></Node>
<StgValue><ssdm name="select_ln161"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k2:5  %select_ln161_1 = select i1 %icmp_ln154, i2 %i_outer1, i2 %i_outer1_0

]]></Node>
<StgValue><ssdm name="select_ln161_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_k2:6  %tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln161_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="6">
<![CDATA[
l_k2:7  %zext_ln161 = zext i6 %tmp_19 to i7

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k2:8  %tmp_20 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln161_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="4">
<![CDATA[
l_k2:9  %zext_ln161_1 = zext i4 %tmp_20 to i7

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k2:10  %sub_ln161 = sub i7 %zext_ln161, %zext_ln161_1

]]></Node>
<StgValue><ssdm name="sub_ln161"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:11  %xor_ln161 = xor i1 %icmp_ln154, true

]]></Node>
<StgValue><ssdm name="xor_ln161"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:12  %icmp_ln155 = icmp eq i4 %k2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:13  %and_ln161 = and i1 %icmp_ln155, %xor_ln161

]]></Node>
<StgValue><ssdm name="and_ln161"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_k2:14  %j_outer2 = add i5 %select_ln161, 1

]]></Node>
<StgValue><ssdm name="j_outer2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:16  %or_ln162 = or i1 %and_ln161, %icmp_ln154

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:17  %select_ln162 = select i1 %or_ln162, i4 0, i4 %k2_0

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_k2:18  %select_ln162_1 = select i1 %and_ln161, i5 %j_outer2, i5 %select_ln161

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="4">
<![CDATA[
l_k2:42  %zext_ln161_2 = zext i4 %select_ln162 to i7

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k2:43  %add_ln161 = add i7 %sub_ln161, %zext_ln161_2

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="7">
<![CDATA[
l_k2:44  %sext_ln161 = sext i7 %add_ln161 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:45  %v54_0_addr = getelementptr [36 x float]* %v54_0, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="v54_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:46  %v54_1_addr = getelementptr [36 x float]* %v54_1, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="v54_1_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:47  %v54_2_addr = getelementptr [36 x float]* %v54_2, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="v54_2_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:48  %v54_3_addr = getelementptr [36 x float]* %v54_3, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="v54_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
l_k2:57  %v54_0_load = load float* %v54_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_0_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
l_k2:78  %v54_1_load = load float* %v54_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_1_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
l_k2:95  %v54_2_load = load float* %v54_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_2_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
l_k2:112  %v54_3_load = load float* %v54_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_3_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:131  %add_ln154 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_k2:132  %select_ln154 = select i1 %icmp_ln154, i9 1, i9 %add_ln154

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="5">
<![CDATA[
l_k2:19  %zext_ln162 = zext i5 %select_ln162_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:49  %tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln162, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="8">
<![CDATA[
l_k2:50  %zext_ln162_2 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln162_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:51  %add_ln162 = add i9 %zext_ln162_2, %zext_ln162

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
l_k2:52  %zext_ln162_3 = zext i9 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:53  %v55_0_addr = getelementptr [192 x float]* %v55_0, i64 0, i64 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="v55_0_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:54  %v55_1_addr = getelementptr [192 x float]* %v55_1, i64 0, i64 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="v55_1_addr"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:55  %v55_2_addr = getelementptr [192 x float]* %v55_2, i64 0, i64 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="v55_2_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:56  %v55_3_addr = getelementptr [192 x float]* %v55_3, i64 0, i64 %zext_ln162_3

]]></Node>
<StgValue><ssdm name="v55_3_addr"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
l_k2:57  %v54_0_load = load float* %v54_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_0_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
l_k2:58  %v55_0_load = load float* %v55_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_0_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
l_k2:63  %v55_1_load = load float* %v55_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_1_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
l_k2:68  %v55_2_load = load float* %v55_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_2_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
l_k2:73  %v55_3_load = load float* %v55_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_3_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="6">
<![CDATA[
l_k2:78  %v54_1_load = load float* %v54_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_1_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="6">
<![CDATA[
l_k2:95  %v54_2_load = load float* %v54_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_2_load"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
l_k2:112  %v54_3_load = load float* %v54_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v54_3_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
l_k2:58  %v55_0_load = load float* %v55_0_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_0_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:59  %v = fmul float %v54_0_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
l_k2:63  %v55_1_load = load float* %v55_1_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_1_load"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:64  %v68_0_1 = fmul float %v54_0_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_0_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
l_k2:68  %v55_2_load = load float* %v55_2_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_2_load"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:69  %v68_0_2 = fmul float %v54_0_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_0_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="8">
<![CDATA[
l_k2:73  %v55_3_load = load float* %v55_3_addr, align 4

]]></Node>
<StgValue><ssdm name="v55_3_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="163" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:59  %v = fmul float %v54_0_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:64  %v68_0_1 = fmul float %v54_0_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_0_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:69  %v68_0_2 = fmul float %v54_0_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_0_2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:74  %v68_0_3 = fmul float %v54_0_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_0_3"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:79  %v68_1 = fmul float %v54_1_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:83  %v68_1_1 = fmul float %v54_1_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_1_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="169" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:59  %v = fmul float %v54_0_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:64  %v68_0_1 = fmul float %v54_0_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_0_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:69  %v68_0_2 = fmul float %v54_0_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_0_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:74  %v68_0_3 = fmul float %v54_0_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_0_3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:79  %v68_1 = fmul float %v54_1_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:83  %v68_1_1 = fmul float %v54_1_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_1_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:87  %v68_1_2 = fmul float %v54_1_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_1_2"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:91  %v68_1_3 = fmul float %v54_1_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_1_3"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:96  %v68_2 = fmul float %v54_2_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="5">
<![CDATA[
l_k2:20  %zext_ln162_1 = zext i5 %select_ln162_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_k2:21  %add_ln164 = add i7 %zext_ln161, %zext_ln162_1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="7">
<![CDATA[
l_k2:22  %zext_ln164 = zext i7 %add_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:23  %v56_0_0_addr_1 = getelementptr [48 x float]* %v56_0_0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_0_0_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:24  %v56_0_1_addr_1 = getelementptr [48 x float]* %v56_0_1, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_0_1_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:25  %v56_0_2_addr_1 = getelementptr [48 x float]* %v56_0_2, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_0_2_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:59  %v = fmul float %v54_0_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
l_k2:60  %v56_0_0_load = load float* %v56_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_0_load"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:64  %v68_0_1 = fmul float %v54_0_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_0_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
l_k2:65  %v56_0_1_load = load float* %v56_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_1_load"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:69  %v68_0_2 = fmul float %v54_0_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_0_2"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
l_k2:70  %v56_0_2_load = load float* %v56_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_2_load"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:74  %v68_0_3 = fmul float %v54_0_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_0_3"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:79  %v68_1 = fmul float %v54_1_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:83  %v68_1_1 = fmul float %v54_1_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_1_1"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:87  %v68_1_2 = fmul float %v54_1_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_1_2"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:91  %v68_1_3 = fmul float %v54_1_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_1_3"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:96  %v68_2 = fmul float %v54_2_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:100  %v68_2_1 = fmul float %v54_2_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_2_1"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:104  %v68_2_2 = fmul float %v54_2_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_2_2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:108  %v68_2_3 = fmul float %v54_2_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_2_3"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:130  %k2 = add i4 %select_ln162, 1

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:26  %v56_0_3_addr_1 = getelementptr [48 x float]* %v56_0_3, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_0_3_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:27  %v56_1_0_addr_1 = getelementptr [48 x float]* %v56_1_0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_1_0_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:28  %v56_1_1_addr_1 = getelementptr [48 x float]* %v56_1_1, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_1_1_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:29  %v56_1_2_addr_1 = getelementptr [48 x float]* %v56_1_2, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_1_2_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:30  %v56_1_3_addr_1 = getelementptr [48 x float]* %v56_1_3, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_1_3_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:31  %v56_2_0_addr_1 = getelementptr [48 x float]* %v56_2_0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_2_0_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:32  %v56_2_1_addr_1 = getelementptr [48 x float]* %v56_2_1, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_2_1_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:33  %v56_2_2_addr_1 = getelementptr [48 x float]* %v56_2_2, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_2_2_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:34  %v56_2_3_addr_1 = getelementptr [48 x float]* %v56_2_3, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_2_3_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:35  %v56_3_0_addr_1 = getelementptr [48 x float]* %v56_3_0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_3_0_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:36  %v56_3_1_addr_1 = getelementptr [48 x float]* %v56_3_1, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_3_1_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:37  %v56_3_2_addr_1 = getelementptr [48 x float]* %v56_3_2, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_3_2_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:38  %v56_3_3_addr_1 = getelementptr [48 x float]* %v56_3_3, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="v56_3_3_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
l_k2:60  %v56_0_0_load = load float* %v56_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_0_load"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:61  %v1 = fadd float %v56_0_0_load, %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
l_k2:65  %v56_0_1_load = load float* %v56_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_1_load"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:66  %v70_0_1 = fadd float %v56_0_1_load, %v68_0_1

]]></Node>
<StgValue><ssdm name="v70_0_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="6">
<![CDATA[
l_k2:70  %v56_0_2_load = load float* %v56_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_2_load"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:71  %v70_0_2 = fadd float %v56_0_2_load, %v68_0_2

]]></Node>
<StgValue><ssdm name="v70_0_2"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:74  %v68_0_3 = fmul float %v54_0_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_0_3"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="6">
<![CDATA[
l_k2:75  %v56_0_3_load = load float* %v56_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_3_load"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:79  %v68_1 = fmul float %v54_1_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
l_k2:80  %v56_1_0_load = load float* %v56_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_0_load"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:83  %v68_1_1 = fmul float %v54_1_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_1_1"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
l_k2:84  %v56_1_1_load = load float* %v56_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_1_load"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:87  %v68_1_2 = fmul float %v54_1_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_1_2"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:91  %v68_1_3 = fmul float %v54_1_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_1_3"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:96  %v68_2 = fmul float %v54_2_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_2"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:100  %v68_2_1 = fmul float %v54_2_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_2_1"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:104  %v68_2_2 = fmul float %v54_2_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_2_2"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:108  %v68_2_3 = fmul float %v54_2_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_2_3"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:113  %v68_3 = fmul float %v54_3_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_3"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:117  %v68_3_1 = fmul float %v54_3_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_3_1"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:121  %v68_3_2 = fmul float %v54_3_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_3_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="234" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:61  %v1 = fadd float %v56_0_0_load, %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:66  %v70_0_1 = fadd float %v56_0_1_load, %v68_0_1

]]></Node>
<StgValue><ssdm name="v70_0_1"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:71  %v70_0_2 = fadd float %v56_0_2_load, %v68_0_2

]]></Node>
<StgValue><ssdm name="v70_0_2"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="6">
<![CDATA[
l_k2:75  %v56_0_3_load = load float* %v56_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_0_3_load"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:76  %v70_0_3 = fadd float %v56_0_3_load, %v68_0_3

]]></Node>
<StgValue><ssdm name="v70_0_3"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="6">
<![CDATA[
l_k2:80  %v56_1_0_load = load float* %v56_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_0_load"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:81  %v70_1 = fadd float %v56_1_0_load, %v68_1

]]></Node>
<StgValue><ssdm name="v70_1"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
l_k2:84  %v56_1_1_load = load float* %v56_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_1_load"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:85  %v70_1_1 = fadd float %v56_1_1_load, %v68_1_1

]]></Node>
<StgValue><ssdm name="v70_1_1"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:87  %v68_1_2 = fmul float %v54_1_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_1_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
l_k2:88  %v56_1_2_load = load float* %v56_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_2_load"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:91  %v68_1_3 = fmul float %v54_1_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_1_3"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
l_k2:92  %v56_1_3_load = load float* %v56_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_3_load"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:96  %v68_2 = fmul float %v54_2_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
l_k2:97  %v56_2_0_load = load float* %v56_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_0_load"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:100  %v68_2_1 = fmul float %v54_2_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_2_1"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:104  %v68_2_2 = fmul float %v54_2_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_2_2"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:108  %v68_2_3 = fmul float %v54_2_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_2_3"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:113  %v68_3 = fmul float %v54_3_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_3"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:117  %v68_3_1 = fmul float %v54_3_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_3_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:121  %v68_3_2 = fmul float %v54_3_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_3_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:125  %v68_3_3 = fmul float %v54_3_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_3_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="256" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:61  %v1 = fadd float %v56_0_0_load, %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:66  %v70_0_1 = fadd float %v56_0_1_load, %v68_0_1

]]></Node>
<StgValue><ssdm name="v70_0_1"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:71  %v70_0_2 = fadd float %v56_0_2_load, %v68_0_2

]]></Node>
<StgValue><ssdm name="v70_0_2"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:76  %v70_0_3 = fadd float %v56_0_3_load, %v68_0_3

]]></Node>
<StgValue><ssdm name="v70_0_3"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:81  %v70_1 = fadd float %v56_1_0_load, %v68_1

]]></Node>
<StgValue><ssdm name="v70_1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:85  %v70_1_1 = fadd float %v56_1_1_load, %v68_1_1

]]></Node>
<StgValue><ssdm name="v70_1_1"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
l_k2:88  %v56_1_2_load = load float* %v56_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_2_load"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:89  %v70_1_2 = fadd float %v56_1_2_load, %v68_1_2

]]></Node>
<StgValue><ssdm name="v70_1_2"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
l_k2:92  %v56_1_3_load = load float* %v56_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_1_3_load"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:93  %v70_1_3 = fadd float %v56_1_3_load, %v68_1_3

]]></Node>
<StgValue><ssdm name="v70_1_3"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="6">
<![CDATA[
l_k2:97  %v56_2_0_load = load float* %v56_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_0_load"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:98  %v70_2 = fadd float %v56_2_0_load, %v68_2

]]></Node>
<StgValue><ssdm name="v70_2"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:100  %v68_2_1 = fmul float %v54_2_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_2_1"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="6">
<![CDATA[
l_k2:101  %v56_2_1_load = load float* %v56_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_1_load"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:104  %v68_2_2 = fmul float %v54_2_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_2_2"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
l_k2:105  %v56_2_2_load = load float* %v56_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_2_load"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:108  %v68_2_3 = fmul float %v54_2_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_2_3"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
l_k2:109  %v56_2_3_load = load float* %v56_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_3_load"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:113  %v68_3 = fmul float %v54_3_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_3"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:117  %v68_3_1 = fmul float %v54_3_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_3_1"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:121  %v68_3_2 = fmul float %v54_3_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_3_2"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:125  %v68_3_3 = fmul float %v54_3_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_3_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="278" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:61  %v1 = fadd float %v56_0_0_load, %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:66  %v70_0_1 = fadd float %v56_0_1_load, %v68_0_1

]]></Node>
<StgValue><ssdm name="v70_0_1"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:71  %v70_0_2 = fadd float %v56_0_2_load, %v68_0_2

]]></Node>
<StgValue><ssdm name="v70_0_2"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:76  %v70_0_3 = fadd float %v56_0_3_load, %v68_0_3

]]></Node>
<StgValue><ssdm name="v70_0_3"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:81  %v70_1 = fadd float %v56_1_0_load, %v68_1

]]></Node>
<StgValue><ssdm name="v70_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:85  %v70_1_1 = fadd float %v56_1_1_load, %v68_1_1

]]></Node>
<StgValue><ssdm name="v70_1_1"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:89  %v70_1_2 = fadd float %v56_1_2_load, %v68_1_2

]]></Node>
<StgValue><ssdm name="v70_1_2"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:93  %v70_1_3 = fadd float %v56_1_3_load, %v68_1_3

]]></Node>
<StgValue><ssdm name="v70_1_3"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:98  %v70_2 = fadd float %v56_2_0_load, %v68_2

]]></Node>
<StgValue><ssdm name="v70_2"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="6">
<![CDATA[
l_k2:101  %v56_2_1_load = load float* %v56_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_1_load"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:102  %v70_2_1 = fadd float %v56_2_1_load, %v68_2_1

]]></Node>
<StgValue><ssdm name="v70_2_1"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="6">
<![CDATA[
l_k2:105  %v56_2_2_load = load float* %v56_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_2_load"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:106  %v70_2_2 = fadd float %v56_2_2_load, %v68_2_2

]]></Node>
<StgValue><ssdm name="v70_2_2"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
l_k2:109  %v56_2_3_load = load float* %v56_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_2_3_load"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:110  %v70_2_3 = fadd float %v56_2_3_load, %v68_2_3

]]></Node>
<StgValue><ssdm name="v70_2_3"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:113  %v68_3 = fmul float %v54_3_load, %v55_0_load

]]></Node>
<StgValue><ssdm name="v68_3"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
l_k2:114  %v56_3_0_load = load float* %v56_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_0_load"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:117  %v68_3_1 = fmul float %v54_3_load, %v55_1_load

]]></Node>
<StgValue><ssdm name="v68_3_1"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
l_k2:118  %v56_3_1_load = load float* %v56_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_1_load"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:121  %v68_3_2 = fmul float %v54_3_load, %v55_2_load

]]></Node>
<StgValue><ssdm name="v68_3_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
l_k2:122  %v56_3_2_load = load float* %v56_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_2_load"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:125  %v68_3_3 = fmul float %v54_3_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_3_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="300" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:61  %v1 = fadd float %v56_0_0_load, %v

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:62  store float %v1, float* %v56_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:66  %v70_0_1 = fadd float %v56_0_1_load, %v68_0_1

]]></Node>
<StgValue><ssdm name="v70_0_1"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:67  store float %v70_0_1, float* %v56_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:71  %v70_0_2 = fadd float %v56_0_2_load, %v68_0_2

]]></Node>
<StgValue><ssdm name="v70_0_2"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:72  store float %v70_0_2, float* %v56_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:76  %v70_0_3 = fadd float %v56_0_3_load, %v68_0_3

]]></Node>
<StgValue><ssdm name="v70_0_3"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:81  %v70_1 = fadd float %v56_1_0_load, %v68_1

]]></Node>
<StgValue><ssdm name="v70_1"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:85  %v70_1_1 = fadd float %v56_1_1_load, %v68_1_1

]]></Node>
<StgValue><ssdm name="v70_1_1"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:89  %v70_1_2 = fadd float %v56_1_2_load, %v68_1_2

]]></Node>
<StgValue><ssdm name="v70_1_2"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:93  %v70_1_3 = fadd float %v56_1_3_load, %v68_1_3

]]></Node>
<StgValue><ssdm name="v70_1_3"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:98  %v70_2 = fadd float %v56_2_0_load, %v68_2

]]></Node>
<StgValue><ssdm name="v70_2"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:102  %v70_2_1 = fadd float %v56_2_1_load, %v68_2_1

]]></Node>
<StgValue><ssdm name="v70_2_1"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:106  %v70_2_2 = fadd float %v56_2_2_load, %v68_2_2

]]></Node>
<StgValue><ssdm name="v70_2_2"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:110  %v70_2_3 = fadd float %v56_2_3_load, %v68_2_3

]]></Node>
<StgValue><ssdm name="v70_2_3"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
l_k2:114  %v56_3_0_load = load float* %v56_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_0_load"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:115  %v70_3 = fadd float %v56_3_0_load, %v68_3

]]></Node>
<StgValue><ssdm name="v70_3"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
l_k2:118  %v56_3_1_load = load float* %v56_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_1_load"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:119  %v70_3_1 = fadd float %v56_3_1_load, %v68_3_1

]]></Node>
<StgValue><ssdm name="v70_3_1"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
l_k2:122  %v56_3_2_load = load float* %v56_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_2_load"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:123  %v70_3_2 = fadd float %v56_3_2_load, %v68_3_2

]]></Node>
<StgValue><ssdm name="v70_3_2"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:125  %v68_3_3 = fmul float %v54_3_load, %v55_3_load

]]></Node>
<StgValue><ssdm name="v68_3_3"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
l_k2:126  %v56_3_3_load = load float* %v56_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_3_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="323" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:76  %v70_0_3 = fadd float %v56_0_3_load, %v68_0_3

]]></Node>
<StgValue><ssdm name="v70_0_3"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:77  store float %v70_0_3, float* %v56_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:81  %v70_1 = fadd float %v56_1_0_load, %v68_1

]]></Node>
<StgValue><ssdm name="v70_1"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:82  store float %v70_1, float* %v56_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:85  %v70_1_1 = fadd float %v56_1_1_load, %v68_1_1

]]></Node>
<StgValue><ssdm name="v70_1_1"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:86  store float %v70_1_1, float* %v56_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:89  %v70_1_2 = fadd float %v56_1_2_load, %v68_1_2

]]></Node>
<StgValue><ssdm name="v70_1_2"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:93  %v70_1_3 = fadd float %v56_1_3_load, %v68_1_3

]]></Node>
<StgValue><ssdm name="v70_1_3"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:98  %v70_2 = fadd float %v56_2_0_load, %v68_2

]]></Node>
<StgValue><ssdm name="v70_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:102  %v70_2_1 = fadd float %v56_2_1_load, %v68_2_1

]]></Node>
<StgValue><ssdm name="v70_2_1"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:106  %v70_2_2 = fadd float %v56_2_2_load, %v68_2_2

]]></Node>
<StgValue><ssdm name="v70_2_2"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:110  %v70_2_3 = fadd float %v56_2_3_load, %v68_2_3

]]></Node>
<StgValue><ssdm name="v70_2_3"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:115  %v70_3 = fadd float %v56_3_0_load, %v68_3

]]></Node>
<StgValue><ssdm name="v70_3"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:119  %v70_3_1 = fadd float %v56_3_1_load, %v68_3_1

]]></Node>
<StgValue><ssdm name="v70_3_1"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:123  %v70_3_2 = fadd float %v56_3_2_load, %v68_3_2

]]></Node>
<StgValue><ssdm name="v70_3_2"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
l_k2:126  %v56_3_3_load = load float* %v56_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v56_3_3_load"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:127  %v70_3_3 = fadd float %v56_3_3_load, %v68_3_3

]]></Node>
<StgValue><ssdm name="v70_3_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="340" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:89  %v70_1_2 = fadd float %v56_1_2_load, %v68_1_2

]]></Node>
<StgValue><ssdm name="v70_1_2"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:90  store float %v70_1_2, float* %v56_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:93  %v70_1_3 = fadd float %v56_1_3_load, %v68_1_3

]]></Node>
<StgValue><ssdm name="v70_1_3"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:94  store float %v70_1_3, float* %v56_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:98  %v70_2 = fadd float %v56_2_0_load, %v68_2

]]></Node>
<StgValue><ssdm name="v70_2"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:99  store float %v70_2, float* %v56_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:102  %v70_2_1 = fadd float %v56_2_1_load, %v68_2_1

]]></Node>
<StgValue><ssdm name="v70_2_1"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:106  %v70_2_2 = fadd float %v56_2_2_load, %v68_2_2

]]></Node>
<StgValue><ssdm name="v70_2_2"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:110  %v70_2_3 = fadd float %v56_2_3_load, %v68_2_3

]]></Node>
<StgValue><ssdm name="v70_2_3"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:115  %v70_3 = fadd float %v56_3_0_load, %v68_3

]]></Node>
<StgValue><ssdm name="v70_3"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:119  %v70_3_1 = fadd float %v56_3_1_load, %v68_3_1

]]></Node>
<StgValue><ssdm name="v70_3_1"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:123  %v70_3_2 = fadd float %v56_3_2_load, %v68_3_2

]]></Node>
<StgValue><ssdm name="v70_3_2"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:127  %v70_3_3 = fadd float %v56_3_3_load, %v68_3_3

]]></Node>
<StgValue><ssdm name="v70_3_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="353" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:102  %v70_2_1 = fadd float %v56_2_1_load, %v68_2_1

]]></Node>
<StgValue><ssdm name="v70_2_1"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:103  store float %v70_2_1, float* %v56_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:106  %v70_2_2 = fadd float %v56_2_2_load, %v68_2_2

]]></Node>
<StgValue><ssdm name="v70_2_2"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:107  store float %v70_2_2, float* %v56_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:110  %v70_2_3 = fadd float %v56_2_3_load, %v68_2_3

]]></Node>
<StgValue><ssdm name="v70_2_3"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:111  store float %v70_2_3, float* %v56_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:115  %v70_3 = fadd float %v56_3_0_load, %v68_3

]]></Node>
<StgValue><ssdm name="v70_3"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:119  %v70_3_1 = fadd float %v56_3_1_load, %v68_3_1

]]></Node>
<StgValue><ssdm name="v70_3_1"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:123  %v70_3_2 = fadd float %v56_3_2_load, %v68_3_2

]]></Node>
<StgValue><ssdm name="v70_3_2"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:127  %v70_3_3 = fadd float %v56_3_3_load, %v68_3_3

]]></Node>
<StgValue><ssdm name="v70_3_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="363" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:115  %v70_3 = fadd float %v56_3_0_load, %v68_3

]]></Node>
<StgValue><ssdm name="v70_3"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:116  store float %v70_3, float* %v56_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:119  %v70_3_1 = fadd float %v56_3_1_load, %v68_3_1

]]></Node>
<StgValue><ssdm name="v70_3_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:120  store float %v70_3_1, float* %v56_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:123  %v70_3_2 = fadd float %v56_3_2_load, %v68_3_2

]]></Node>
<StgValue><ssdm name="v70_3_2"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:124  store float %v70_3_2, float* %v56_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:127  %v70_3_3 = fadd float %v56_3_3_load, %v68_3_3

]]></Node>
<StgValue><ssdm name="v70_3_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:1  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @l_gemm_i_outer1_l_j_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_k2:2  %empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:15  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer2_l_k2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:39  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_k2:40  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_k2:41  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_k2:127  %v70_3_3 = fadd float %v56_3_3_load, %v68_3_3

]]></Node>
<StgValue><ssdm name="v70_3_3"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
l_k2:128  store float %v70_3_3, float* %v56_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_k2:129  %empty_376 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str22, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
l_k2:133  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
