PPA Report for pl_reg_parity.v (Module: pl_reg_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 9
IO Count: 19
Cell Count: 54

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 383.91 MHz
Reg-to-Reg Critical Path Delay: 2.355 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
