#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Feb 25 20:03:21 2014
# Process ID: 4640
# Log file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/DAC_PWM/vivado.log
# Journal file: Y:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/Nexys4_FPGAboard/DAC_PWM\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {Y:\DAT096-Embedded System Design\Workspace\HandyEQ-HW\Nexys4_FPGAboard\DAC_PWM\DAC_PWM.xpr}
INFO: [Project 1-313] Project file moved from 'Y:/DAT096-Embedded System Design/Workspace/FPGA/DAC_PWM' since last save.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 847.371 ; gain = 36.168
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 20:04:09 2014...
