From: Chris Myers <atacs-bugs@shang.elen.utah.edu>
To: myers@vlsigroup.elen.utah.edu
Subject: Re: VHDL compiler (fwd) (PR#549)
Date: Mon Apr 22 20:28:38 2002


>     signal c0 : std_logic := 0;      --@in
>     signal s1 : std_logic := 1;      --@in
>     signal c1 : std_logic := 0;      --@out
>     signal s0 : std_logic := 1;      --@out
> 
should be '0' and '1'
