--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SignExtend_1bit.twx SignExtend_1bit.ncd -o
SignExtend_1bit.twr SignExtend_1bit.pcf

Design file:              SignExtend_1bit.ncd
Physical constraint file: SignExtend_1bit.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a              |r<0>           |    4.881|
a              |r<1>           |    4.889|
a              |r<2>           |    5.167|
a              |r<3>           |    5.455|
a              |r<4>           |    5.452|
a              |r<5>           |    5.456|
a              |r<6>           |    5.742|
a              |r<7>           |    5.459|
a              |r<8>           |    5.745|
a              |r<9>           |    5.745|
a              |r<10>          |    6.031|
a              |r<11>          |    6.030|
a              |r<12>          |    6.316|
a              |r<13>          |    6.308|
a              |r<14>          |    6.309|
a              |r<15>          |    6.593|
---------------+---------------+---------+


Analysis completed Sun Oct 22 17:08:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



