// Seed: 4200767306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  id_6(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(1 & id_1)
  );
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri   id_3,
    output wand  id_4,
    output wire  id_5,
    input  tri1  id_6
);
  wire id_8 = id_8;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9
  );
endmodule
