// Seed: 2556514606
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4
);
  wire id_6;
  supply0 id_7;
  tri1 id_8;
  tri1 id_9 = 1 - id_2;
  assign id_7 = id_8 - 1;
  wire id_10;
  assign id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output uwire id_5,
    input uwire id_6
);
  wor id_8 = 1'h0;
  module_0(
      id_1, id_0, id_6, id_0, id_4
  );
  wor id_9, id_10;
  assign id_9 = id_2;
  wire id_11;
  id_12(
      .id_0(id_5), .id_1(1), .id_2(), .id_3(id_1 - 1'b0), .id_4(id_9)
  );
endmodule
