--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml host.twx host.ncd -o host.twr host.pcf -ucf mercury.ucf -ucf
baseboard.ucf

Design file:              host.ncd
Physical constraint file: host.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 896 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.538ns.
--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X12Y38.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_11 (FF)
  Destination:          freq4096 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (0.546 - 0.676)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_power_11 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.YQ        Tcko                  0.580   prescale_power<10>
                                                       prescale_power_11
    SLICE_X6Y6.F2        net (fanout=2)        0.981   prescale_power<11>
    SLICE_X6Y6.X         Tilo                  0.692   freq4096_cmp_eq000062
                                                       freq4096_cmp_eq000062
    SLICE_X6Y4.F2        net (fanout=1)        0.351   freq4096_cmp_eq000062
    SLICE_X6Y4.X         Tilo                  0.692   freq4096_not0002_inv
                                                       freq4096_cmp_eq000076
    SLICE_X12Y38.CE      net (fanout=9)        2.801   freq4096_not0002_inv
    SLICE_X12Y38.CLK     Tceck                 0.311   freq4096
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (2.275ns logic, 4.133ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_10 (FF)
  Destination:          freq4096 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (0.546 - 0.676)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_power_10 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.XQ        Tcko                  0.591   prescale_power<10>
                                                       prescale_power_10
    SLICE_X6Y6.F3        net (fanout=2)        0.865   prescale_power<10>
    SLICE_X6Y6.X         Tilo                  0.692   freq4096_cmp_eq000062
                                                       freq4096_cmp_eq000062
    SLICE_X6Y4.F2        net (fanout=1)        0.351   freq4096_cmp_eq000062
    SLICE_X6Y4.X         Tilo                  0.692   freq4096_not0002_inv
                                                       freq4096_cmp_eq000076
    SLICE_X12Y38.CE      net (fanout=9)        2.801   freq4096_not0002_inv
    SLICE_X12Y38.CLK     Tceck                 0.311   freq4096
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      6.303ns (2.286ns logic, 4.017ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_power_2 (FF)
  Destination:          freq4096 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_power_2 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.XQ        Tcko                  0.591   prescale_power<2>
                                                       prescale_power_2
    SLICE_X6Y3.F3        net (fanout=2)        0.865   prescale_power<2>
    SLICE_X6Y3.X         Tilo                  0.692   freq4096_cmp_eq000025
                                                       freq4096_cmp_eq000025
    SLICE_X6Y4.F3        net (fanout=1)        0.327   freq4096_cmp_eq000025
    SLICE_X6Y4.X         Tilo                  0.692   freq4096_not0002_inv
                                                       freq4096_cmp_eq000076
    SLICE_X12Y38.CE      net (fanout=9)        2.801   freq4096_not0002_inv
    SLICE_X12Y38.CLK     Tceck                 0.311   freq4096
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (2.286ns logic, 3.993ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_8 (SLICE_X15Y13.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_7 (FF)
  Destination:          prescale_baud_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_7 to prescale_baud_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.YQ      Tcko                  0.580   prescale_baud<6>
                                                       prescale_baud_7
    SLICE_X14Y12.G1      net (fanout=2)        0.814   prescale_baud<7>
    SLICE_X14Y12.Y       Tilo                  0.707   freq153600_not0002_inv
                                                       freq153600_cmp_eq000012
    SLICE_X14Y12.F3      net (fanout=1)        0.596   freq153600_cmp_eq000012/O
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_8
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (2.846ns logic, 2.651ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_6 (FF)
  Destination:          prescale_baud_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_6 to prescale_baud_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.XQ      Tcko                  0.591   prescale_baud<6>
                                                       prescale_baud_6
    SLICE_X14Y12.G2      net (fanout=2)        0.771   prescale_baud<6>
    SLICE_X14Y12.Y       Tilo                  0.707   freq153600_not0002_inv
                                                       freq153600_cmp_eq000012
    SLICE_X14Y12.F3      net (fanout=1)        0.596   freq153600_cmp_eq000012/O
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_8
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (2.857ns logic, 2.608ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_3 (FF)
  Destination:          prescale_baud_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.011 - 0.019)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_3 to prescale_baud_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.580   prescale_baud<2>
                                                       prescale_baud_3
    SLICE_X14Y10.F2      net (fanout=2)        0.724   prescale_baud<3>
    SLICE_X14Y10.X       Tilo                  0.692   freq153600_cmp_eq000025
                                                       freq153600_cmp_eq000025
    SLICE_X14Y12.F1      net (fanout=1)        0.439   freq153600_cmp_eq000025
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_8
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (2.831ns logic, 2.404ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point prescale_baud_9 (SLICE_X15Y13.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_7 (FF)
  Destination:          prescale_baud_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_7 to prescale_baud_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.YQ      Tcko                  0.580   prescale_baud<6>
                                                       prescale_baud_7
    SLICE_X14Y12.G1      net (fanout=2)        0.814   prescale_baud<7>
    SLICE_X14Y12.Y       Tilo                  0.707   freq153600_not0002_inv
                                                       freq153600_cmp_eq000012
    SLICE_X14Y12.F3      net (fanout=1)        0.596   freq153600_cmp_eq000012/O
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_9
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (2.846ns logic, 2.651ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_6 (FF)
  Destination:          prescale_baud_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_6 to prescale_baud_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.XQ      Tcko                  0.591   prescale_baud<6>
                                                       prescale_baud_6
    SLICE_X14Y12.G2      net (fanout=2)        0.771   prescale_baud<6>
    SLICE_X14Y12.Y       Tilo                  0.707   freq153600_not0002_inv
                                                       freq153600_cmp_eq000012
    SLICE_X14Y12.F3      net (fanout=1)        0.596   freq153600_cmp_eq000012/O
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_9
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (2.857ns logic, 2.608ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescale_baud_3 (FF)
  Destination:          prescale_baud_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.011 - 0.019)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prescale_baud_3 to prescale_baud_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.580   prescale_baud<2>
                                                       prescale_baud_3
    SLICE_X14Y10.F2      net (fanout=2)        0.724   prescale_baud<3>
    SLICE_X14Y10.X       Tilo                  0.692   freq153600_cmp_eq000025
                                                       freq153600_cmp_eq000025
    SLICE_X14Y12.F1      net (fanout=1)        0.439   freq153600_cmp_eq000025
    SLICE_X14Y12.X       Tilo                  0.692   freq153600_not0002_inv
                                                       freq153600_cmp_eq000076
    SLICE_X15Y13.SR      net (fanout=9)        1.241   freq153600_not0002_inv
    SLICE_X15Y13.CLK     Tsrck                 0.867   prescale_baud<8>
                                                       prescale_baud_9
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (2.831ns logic, 2.404ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point freq153600 (SLICE_X20Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freq153600 (FF)
  Destination:          freq153600 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: freq153600 to freq153600
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.YQ      Tcko                  0.541   freq153600
                                                       freq153600
    SLICE_X20Y12.BY      net (fanout=6)        0.394   freq153600
    SLICE_X20Y12.CLK     Tckdi       (-Th)    -0.173   freq153600
                                                       freq153600
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.714ns logic, 0.394ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point freq4096 (SLICE_X12Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               freq4096 (FF)
  Destination:          freq4096 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: freq4096 to freq4096
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.YQ      Tcko                  0.541   freq4096
                                                       freq4096
    SLICE_X12Y38.BY      net (fanout=7)        0.426   freq4096
    SLICE_X12Y38.CLK     Tckdi       (-Th)    -0.173   freq4096
                                                       freq4096
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.714ns logic, 0.426ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point clockgen/q_5 (SLICE_X21Y21.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clockgen/q_5 (FF)
  Destination:          clockgen/q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clockgen/q_5 to clockgen/q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y21.XQ      Tcko                  0.473   clockgen/q<5>
                                                       clockgen/q_5
    SLICE_X21Y21.F4      net (fanout=1)        0.274   clockgen/q<5>
    SLICE_X21Y21.CLK     Tckf        (-Th)    -0.847   clockgen/q<5>
                                                       clockgen/q<5>_rt
                                                       clockgen/Mcount_q_xor<4>
                                                       clockgen/q_5
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (1.320ns logic, 0.274ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X21Y19.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_1/SR
  Location pin: SLICE_X21Y19.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 17.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.482ns (Trpw)
  Physical resource: clockgen/q<1>/SR
  Logical resource: clockgen/q_2/SR
  Location pin: SLICE_X21Y19.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.538|         |         |    3.707|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 896 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   6.538ns{1}   (Maximum frequency: 152.952MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 22 21:39:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



