<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>scugic: xscugic_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">scugic
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xscugic__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xscugic_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga1aea23f3bd1941b93443e441bd1e8e58">XSCUGIC_PEND_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Interrupt ID.  <a href="group__scugic__v4__0.html#ga1aea23f3bd1941b93443e441bd1e8e58"></a><br/></td></tr>
<tr class="separator:ga1aea23f3bd1941b93443e441bd1e8e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3921ef6af4f5fd6a35cb5089ef85a22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a3921ef6af4f5fd6a35cb5089ef85a22a">XSCUGIC_INT_CFG_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga8c3e4a0e11aeeb05a7425826893a48b5">XSCUGIC_INT_CFG_OFFSET</a> + (((InterruptID)/16U) * 4U))</td></tr>
<tr class="memdesc:a3921ef6af4f5fd6a35cb5089ef85a22a"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; CPU ID  <a href="#a3921ef6af4f5fd6a35cb5089ef85a22a"></a><br/></td></tr>
<tr class="separator:a3921ef6af4f5fd6a35cb5089ef85a22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f397349cab91733882c9d388498d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#af5f397349cab91733882c9d388498d5b">XSCUGIC_PRIORITY_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga4e103b71357ac53c890d8aebd3b80997">XSCUGIC_PRIORITY_OFFSET</a> + (((InterruptID)/4U) * 4U))</td></tr>
<tr class="memdesc:af5f397349cab91733882c9d388498d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Interrupt Priority Register offset for an interrupt id.  <a href="#af5f397349cab91733882c9d388498d5b"></a><br/></td></tr>
<tr class="separator:af5f397349cab91733882c9d388498d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ccffbaf26e88803874e3fd9592bc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a68ccffbaf26e88803874e3fd9592bc80">XSCUGIC_IROUTER_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)XSCUGIC_IROUTER_BASE_OFFSET + (InterruptID * 8))</td></tr>
<tr class="memdesc:a68ccffbaf26e88803874e3fd9592bc80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Interrupt Routing Register offset for an interrupt id.  <a href="#a68ccffbaf26e88803874e3fd9592bc80"></a><br/></td></tr>
<tr class="separator:a68ccffbaf26e88803874e3fd9592bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cf2e3acd2e8cf537c415276efa3a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#aa2cf2e3acd2e8cf537c415276efa3a97">XSCUGIC_SPI_TARGET_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga0ff09d2f6f8b9b89f847f756ee0ed408">XSCUGIC_SPI_TARGET_OFFSET</a> + (((InterruptID)/4U) * 4U))</td></tr>
<tr class="memdesc:aa2cf2e3acd2e8cf537c415276efa3a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the SPI Target Register offset for an interrupt id.  <a href="#aa2cf2e3acd2e8cf537c415276efa3a97"></a><br/></td></tr>
<tr class="separator:aa2cf2e3acd2e8cf537c415276efa3a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0bd7cf9402e0fae93afefa3c6dae90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a0e0bd7cf9402e0fae93afefa3c6dae90">XSCUGIC_SECURITY_TARGET_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#gaf8413fc164b51c233c05c6e48fdc0bf5">XSCUGIC_SECURITY_OFFSET</a> + (((InterruptID)/32U)*4U))</td></tr>
<tr class="memdesc:a0e0bd7cf9402e0fae93afefa3c6dae90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the SPI Target Register offset for an interrupt id.  <a href="#a0e0bd7cf9402e0fae93afefa3c6dae90"></a><br/></td></tr>
<tr class="separator:a0e0bd7cf9402e0fae93afefa3c6dae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53759eec986eab489c00e26a566d2b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a53759eec986eab489c00e26a566d2b00">XSCUGIC_RDIST_INT_CONFIG_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)XSCUGIC_RDIST_INT_CONFIG_OFFSET + ((InterruptID /16)*4))</td></tr>
<tr class="memdesc:a53759eec986eab489c00e26a566d2b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Re-distributor Interrupt configuration register offset.  <a href="#a53759eec986eab489c00e26a566d2b00"></a><br/></td></tr>
<tr class="separator:a53759eec986eab489c00e26a566d2b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93135e195fabc65c81e26163c8aabcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a93135e195fabc65c81e26163c8aabcdb">XSCUGIC_RDIST_INT_PRIORITY_OFFSET_CALC</a>(InterruptID)&#160;&#160;&#160;((u32)XSCUGIC_RDIST_IPRIORITYR_OFFSET + (InterruptID * 4))</td></tr>
<tr class="memdesc:a93135e195fabc65c81e26163c8aabcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Re-distributor Interrupt Priority register offset.  <a href="#a93135e195fabc65c81e26163c8aabcdb"></a><br/></td></tr>
<tr class="separator:a93135e195fabc65c81e26163c8aabcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b4c6eb0a94fe5e17b6ce5ddc021f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a37b4c6eb0a94fe5e17b6ce5ddc021f5b">XSCUGIC_EN_DIS_OFFSET_CALC</a>(Register, InterruptID)&#160;&#160;&#160;((Register) + (((InterruptID)/32U) * 4U))</td></tr>
<tr class="memdesc:a37b4c6eb0a94fe5e17b6ce5ddc021f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Interrupt Clear-Enable Register offset for an interrupt ID.  <a href="#a37b4c6eb0a94fe5e17b6ce5ddc021f5b"></a><br/></td></tr>
<tr class="separator:a37b4c6eb0a94fe5e17b6ce5ddc021f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5fb346faf5dff7820e4ce87c86f8eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca">XScuGic_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td></tr>
<tr class="memdesc:af5fb346faf5dff7820e4ce87c86f8eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given Intc register.  <a href="#af5fb346faf5dff7820e4ce87c86f8eca"></a><br/></td></tr>
<tr class="separator:af5fb346faf5dff7820e4ce87c86f8eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c0f85e48858531c313ce22cbfd2dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa">XScuGic_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;(Xil_Out32(((BaseAddress) + (RegOffset)), ((u32)(Data))))</td></tr>
<tr class="memdesc:a01c0f85e48858531c313ce22cbfd2dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given Intc register.  <a href="#a01c0f85e48858531c313ce22cbfd2dfa"></a><br/></td></tr>
<tr class="separator:a01c0f85e48858531c313ce22cbfd2dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aff587a8fa5cd71c0714f45b5fb0d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a4aff587a8fa5cd71c0714f45b5fb0d46">XScuGic_EnableIntr</a>(DistBaseAddress, Int_Id)</td></tr>
<tr class="memdesc:a4aff587a8fa5cd71c0714f45b5fb0d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable specific interrupt(s) in the interrupt controller.  <a href="#a4aff587a8fa5cd71c0714f45b5fb0d46"></a><br/></td></tr>
<tr class="separator:a4aff587a8fa5cd71c0714f45b5fb0d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ed1a0a82b2c7418461f4d261ecb110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscugic__hw_8h.html#a04ed1a0a82b2c7418461f4d261ecb110">XScuGic_DisableIntr</a>(DistBaseAddress, Int_Id)</td></tr>
<tr class="memdesc:a04ed1a0a82b2c7418461f4d261ecb110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable specific interrupt(s) in the interrupt controller.  <a href="#a04ed1a0a82b2c7418461f4d261ecb110"></a><br/></td></tr>
<tr class="separator:a04ed1a0a82b2c7418461f4d261ecb110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Distributor Interface Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Define the offsets from the base address for all Distributor registers of the interrupt controller, some registers may be reserved in the hardware device. </p>
</div></td></tr>
<tr class="memitem:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga94cd5e2c3a1ab5b6c282d76bead5d616">XSCUGIC_DIST_EN_OFFSET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Distributor Enable Register.  <a href="group__scugic__v4__0.html#ga94cd5e2c3a1ab5b6c282d76bead5d616"></a><br/></td></tr>
<tr class="separator:ga94cd5e2c3a1ab5b6c282d76bead5d616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f182c20ecfcc115bca1ac7aae08889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga80f182c20ecfcc115bca1ac7aae08889">XSCUGIC_IC_TYPE_OFFSET</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga80f182c20ecfcc115bca1ac7aae08889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Controller Type Register.  <a href="group__scugic__v4__0.html#ga80f182c20ecfcc115bca1ac7aae08889"></a><br/></td></tr>
<tr class="separator:ga80f182c20ecfcc115bca1ac7aae08889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73afc08cc167202d5aac6661ae6a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaff73afc08cc167202d5aac6661ae6a1e">XSCUGIC_DIST_IDENT_OFFSET</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaff73afc08cc167202d5aac6661ae6a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementor ID Register.  <a href="group__scugic__v4__0.html#gaff73afc08cc167202d5aac6661ae6a1e"></a><br/></td></tr>
<tr class="separator:gaff73afc08cc167202d5aac6661ae6a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf8413fc164b51c233c05c6e48fdc0bf5">XSCUGIC_SECURITY_OFFSET</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Security Register.  <a href="group__scugic__v4__0.html#gaf8413fc164b51c233c05c6e48fdc0bf5"></a><br/></td></tr>
<tr class="separator:gaf8413fc164b51c233c05c6e48fdc0bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga7e39be0cb9e08f4c9231f76e685a76cc">XSCUGIC_ENABLE_SET_OFFSET</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Set Register.  <a href="group__scugic__v4__0.html#ga7e39be0cb9e08f4c9231f76e685a76cc"></a><br/></td></tr>
<tr class="separator:ga7e39be0cb9e08f4c9231f76e685a76cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga7a61a9bf8e0b229925a5ddbf763b414b">XSCUGIC_DISABLE_OFFSET</a>&#160;&#160;&#160;0x00000180U</td></tr>
<tr class="memdesc:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clear Register.  <a href="group__scugic__v4__0.html#ga7a61a9bf8e0b229925a5ddbf763b414b"></a><br/></td></tr>
<tr class="separator:ga7a61a9bf8e0b229925a5ddbf763b414b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gadf9985097ea7d040ad1eb0d1c45ade3f">XSCUGIC_PENDING_SET_OFFSET</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Set Register.  <a href="group__scugic__v4__0.html#gadf9985097ea7d040ad1eb0d1c45ade3f"></a><br/></td></tr>
<tr class="separator:gadf9985097ea7d040ad1eb0d1c45ade3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga3bd893d8bffa293ebf525ff6fc580f82">XSCUGIC_PENDING_CLR_OFFSET</a>&#160;&#160;&#160;0x00000280U</td></tr>
<tr class="memdesc:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pending Clear Register.  <a href="group__scugic__v4__0.html#ga3bd893d8bffa293ebf525ff6fc580f82"></a><br/></td></tr>
<tr class="separator:ga3bd893d8bffa293ebf525ff6fc580f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522b8af56f229548a2360bdbedd7a6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga522b8af56f229548a2360bdbedd7a6f3">XSCUGIC_ACTIVE_OFFSET</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="memdesc:ga522b8af56f229548a2360bdbedd7a6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Status Register.  <a href="group__scugic__v4__0.html#ga522b8af56f229548a2360bdbedd7a6f3"></a><br/></td></tr>
<tr class="separator:ga522b8af56f229548a2360bdbedd7a6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e103b71357ac53c890d8aebd3b80997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga4e103b71357ac53c890d8aebd3b80997">XSCUGIC_PRIORITY_OFFSET</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:ga4e103b71357ac53c890d8aebd3b80997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority Level Register.  <a href="group__scugic__v4__0.html#ga4e103b71357ac53c890d8aebd3b80997"></a><br/></td></tr>
<tr class="separator:ga4e103b71357ac53c890d8aebd3b80997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga0ff09d2f6f8b9b89f847f756ee0ed408">XSCUGIC_SPI_TARGET_OFFSET</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Target Register 0x800-0x8FB.  <a href="group__scugic__v4__0.html#ga0ff09d2f6f8b9b89f847f756ee0ed408"></a><br/></td></tr>
<tr class="separator:ga0ff09d2f6f8b9b89f847f756ee0ed408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8c3e4a0e11aeeb05a7425826893a48b5">XSCUGIC_INT_CFG_OFFSET</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Configuration Register 0xC00-0xCFC.  <a href="group__scugic__v4__0.html#ga8c3e4a0e11aeeb05a7425826893a48b5"></a><br/></td></tr>
<tr class="separator:ga8c3e4a0e11aeeb05a7425826893a48b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0239e9c600cc249f62309ca6ea7904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5b0239e9c600cc249f62309ca6ea7904">XSCUGIC_PPI_STAT_OFFSET</a>&#160;&#160;&#160;0x00000D00U</td></tr>
<tr class="memdesc:ga5b0239e9c600cc249f62309ca6ea7904"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status Register.  <a href="group__scugic__v4__0.html#ga5b0239e9c600cc249f62309ca6ea7904"></a><br/></td></tr>
<tr class="separator:ga5b0239e9c600cc249f62309ca6ea7904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809581b2c56e40481e49ba23535c4d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga809581b2c56e40481e49ba23535c4d52">XSCUGIC_SPI_STAT_OFFSET</a>&#160;&#160;&#160;0x00000D04U</td></tr>
<tr class="memdesc:ga809581b2c56e40481e49ba23535c4d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register 0xd04-0xd7C.  <a href="group__scugic__v4__0.html#ga809581b2c56e40481e49ba23535c4d52"></a><br/></td></tr>
<tr class="separator:ga809581b2c56e40481e49ba23535c4d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga0d4a040ef70e7a3c49d3175dbb1eb381">XSCUGIC_AHB_CONFIG_OFFSET</a>&#160;&#160;&#160;0x00000D80U</td></tr>
<tr class="memdesc:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB Configuration Register.  <a href="group__scugic__v4__0.html#ga0d4a040ef70e7a3c49d3175dbb1eb381"></a><br/></td></tr>
<tr class="separator:ga0d4a040ef70e7a3c49d3175dbb1eb381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5152b8067164fc0208df744dd20edea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5152b8067164fc0208df744dd20edea4">XSCUGIC_SFI_TRIG_OFFSET</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga5152b8067164fc0208df744dd20edea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Triggered Interrupt Register.  <a href="group__scugic__v4__0.html#ga5152b8067164fc0208df744dd20edea4"></a><br/></td></tr>
<tr class="separator:ga5152b8067164fc0208df744dd20edea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa933fc8e5812dcef2571db933c761d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa933fc8e5812dcef2571db933c761d10">XSCUGIC_PERPHID_OFFSET</a>&#160;&#160;&#160;0x00000FD0U</td></tr>
<tr class="memdesc:gaa933fc8e5812dcef2571db933c761d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral ID Reg.  <a href="group__scugic__v4__0.html#gaa933fc8e5812dcef2571db933c761d10"></a><br/></td></tr>
<tr class="separator:gaa933fc8e5812dcef2571db933c761d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga41becddbff3dcc589f4c9d70d0177ff6">XSCUGIC_PCELLID_OFFSET</a>&#160;&#160;&#160;0x00000FF0U</td></tr>
<tr class="memdesc:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pcell ID Register.  <a href="group__scugic__v4__0.html#ga41becddbff3dcc589f4c9d70d0177ff6"></a><br/></td></tr>
<tr class="separator:ga41becddbff3dcc589f4c9d70d0177ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Distributor Enable Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Controls if the distributor response to external interrupt inputs. </p>
</div></td></tr>
<tr class="memitem:gabd696b30c6257dea212cb9925ba73796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gabd696b30c6257dea212cb9925ba73796">XSCUGIC_EN_INT_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabd696b30c6257dea212cb9925ba73796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt In Enable.  <a href="group__scugic__v4__0.html#gabd696b30c6257dea212cb9925ba73796"></a><br/></td></tr>
<tr class="separator:gabd696b30c6257dea212cb9925ba73796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Controller Type Register</div></td></tr>
<tr class="memitem:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga63c9b51176e1db04adbbfa91b517d9a1">XSCUGIC_LSPI_MASK</a>&#160;&#160;&#160;0x0000F800U</td></tr>
<tr class="memdesc:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Lockable Shared Peripheral Interrupts.  <a href="group__scugic__v4__0.html#ga63c9b51176e1db04adbbfa91b517d9a1"></a><br/></td></tr>
<tr class="separator:ga63c9b51176e1db04adbbfa91b517d9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaad0bd2ae20c2b47d8c7aaea2a78f5199">XSCUGIC_DOMAIN_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number os Security domains.  <a href="group__scugic__v4__0.html#gaad0bd2ae20c2b47d8c7aaea2a78f5199"></a><br/></td></tr>
<tr class="separator:gaad0bd2ae20c2b47d8c7aaea2a78f5199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21918105af9b486b28a8581c2caac127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga21918105af9b486b28a8581c2caac127">XSCUGIC_CPU_NUM_MASK</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="memdesc:ga21918105af9b486b28a8581c2caac127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CPU Interfaces.  <a href="group__scugic__v4__0.html#ga21918105af9b486b28a8581c2caac127"></a><br/></td></tr>
<tr class="separator:ga21918105af9b486b28a8581c2caac127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e47c517a580a243cde47a69d1fe6d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5e47c517a580a243cde47a69d1fe6d50">XSCUGIC_NUM_INT_MASK</a>&#160;&#160;&#160;0x0000001FU</td></tr>
<tr class="memdesc:ga5e47c517a580a243cde47a69d1fe6d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Interrupt IDs.  <a href="group__scugic__v4__0.html#ga5e47c517a580a243cde47a69d1fe6d50"></a><br/></td></tr>
<tr class="separator:ga5e47c517a580a243cde47a69d1fe6d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Implementor ID Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Implementor and revision information. </p>
</div></td></tr>
<tr class="memitem:ga0e4e42f499ef03373095daf342ffa988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga0e4e42f499ef03373095daf342ffa988">XSCUGIC_REV_MASK</a>&#160;&#160;&#160;0x00FFF000U</td></tr>
<tr class="memdesc:ga0e4e42f499ef03373095daf342ffa988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Revision Number.  <a href="group__scugic__v4__0.html#ga0e4e42f499ef03373095daf342ffa988"></a><br/></td></tr>
<tr class="separator:ga0e4e42f499ef03373095daf342ffa988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab972b346f99c89c1913e6e49edc6fb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab972b346f99c89c1913e6e49edc6fb0d">XSCUGIC_IMPL_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gab972b346f99c89c1913e6e49edc6fb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementor.  <a href="group__scugic__v4__0.html#gab972b346f99c89c1913e6e49edc6fb0d"></a><br/></td></tr>
<tr class="separator:gab972b346f99c89c1913e6e49edc6fb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Security Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit controls the security level of an interrupt, either secure or non secure.</p>
<p>These registers can only be accessed using secure read and write. There are registers for each of the CPU interfaces at offset 0x080. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x084. </p>
</div></td></tr>
<tr class="memitem:gadd615bcd7723580422f99170f7beff31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gadd615bcd7723580422f99170f7beff31">XSCUGIC_INT_NS_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gadd615bcd7723580422f99170f7beff31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#gadd615bcd7723580422f99170f7beff31"></a><br/></td></tr>
<tr class="separator:gadd615bcd7723580422f99170f7beff31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Enable Set Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit controls the enabling of an interrupt, a 0 is disabled, a 1 is enabled.</p>
<p>Writing a 0 has no effect. Use the ENABLE_CLR register to set a bit to 0. There are registers for each of the CPU interfaces at offset 0x100. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x104. </p>
</div></td></tr>
<tr class="memitem:ga235b4d8d83653aae756d0377f6d42793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga235b4d8d83653aae756d0377f6d42793">XSCUGIC_INT_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga235b4d8d83653aae756d0377f6d42793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#ga235b4d8d83653aae756d0377f6d42793"></a><br/></td></tr>
<tr class="separator:ga235b4d8d83653aae756d0377f6d42793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Enable Clear Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit controls the disabling of an interrupt, a 0 is disabled, a 1 is enabled.</p>
<p>Writing a 0 has no effect. Writing a 1 disables an interrupt and sets the corresponding bit to 0. There are registers for each of the CPU interfaces at offset 0x180. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x184. </p>
</div></td></tr>
<tr class="memitem:ga53b866f6da52f01e4e230217b92203e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga53b866f6da52f01e4e230217b92203e1">XSCUGIC_INT_CLR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga53b866f6da52f01e4e230217b92203e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#ga53b866f6da52f01e4e230217b92203e1"></a><br/></td></tr>
<tr class="separator:ga53b866f6da52f01e4e230217b92203e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Pending Set Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit controls the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending.</p>
<p>Writing a 0 has no effect. Writing a 1 sets an interrupt to the pending state. There are registers for each of the CPU interfaces at offset 0x200. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x204. </p>
</div></td></tr>
<tr class="memitem:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf9f9e786eda7eaa92e2a2661b6ff194c">XSCUGIC_PEND_SET_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#gaf9f9e786eda7eaa92e2a2661b6ff194c"></a><br/></td></tr>
<tr class="separator:gaf9f9e786eda7eaa92e2a2661b6ff194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Pending Clear Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit can clear the Pending or Active and Pending state of an interrupt, a 0 is not pending, a 1 is pending.</p>
<p>Writing a 0 has no effect. Writing a 1 clears the pending state of an interrupt. There are registers for each of the CPU interfaces at offset 0x280. With up to 8 registers aliased to the same address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x284. </p>
</div></td></tr>
<tr class="memitem:gac000c78a5731608de6ea4951fff8b7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gac000c78a5731608de6ea4951fff8b7a5">XSCUGIC_PEND_CLR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gac000c78a5731608de6ea4951fff8b7a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#gac000c78a5731608de6ea4951fff8b7a5"></a><br/></td></tr>
<tr class="separator:gac000c78a5731608de6ea4951fff8b7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Active Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each bit provides the Active status of an interrupt, a 0 is not Active, a 1 is Active.</p>
<p>This is a read only register. There are registers for each of the CPU interfaces at offset 0x300. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 32 of these registers staring at location 0x380. </p>
</div></td></tr>
<tr class="memitem:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8ffa809cf8e6e237833431b9e28e74b6">XSCUGIC_ACTIVE_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#ga8ffa809cf8e6e237833431b9e28e74b6"></a><br/></td></tr>
<tr class="separator:ga8ffa809cf8e6e237833431b9e28e74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Priority Level Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each byte in a Priority Level Register sets the priority level of an interrupt.</p>
<p>Reading the register provides the priority level of an interrupt. There are registers for each of the CPU interfaces at offset 0x400 through 0x41C. With up to 8 registers aliased to each address. 0 is highest priority, 0xFF is lowest. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x420. </p>
</div></td></tr>
<tr class="memitem:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf56426a8af8b676cb9184cf2196b6bf4">XSCUGIC_PRIORITY_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each Byte corresponds to an INT_ID.  <a href="group__scugic__v4__0.html#gaf56426a8af8b676cb9184cf2196b6bf4"></a><br/></td></tr>
<tr class="separator:gaf56426a8af8b676cb9184cf2196b6bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5c2deb04ec9dad4c61b564f53b246ec0">XSCUGIC_PRIORITY_MAX</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest value of a priority actually the lowest priority.  <a href="group__scugic__v4__0.html#ga5c2deb04ec9dad4c61b564f53b246ec0"></a><br/></td></tr>
<tr class="separator:ga5c2deb04ec9dad4c61b564f53b246ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Target Register 0x800-0x8FB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Each byte references a separate SPI and programs which of the up to 8 CPU interfaces are sent a Pending interrupt.</p>
<p>There are registers for each of the CPU interfaces at offset 0x800 through 0x81C. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0x820.</p>
<p>This driver does not support multiple CPU interfaces. These are included for complete documentation. </p>
</div></td></tr>
<tr class="memitem:gade96daa17197385ab3071b1f46591d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gade96daa17197385ab3071b1f46591d93">XSCUGIC_SPI_CPU7_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gade96daa17197385ab3071b1f46591d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 7 Mask.  <a href="group__scugic__v4__0.html#gade96daa17197385ab3071b1f46591d93"></a><br/></td></tr>
<tr class="separator:gade96daa17197385ab3071b1f46591d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga95ff6c51df6995c41ec8c8a4c2104cbd">XSCUGIC_SPI_CPU6_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 6 Mask.  <a href="group__scugic__v4__0.html#ga95ff6c51df6995c41ec8c8a4c2104cbd"></a><br/></td></tr>
<tr class="separator:ga95ff6c51df6995c41ec8c8a4c2104cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae004cb0d1b4d0f54646a1576c1054c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gae004cb0d1b4d0f54646a1576c1054c43">XSCUGIC_SPI_CPU5_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gae004cb0d1b4d0f54646a1576c1054c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 5 Mask.  <a href="group__scugic__v4__0.html#gae004cb0d1b4d0f54646a1576c1054c43"></a><br/></td></tr>
<tr class="separator:gae004cb0d1b4d0f54646a1576c1054c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc98206cf989c81b171719c0f590676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8fc98206cf989c81b171719c0f590676">XSCUGIC_SPI_CPU4_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga8fc98206cf989c81b171719c0f590676"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 4 Mask.  <a href="group__scugic__v4__0.html#ga8fc98206cf989c81b171719c0f590676"></a><br/></td></tr>
<tr class="separator:ga8fc98206cf989c81b171719c0f590676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32beb32b38ed8d081dab55658db505b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa32beb32b38ed8d081dab55658db505b">XSCUGIC_SPI_CPU3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaa32beb32b38ed8d081dab55658db505b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 3 Mask.  <a href="group__scugic__v4__0.html#gaa32beb32b38ed8d081dab55658db505b"></a><br/></td></tr>
<tr class="separator:gaa32beb32b38ed8d081dab55658db505b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8602b97c00f48225e1d7cc8d7ed5a7bb">XSCUGIC_SPI_CPU2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 2 Mask.  <a href="group__scugic__v4__0.html#ga8602b97c00f48225e1d7cc8d7ed5a7bb"></a><br/></td></tr>
<tr class="separator:ga8602b97c00f48225e1d7cc8d7ed5a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acd0af7b918d410b4c95853f7b8c959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5acd0af7b918d410b4c95853f7b8c959">XSCUGIC_SPI_CPU1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga5acd0af7b918d410b4c95853f7b8c959"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 1 Mask.  <a href="group__scugic__v4__0.html#ga5acd0af7b918d410b4c95853f7b8c959"></a><br/></td></tr>
<tr class="separator:ga5acd0af7b918d410b4c95853f7b8c959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6958ba672ad449aa981f7fae9412455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf6958ba672ad449aa981f7fae9412455">XSCUGIC_SPI_CPU0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf6958ba672ad449aa981f7fae9412455"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU 0 Mask.  <a href="group__scugic__v4__0.html#gaf6958ba672ad449aa981f7fae9412455"></a><br/></td></tr>
<tr class="separator:gaf6958ba672ad449aa981f7fae9412455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Configuration Register 0xC00-0xCFC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The interrupt configuration registers program an SFI to be active HIGH level sensitive or rising edge sensitive.</p>
<p>Each bit pair describes the configuration for an INT_ID. SFI Read Only b10 always PPI Read Only depending on how the PPIs are configured. b01 Active HIGH level sensitive b11 Rising edge sensitive SPI LSB is read only. b01 Active HIGH level sensitive b11 Rising edge sensitive/ There are registers for each of the CPU interfaces at offset 0xC00 through 0xC04. With up to 8 registers aliased to each address. A register set for the SPI interrupts is available to all CPU interfaces. There are up to 255 of these registers staring at location 0xC08. </p>
</div></td></tr>
<tr class="memitem:ga2be546274013a123da9a0a8f21acfbc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be546274013a123da9a0a8f21acfbc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_INT_CFG_MASK</b>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="separator:ga2be546274013a123da9a0a8f21acfbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PPI Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Enables an external AMBA master to access the status of the PPI inputs.</p>
<p>A CPU can only read the status of its local PPI signals and cannot read the status for other CPUs. This register is aliased for each CPU interface. </p>
</div></td></tr>
<tr class="memitem:ga7fb6f58522fbce60a5d8e51ade739208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga7fb6f58522fbce60a5d8e51ade739208">XSCUGIC_PPI_C15_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga7fb6f58522fbce60a5d8e51ade739208"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga7fb6f58522fbce60a5d8e51ade739208"></a><br/></td></tr>
<tr class="separator:ga7fb6f58522fbce60a5d8e51ade739208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6797b4c956ee74df8c35314ce817cc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga6797b4c956ee74df8c35314ce817cc32">XSCUGIC_PPI_C14_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga6797b4c956ee74df8c35314ce817cc32"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga6797b4c956ee74df8c35314ce817cc32"></a><br/></td></tr>
<tr class="separator:ga6797b4c956ee74df8c35314ce817cc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gacc7fa22af93b8377b1f757d83a1a47a4">XSCUGIC_PPI_C13_MASK</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="memdesc:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gacc7fa22af93b8377b1f757d83a1a47a4"></a><br/></td></tr>
<tr class="separator:gacc7fa22af93b8377b1f757d83a1a47a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6aceee4c3c462bc1a9f95495d17181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gabd6aceee4c3c462bc1a9f95495d17181">XSCUGIC_PPI_C12_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gabd6aceee4c3c462bc1a9f95495d17181"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gabd6aceee4c3c462bc1a9f95495d17181"></a><br/></td></tr>
<tr class="separator:gabd6aceee4c3c462bc1a9f95495d17181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8318aad85340f5318de41b98da04100c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8318aad85340f5318de41b98da04100c">XSCUGIC_PPI_C11_MASK</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:ga8318aad85340f5318de41b98da04100c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga8318aad85340f5318de41b98da04100c"></a><br/></td></tr>
<tr class="separator:ga8318aad85340f5318de41b98da04100c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga7a0c40850819f2d48d9ccaa274cd4881">XSCUGIC_PPI_C10_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga7a0c40850819f2d48d9ccaa274cd4881"></a><br/></td></tr>
<tr class="separator:ga7a0c40850819f2d48d9ccaa274cd4881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5a79ff73cc31e2233f58a682a9421c5d">XSCUGIC_PPI_C09_MASK</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga5a79ff73cc31e2233f58a682a9421c5d"></a><br/></td></tr>
<tr class="separator:ga5a79ff73cc31e2233f58a682a9421c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cf40b1bb6de7edfe1034883780eb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga98cf40b1bb6de7edfe1034883780eb51">XSCUGIC_PPI_C08_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga98cf40b1bb6de7edfe1034883780eb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga98cf40b1bb6de7edfe1034883780eb51"></a><br/></td></tr>
<tr class="separator:ga98cf40b1bb6de7edfe1034883780eb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9103c688cb9f66402d43acdce1ec2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gac9103c688cb9f66402d43acdce1ec2d4">XSCUGIC_PPI_C07_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gac9103c688cb9f66402d43acdce1ec2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gac9103c688cb9f66402d43acdce1ec2d4"></a><br/></td></tr>
<tr class="separator:gac9103c688cb9f66402d43acdce1ec2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4746833af92bb2cd60f47c5aef3c412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab4746833af92bb2cd60f47c5aef3c412">XSCUGIC_PPI_C06_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gab4746833af92bb2cd60f47c5aef3c412"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gab4746833af92bb2cd60f47c5aef3c412"></a><br/></td></tr>
<tr class="separator:gab4746833af92bb2cd60f47c5aef3c412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc4c3db586fa77620204fc196c79196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaddc4c3db586fa77620204fc196c79196">XSCUGIC_PPI_C05_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaddc4c3db586fa77620204fc196c79196"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gaddc4c3db586fa77620204fc196c79196"></a><br/></td></tr>
<tr class="separator:gaddc4c3db586fa77620204fc196c79196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb35a04b39200dc2531978c5b819a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gafb35a04b39200dc2531978c5b819a05f">XSCUGIC_PPI_C04_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafb35a04b39200dc2531978c5b819a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gafb35a04b39200dc2531978c5b819a05f"></a><br/></td></tr>
<tr class="separator:gafb35a04b39200dc2531978c5b819a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1227f27b3f3566c377741ed4500864eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga1227f27b3f3566c377741ed4500864eb">XSCUGIC_PPI_C03_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga1227f27b3f3566c377741ed4500864eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga1227f27b3f3566c377741ed4500864eb"></a><br/></td></tr>
<tr class="separator:ga1227f27b3f3566c377741ed4500864eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841e2da3b34252affcbe1ae420dee5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga841e2da3b34252affcbe1ae420dee5cd">XSCUGIC_PPI_C02_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga841e2da3b34252affcbe1ae420dee5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#ga841e2da3b34252affcbe1ae420dee5cd"></a><br/></td></tr>
<tr class="separator:ga841e2da3b34252affcbe1ae420dee5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6af05ff49c40b1f95ddef70720c661d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa6af05ff49c40b1f95ddef70720c661d">XSCUGIC_PPI_C01_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa6af05ff49c40b1f95ddef70720c661d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gaa6af05ff49c40b1f95ddef70720c661d"></a><br/></td></tr>
<tr class="separator:gaa6af05ff49c40b1f95ddef70720c661d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab0d1549e1fdc4ee0efda5b9a7d19f1c9">XSCUGIC_PPI_C00_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPI Status.  <a href="group__scugic__v4__0.html#gab0d1549e1fdc4ee0efda5b9a7d19f1c9"></a><br/></td></tr>
<tr class="separator:gab0d1549e1fdc4ee0efda5b9a7d19f1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI Status Register 0xd04-0xd7C</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Enables an external AMBA master to access the status of the SPI inputs.</p>
<p>There are up to 63 registers if the maximum number of SPI inputs are configured. </p>
</div></td></tr>
<tr class="memitem:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga06ee88cda2455e25cd6c1d5b4d7eb7b3">XSCUGIC_SPI_N_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each bit corresponds to an SPI input.  <a href="group__scugic__v4__0.html#ga06ee88cda2455e25cd6c1d5b4d7eb7b3"></a><br/></td></tr>
<tr class="separator:ga06ee88cda2455e25cd6c1d5b4d7eb7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB Configuration Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Provides the status of the CFGBIGEND input signal and allows the endianess of the GIC to be set. </p>
</div></td></tr>
<tr class="memitem:ga3b4028834925dd0ed1a6175492d8ae89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga3b4028834925dd0ed1a6175492d8ae89">XSCUGIC_AHB_END_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga3b4028834925dd0ed1a6175492d8ae89"><td class="mdescLeft">&#160;</td><td class="mdescRight">0-GIC uses little Endian, 1-GIC uses Big Endian  <a href="group__scugic__v4__0.html#ga3b4028834925dd0ed1a6175492d8ae89"></a><br/></td></tr>
<tr class="separator:ga3b4028834925dd0ed1a6175492d8ae89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d9d58262a639eb2a8858e2856b277d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa9d9d58262a639eb2a8858e2856b277d">XSCUGIC_AHB_ENDOVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa9d9d58262a639eb2a8858e2856b277d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0-Uses CFGBIGEND control, 1-use the AHB_END bit  <a href="group__scugic__v4__0.html#gaa9d9d58262a639eb2a8858e2856b277d"></a><br/></td></tr>
<tr class="separator:gaa9d9d58262a639eb2a8858e2856b277d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga786c66ef9c8619b0a36ae25e85ea58e5">XSCUGIC_AHB_TIE_OFF_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">State of CFGBIGEND.  <a href="group__scugic__v4__0.html#ga786c66ef9c8619b0a36ae25e85ea58e5"></a><br/></td></tr>
<tr class="separator:ga786c66ef9c8619b0a36ae25e85ea58e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Software Triggered Interrupt Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Controls issueing of software interrupts. </p>
</div></td></tr>
<tr class="memitem:gabf33f61e175ef268411963ed72bc3ba3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf33f61e175ef268411963ed72bc3ba3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XSCUGIC_SFI_SELFTRIG_MASK</b>&#160;&#160;&#160;0x02010000U</td></tr>
<tr class="separator:gabf33f61e175ef268411963ed72bc3ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d7eef981cdc87055eb0df1d147a822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga57d7eef981cdc87055eb0df1d147a822">XSCUGIC_SFI_TRIG_TRGFILT_MASK</a>&#160;&#160;&#160;0x03000000U</td></tr>
<tr class="memdesc:ga57d7eef981cdc87055eb0df1d147a822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target List filter b00-Use the target List b01-All CPUs except requester b10-To Requester b11-reserved.  <a href="group__scugic__v4__0.html#ga57d7eef981cdc87055eb0df1d147a822"></a><br/></td></tr>
<tr class="separator:ga57d7eef981cdc87055eb0df1d147a822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68476cc3813858c0c809ebfb4e28c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab68476cc3813858c0c809ebfb4e28c74">XSCUGIC_SFI_TRIG_CPU_MASK</a>&#160;&#160;&#160;0x00FF0000U</td></tr>
<tr class="memdesc:gab68476cc3813858c0c809ebfb4e28c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Target list.  <a href="group__scugic__v4__0.html#gab68476cc3813858c0c809ebfb4e28c74"></a><br/></td></tr>
<tr class="separator:gab68476cc3813858c0c809ebfb4e28c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c75b6deed6c34d98453d802627a26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga14c75b6deed6c34d98453d802627a26e">XSCUGIC_SFI_TRIG_SATT_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga14c75b6deed6c34d98453d802627a26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0= Use a secure interrupt  <a href="group__scugic__v4__0.html#ga14c75b6deed6c34d98453d802627a26e"></a><br/></td></tr>
<tr class="separator:ga14c75b6deed6c34d98453d802627a26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga7956d8a2796ad6f92fafc49d92aa1a7d">XSCUGIC_SFI_TRIG_INTID_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to the INTID signaled to the CPU.  <a href="group__scugic__v4__0.html#ga7956d8a2796ad6f92fafc49d92aa1a7d"></a><br/></td></tr>
<tr class="separator:ga7956d8a2796ad6f92fafc49d92aa1a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CPU Interface Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Define the offsets from the base address for all CPU registers of the interrupt controller, some registers may be reserved in the hardware device. </p>
</div></td></tr>
<tr class="memitem:gadc15f5222681d55b9c1d391b067d37fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gadc15f5222681d55b9c1d391b067d37fa">XSCUGIC_CONTROL_OFFSET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gadc15f5222681d55b9c1d391b067d37fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Interface Control Register.  <a href="group__scugic__v4__0.html#gadc15f5222681d55b9c1d391b067d37fa"></a><br/></td></tr>
<tr class="separator:gadc15f5222681d55b9c1d391b067d37fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga924ad35e75dc4788443bee4dc2d1e61e">XSCUGIC_CPU_PRIOR_OFFSET</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority Mask Reg.  <a href="group__scugic__v4__0.html#ga924ad35e75dc4788443bee4dc2d1e61e"></a><br/></td></tr>
<tr class="separator:ga924ad35e75dc4788443bee4dc2d1e61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab0aa4aa9a2e2b9af2b654967f387dd2c">XSCUGIC_BIN_PT_OFFSET</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary Point Register.  <a href="group__scugic__v4__0.html#gab0aa4aa9a2e2b9af2b654967f387dd2c"></a><br/></td></tr>
<tr class="separator:gab0aa4aa9a2e2b9af2b654967f387dd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga5f1418c8f0e05b7f928c2fff42b4514d">XSCUGIC_INT_ACK_OFFSET</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ACK Reg.  <a href="group__scugic__v4__0.html#ga5f1418c8f0e05b7f928c2fff42b4514d"></a><br/></td></tr>
<tr class="separator:ga5f1418c8f0e05b7f928c2fff42b4514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa65c329712b1a7f3ab12b0bf4ada058d">XSCUGIC_EOI_OFFSET</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Interrupt Reg.  <a href="group__scugic__v4__0.html#gaa65c329712b1a7f3ab12b0bf4ada058d"></a><br/></td></tr>
<tr class="separator:gaa65c329712b1a7f3ab12b0bf4ada058d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga9032b8ad311f376fd5d8fc046e4032f4">XSCUGIC_RUN_PRIOR_OFFSET</a>&#160;&#160;&#160;0x00000014U</td></tr>
<tr class="memdesc:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Running Priority Reg.  <a href="group__scugic__v4__0.html#ga9032b8ad311f376fd5d8fc046e4032f4"></a><br/></td></tr>
<tr class="separator:ga9032b8ad311f376fd5d8fc046e4032f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f4426fddda8466c267b661457dd54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa8f4426fddda8466c267b661457dd54e">XSCUGIC_HI_PEND_OFFSET</a>&#160;&#160;&#160;0x00000018U</td></tr>
<tr class="memdesc:gaa8f4426fddda8466c267b661457dd54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest Pending Interrupt Register.  <a href="group__scugic__v4__0.html#gaa8f4426fddda8466c267b661457dd54e"></a><br/></td></tr>
<tr class="separator:gaa8f4426fddda8466c267b661457dd54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca0e14be574b074b47ef33108794ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8ca0e14be574b074b47ef33108794ca1">XSCUGIC_ALIAS_BIN_PT_OFFSET</a>&#160;&#160;&#160;0x0000001CU</td></tr>
<tr class="memdesc:ga8ca0e14be574b074b47ef33108794ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Aliased non-Secure Binary Point Register.  <a href="group__scugic__v4__0.html#ga8ca0e14be574b074b47ef33108794ca1"></a><br/></td></tr>
<tr class="separator:ga8ca0e14be574b074b47ef33108794ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>CPU Interface Control register definitions All bits are defined here although some are not available in the non-secure mode. </p>
</div></td></tr>
<tr class="memitem:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gab30530d436aee9b8fe1df9e0ddc9ac90">XSCUGIC_CNTR_SBPR_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure Binary Pointer, 0=separate registers, 1=both use bin_pt_s.  <a href="group__scugic__v4__0.html#gab30530d436aee9b8fe1df9e0ddc9ac90"></a><br/></td></tr>
<tr class="separator:gab30530d436aee9b8fe1df9e0ddc9ac90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa696959041b1e0b4c5008c9fbf25a8b2">XSCUGIC_CNTR_FIQEN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use nFIQ_C for secure interrupts, 0= use IRQ for both, 1=Use FIQ for secure, IRQ for non.  <a href="group__scugic__v4__0.html#gaa696959041b1e0b4c5008c9fbf25a8b2"></a><br/></td></tr>
<tr class="separator:gaa696959041b1e0b4c5008c9fbf25a8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga24146dc008dc9a9d8b76fb802bf843ab">XSCUGIC_CNTR_ACKCTL_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ack control for secure or non secure.  <a href="group__scugic__v4__0.html#ga24146dc008dc9a9d8b76fb802bf843ab"></a><br/></td></tr>
<tr class="separator:ga24146dc008dc9a9d8b76fb802bf843ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e109eaaa18f39f1525967987bb5167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga95e109eaaa18f39f1525967987bb5167">XSCUGIC_CNTR_EN_NS_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga95e109eaaa18f39f1525967987bb5167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non Secure enable.  <a href="group__scugic__v4__0.html#ga95e109eaaa18f39f1525967987bb5167"></a><br/></td></tr>
<tr class="separator:ga95e109eaaa18f39f1525967987bb5167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea986d126fc3cf6efc9cdc86e347475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaaea986d126fc3cf6efc9cdc86e347475">XSCUGIC_CNTR_EN_S_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaaea986d126fc3cf6efc9cdc86e347475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secure enable, 0=Disabled, 1=Enabled.  <a href="group__scugic__v4__0.html#gaaea986d126fc3cf6efc9cdc86e347475"></a><br/></td></tr>
<tr class="separator:gaaea986d126fc3cf6efc9cdc86e347475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Binary Point Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>&lt; All interrupts</p>
<p>Binary Point register definitions </p>
</div></td></tr>
<tr class="memitem:gabb83f3fd04a69ac1f7ace985db677e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gabb83f3fd04a69ac1f7ace985db677e63">XSCUGIC_BIN_PT_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gabb83f3fd04a69ac1f7ace985db677e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary point mask value Value Secure Non-secure b000 0xFE 0xFF b001 0xFC 0xFE b010 0xF8 0xFC b011 0xF0 0xF8 b100 0xE0 0xF0 b101 0xC0 0xE0 b110 0x80 0xC0 b111 0x00 0x80.  <a href="group__scugic__v4__0.html#gabb83f3fd04a69ac1f7ace985db677e63"></a><br/></td></tr>
<tr class="separator:gabb83f3fd04a69ac1f7ace985db677e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Acknowledge Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Interrupt Acknowledge register definitions Identifies the current Pending interrupt, and the CPU ID for software interrupts. </p>
</div></td></tr>
<tr class="memitem:gad9945cea79930d883f977fc97e1aa292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gad9945cea79930d883f977fc97e1aa292">XSCUGIC_ACK_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:gad9945cea79930d883f977fc97e1aa292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ID.  <a href="group__scugic__v4__0.html#gad9945cea79930d883f977fc97e1aa292"></a><br/></td></tr>
<tr class="separator:gad9945cea79930d883f977fc97e1aa292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga3ea14a0a5360cd67164dc801ef1d7e3d">XSCUGIC_CPUID_MASK</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU ID.  <a href="group__scugic__v4__0.html#ga3ea14a0a5360cd67164dc801ef1d7e3d"></a><br/></td></tr>
<tr class="separator:ga3ea14a0a5360cd67164dc801ef1d7e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">End of Interrupt Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>End of Interrupt register definitions Allows the CPU to signal the GIC when it completes an interrupt service routine. </p>
</div></td></tr>
<tr class="memitem:gad50524a3c9f6edaac90d6fa47907ec10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gad50524a3c9f6edaac90d6fa47907ec10">XSCUGIC_EOI_INTID_MASK</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="memdesc:gad50524a3c9f6edaac90d6fa47907ec10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt ID.  <a href="group__scugic__v4__0.html#gad50524a3c9f6edaac90d6fa47907ec10"></a><br/></td></tr>
<tr class="separator:gad50524a3c9f6edaac90d6fa47907ec10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Running Priority Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Running Priority register definitions Identifies the interrupt priority level of the highest priority active interrupt. </p>
</div></td></tr>
<tr class="memitem:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga8ac1ba33bfaefe69aacd6221b0375f1c">XSCUGIC_RUN_PRIORITY_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Priority.  <a href="group__scugic__v4__0.html#ga8ac1ba33bfaefe69aacd6221b0375f1c"></a><br/></td></tr>
<tr class="separator:ga8ac1ba33bfaefe69aacd6221b0375f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler</a> (void *DeviceId)</td></tr>
<tr class="memdesc:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the primary interrupt handler for the driver.  <a href="group__scugic__v4__0.html#ga96bfe161e3b4e401f76f2b35df9fab86"></a><br/></td></tr>
<tr class="separator:ga96bfe161e3b4e401f76f2b35df9fab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga2cbf5d5ac5273e00c0b16bd33ad0707f">XScuGic_DeviceInitialize</a> (u32 DeviceId)</td></tr>
<tr class="memdesc:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the GIC based on the device id.  <a href="group__scugic__v4__0.html#ga2cbf5d5ac5273e00c0b16bd33ad0707f"></a><br/></td></tr>
<tr class="separator:ga2cbf5d5ac5273e00c0b16bd33ad0707f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga73f026dbb3a8f29b830fb0a64a42c4bf">XScuGic_RegisterHandler</a> (u32 BaseAddress, s32 InterruptID, Xil_InterruptHandler Handler, void *CallBackRef)</td></tr>
<tr class="memdesc:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a handler function for a specific interrupt ID.  <a href="group__scugic__v4__0.html#ga73f026dbb3a8f29b830fb0a64a42c4bf"></a><br/></td></tr>
<tr class="separator:ga73f026dbb3a8f29b830fb0a64a42c4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58a00ee3c052d8aec17b179c86388c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 Priority, u8 Trigger)</td></tr>
<tr class="memdesc:gaf58a00ee3c052d8aec17b179c86388c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the interrupt priority and trigger type for the specificd IRQ source.  <a href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7"></a><br/></td></tr>
<tr class="separator:gaf58a00ee3c052d8aec17b179c86388c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6a61acf2d5d030542c788a9aa42004"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr</a> (u32 DistBaseAddress, u32 Int_Id, u8 *Priority, u8 *Trigger)</td></tr>
<tr class="memdesc:ga0c6a61acf2d5d030542c788a9aa42004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the interrupt priority and trigger type for the specificd IRQ source.  <a href="group__scugic__v4__0.html#ga0c6a61acf2d5d030542c788a9aa42004"></a><br/></td></tr>
<tr class="separator:ga0c6a61acf2d5d030542c788a9aa42004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02951e223977118dd89dfffc151a966"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr</a> (u32 DistBaseAddress, u8 Cpu_Id, u32 Int_Id)</td></tr>
<tr class="memdesc:gaa02951e223977118dd89dfffc151a966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps specific SPI interrupt from the target CPU.  <a href="group__scugic__v4__0.html#gaa02951e223977118dd89dfffc151a966"></a><br/></td></tr>
<tr class="separator:gaa02951e223977118dd89dfffc151a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a21f6b75030f175dec61355b6ef905"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__scugic__v4__0.html#ga15a21f6b75030f175dec61355b6ef905">XScuGic_UnmapAllInterruptsFromCpuByDistAddr</a> (u32 DistBaseAddress, u8 Cpu_Id)</td></tr>
<tr class="memdesc:ga15a21f6b75030f175dec61355b6ef905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unmaps all SPI interrupts from the target CPU.  <a href="group__scugic__v4__0.html#ga15a21f6b75030f175dec61355b6ef905"></a><br/></td></tr>
<tr class="separator:ga15a21f6b75030f175dec61355b6ef905"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a04ed1a0a82b2c7418461f4d261ecb110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_DisableIntr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DistBaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Int_Id&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa" title="Write the given Intc register.">XScuGic_WriteReg</a>((DistBaseAddress), \</div>
<div class="line">                         <a class="code" href="group__scugic__v4__0.html#ga7a61a9bf8e0b229925a5ddbf763b414b" title="Enable Clear Register.">XSCUGIC_DISABLE_OFFSET</a> + (((Int_Id) / 32U) * 4U), \</div>
<div class="line">                         (0x00000001U &lt;&lt; ((Int_Id) % 32U)))</div>
</div><!-- fragment -->
<p>Disable specific interrupt(s) in the interrupt controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the Distributor Register base address of the device </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#a04ed1a0a82b2c7418461f4d261ecb110" title="Disable specific interrupt(s) in the interrupt controller.">XScuGic_DisableIntr(u32 DistBaseAddress, u32 Int_Id)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a37b4c6eb0a94fe5e17b6ce5ddc021f5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_EN_DIS_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Register, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((Register) + (((InterruptID)/32U) * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Interrupt Clear-Enable Register offset for an interrupt ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Register</td><td>is the register offset for the clear/enable bank. </td></tr>
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>.</p>

</div>
</div>
<a class="anchor" id="a4aff587a8fa5cd71c0714f45b5fb0d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_EnableIntr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DistBaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Int_Id&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa" title="Write the given Intc register.">XScuGic_WriteReg</a>((DistBaseAddress), \</div>
<div class="line">                         <a class="code" href="group__scugic__v4__0.html#ga7e39be0cb9e08f4c9231f76e685a76cc" title="Enable Set Register.">XSCUGIC_ENABLE_SET_OFFSET</a> + (((Int_Id) / 32U) * 4U), \</div>
<div class="line">                         (0x00000001U &lt;&lt; ((Int_Id) % 32U)))</div>
</div><!-- fragment -->
<p>Enable specific interrupt(s) in the interrupt controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DistBaseAddress</td><td>is the Distributor Register base address of the device </td></tr>
    <tr><td class="paramname">Int_Id</td><td>is the ID of the interrupt source and should be in the range of 0 to XSCUGIC_MAX_NUM_INTR_INPUTS - 1</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#a4aff587a8fa5cd71c0714f45b5fb0d46" title="Enable specific interrupt(s) in the interrupt controller.">XScuGic_EnableIntr(u32 DistBaseAddress, u32 Int_Id)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a3921ef6af4f5fd6a35cb5089ef85a22a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_INT_CFG_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga8c3e4a0e11aeeb05a7425826893a48b5">XSCUGIC_INT_CFG_OFFSET</a> + (((InterruptID)/16U) * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; CPU ID </p>
<p>Read the Interrupt Configuration Register offset for an interrupt id.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__0.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, and <a class="el" href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a68ccffbaf26e88803874e3fd9592bc80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_IROUTER_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)XSCUGIC_IROUTER_BASE_OFFSET + (InterruptID * 8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Interrupt Routing Register offset for an interrupt id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="af5f397349cab91733882c9d388498d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_PRIORITY_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga4e103b71357ac53c890d8aebd3b80997">XSCUGIC_PRIORITY_OFFSET</a> + (((InterruptID)/4U) * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Interrupt Priority Register offset for an interrupt id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga6ed162180ffb45b082c2fbe23951ba13">XScuGic_GetPriorityTriggerType()</a>, <a class="el" href="group__scugic__v4__0.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>, and <a class="el" href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a53759eec986eab489c00e26a566d2b00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_RDIST_INT_CONFIG_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)XSCUGIC_RDIST_INT_CONFIG_OFFSET + ((InterruptID /16)*4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Re-distributor Interrupt configuration register offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>.</p>

</div>
</div>
<a class="anchor" id="a93135e195fabc65c81e26163c8aabcdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_RDIST_INT_PRIORITY_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)XSCUGIC_RDIST_IPRIORITYR_OFFSET + (InterruptID * 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the Re-distributor Interrupt Priority register offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga79abd6248cb578142e9c475f20dbeb06">XScuGic_SetPriorityTriggerType()</a>.</p>

</div>
</div>
<a class="anchor" id="af5fb346faf5dff7820e4ce87c86f8eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(Xil_In32((BaseAddress) + (RegOffset)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the given Intc register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="xscugic__hw_8h.html#af5fb346faf5dff7820e4ce87c86f8eca" title="Read the given Intc register.">XScuGic_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="xscugic__low__level__example_8c.html#aa19b6eafe395a9ce4b9459234b832279">LowInterruptHandler()</a>, <a class="el" href="group__scugic__v4__0.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler()</a>, <a class="el" href="group__scugic__v4__0.html#ga0c6a61acf2d5d030542c788a9aa42004">XScuGic_GetPriTrigTypeByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>, and <a class="el" href="group__scugic__v4__0.html#ga15a21f6b75030f175dec61355b6ef905">XScuGic_UnmapAllInterruptsFromCpuByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e0bd7cf9402e0fae93afefa3c6dae90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SECURITY_TARGET_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#gaf8413fc164b51c233c05c6e48fdc0bf5">XSCUGIC_SECURITY_OFFSET</a> + (((InterruptID)/32U)*4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the SPI Target Register offset for an interrupt id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="aa2cf2e3acd2e8cf537c415276efa3a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCUGIC_SPI_TARGET_OFFSET_CALC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InterruptID</td><td>)</td>
          <td>&#160;&#160;&#160;((u32)<a class="el" href="group__scugic__v4__0.html#ga0ff09d2f6f8b9b89f847f756ee0ed408">XSCUGIC_SPI_TARGET_OFFSET</a> + (((InterruptID)/4U) * 4U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the SPI Target Register offset for an interrupt id. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InterruptID</td><td>is the interrupt number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the offset</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>Referenced by <a class="el" href="group__scugic__v4__0.html#ga40ef6d42e9520bb550163c3afd598980">XScuGic_InterruptMaptoCpu()</a>, <a class="el" href="group__scugic__v4__0.html#ga35a7049368d1fdf455d0414c8aa7858f">XScuGic_InterruptUnmapFromCpu()</a>, <a class="el" href="group__scugic__v4__0.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#ga6146a0489a1c748ceeaee729639d48a7">XScuGic_Stop()</a>, <a class="el" href="group__scugic__v4__0.html#ga1e8328554cd2774f965012e63151f826">XScuGic_UnmapAllInterruptsFromCpu()</a>, and <a class="el" href="group__scugic__v4__0.html#ga15a21f6b75030f175dec61355b6ef905">XScuGic_UnmapAllInterruptsFromCpuByDistAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a01c0f85e48858531c313ce22cbfd2dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScuGic_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(Xil_Out32(((BaseAddress) + (RegOffset)), ((u32)(Data))))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write the given Intc register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="xscugic__hw_8h.html#a01c0f85e48858531c313ce22cbfd2dfa" title="Write the given Intc register.">XScuGic_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="xscugic__low__level__example_8c.html#aa19b6eafe395a9ce4b9459234b832279">LowInterruptHandler()</a>, <a class="el" href="group__scugic__v4__0.html#ga96bfe161e3b4e401f76f2b35df9fab86">XScuGic_DeviceInterruptHandler()</a>, <a class="el" href="group__scugic__v4__0.html#gaa02951e223977118dd89dfffc151a966">XScuGic_InterruptUnmapFromCpuByDistAddr()</a>, <a class="el" href="group__scugic__v4__0.html#gaf58a00ee3c052d8aec17b179c86388c7">XScuGic_SetPriTrigTypeByDistAddr()</a>, and <a class="el" href="group__scugic__v4__0.html#ga15a21f6b75030f175dec61355b6ef905">XScuGic_UnmapAllInterruptsFromCpuByDistAddr()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
