# Async-FIFO
An Asynchronous FIFO Design that contains synchronizers to avoid metastability that may occur due to full and empty flags. And it's implemented in `SystemVerilog`.
