library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Ripple_Adder is
Port ( 	A : in STD_LOGIC_VECTOR (3 downto 0);
			B : in STD_LOGIC_VECTOR (3 downto 0);
			Cin : in STD_LOGIC;
			S : out STD_LOGIC_VECTOR (3 downto 0);
			Cout : out STD_LOGIC);
end Ripple_Adder;

architecture Behavioral of Ripple_Adder is

-- Full Adder VHDL Code Component Decalaration
component Fulladder
Port (   
        a : in std_logic;
        b : in std_logic;
        cin : in std_logic;
        sum : out std_logic;
        cout : out std_logic
			);
end component;

-- Intermediate Carry declaration
signal c1,c2,c3: STD_LOGIC;

begin

	-- Port Mapping Full Adder 4 times
	FA1: Fulladder port map( A(0), B(0), Cin, S(0), c1);
	FA2: Fulladder port map( A(1), B(1), c1, S(1), c2);
	FA3: Fulladder port map( A(2), B(2), c2, S(2), c3);
	FA4: Fulladder port map( A(3), B(3), c3, S(3), Cout);

end Behavioral;