#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\FPGA\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\FPGA\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\FPGA\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\FPGA\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\FPGA\iverilog\lib\ivl\va_math.vpi";
S_00000113abd925e0 .scope module, "mux2_1" "mux2_1" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "outdata";
o00000113abdc6f98 .functor BUFZ 1, C4<z>; HiZ drive
v00000113abd92c60_0 .net "in1", 0 0, o00000113abdc6f98;  0 drivers
o00000113abdc6fc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000113abd92770_0 .net "in2", 0 0, o00000113abdc6fc8;  0 drivers
v00000113abd92810_0 .var "outdata", 0 0;
o00000113abdc7028 .functor BUFZ 1, C4<z>; HiZ drive
v00000113abd928b0_0 .net "sel", 0 0, o00000113abdc7028;  0 drivers
E_00000113abdc5900 .event anyedge, v00000113abd92770_0, v00000113abd92c60_0, v00000113abd928b0_0;
    .scope S_00000113abd925e0;
T_0 ;
    %wait E_00000113abdc5900;
    %load/vec4 v00000113abd928b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000113abd92810_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000113abd92810_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./src/mux2_1.v";
