#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 13 11:52:11 2022
# Process ID: 770995
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.xpr
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:conv_combined:1.0 [get_ips  nn_conv_combined_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips nn_conv_combined_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_conv_combined_0_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_conv_combined_0_1_synth_1 -jobs 10
wait_on_run nn_conv_combined_0_1_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v2/nn_v2/nnv2.bit
set_property offset 0x44A00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_cdma_0_Reg}]
write_bd_tcl -force /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn.tcl
save_bd_design
close_project
create_project nn_v3 /home/anubhav/xilinx_projects/nnv3/nn_v3 -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "nnv3"
update_compile_order -fileset sources_1
source /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn.tcl
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
source /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn.tcl
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_cdma_0_M_AXI] [get_bd_cells axi_cdma_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_1]
startgroup
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells relu_dy]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0
endgroup
set_property location {6 2151 410} [get_bd_cells InputLayer_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/InputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins InputLayer_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/OutputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins OutputLayer_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/OutputLayer_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins OutputLayer_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nnv3/nnv3.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.gen/sources_1/bd/nnv3/hdl/nnv3_wrapper.v
validate_bd_design -force
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets InputLayer_0_m_axi_gmem] [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_cells conv_combined_0] [get_bd_cells InputLayer_0] [get_bd_cells fcc_combined_0] [get_bd_cells relu_combined_0] [get_bd_cells OutputLayer_0]
validate_bd_design
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nnv3/nnv3.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/nnv3/nn_v3/nn_v3.srcs/sources_1/bd/nnv3/nnv3.bd
create_bd_design "nn"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/y_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
set_property name fcc_x [get_bd_cells InputLayer_0_bram_0]
set_property name fcc_dx [get_bd_cells InputLayer_0_bram]
set_property name fcc_y [get_bd_cells conv_combined_0_bram_1]
set_property name fcc_dy [get_bd_cells conv_combined_0_bram]
set_property name conv_y [get_bd_cells conv_combined_0_bram_2]
set_property name conv_dy [get_bd_cells conv_combined_0_bram_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dx" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_x" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/InputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_combined_0_bram_0]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_combined_0_bram]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0
endgroup
set_property name relu_y [get_bd_cells relu_combined_0_bram_0]
set_property name relu_dy [get_bd_cells relu_combined_0_bram]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/OutputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins OutputLayer_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/OutputLayer_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins OutputLayer_0/s_axi_CTRL]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
validate_bd_design
validate_bd_design -force
save_bd_design
launch_runs synth_1 -jobs 10
wait_on_run synth_1
close_project
create_project nnv3 /home/anubhav/xilinx_projects/nn_v3/nnv3 -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "nn"
update_compile_order -fileset sources_1
source /home/anubhav/Desktop/nn.tcl
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
source /home/anubhav/Desktop/nn.tcl
validate_bd_design -force
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets InputLayer_0_m_axi_gmem] [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells InputLayer_0] [get_bd_cells OutputLayer_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/hdl/nn_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
close_project
create_project bram_test /home/anubhav/xilinx_projects/bram_test/bram_test -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/InputLayer_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells InputLayer_0_bram]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells InputLayer_0_bram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/InputLayer_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/InputLayer_0_bram_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells InputLayer_0_bram]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells InputLayer_0_bram_0]
endgroup
validate_bd_design
make_wrapper -files [get_files /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:InputLayer:1.0 [get_ips  design_1_InputLayer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_InputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_InputLayer_0_0_synth_1 -jobs 10
wait_on_run design_1_InputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/bram_test/bram_test/bram_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
open_bd_design {/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {nn_OutputLayer_0_0 nn_InputLayer_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {nn_OutputLayer_0_0 nn_InputLayer_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_xbar_0] }
catch { config_ip_cache -export [get_ips -all nn_OutputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_xbar_0_synth_1 nn_OutputLayer_0_0_synth_1 nn_InputLayer_0_0_synth_1 -jobs 10
wait_on_run nn_xbar_0_synth_1
wait_on_run nn_OutputLayer_0_0_synth_1
wait_on_run nn_InputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:InputLayer:1.0 [get_ips  nn_InputLayer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips nn_InputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_InputLayer_0_0_synth_1 -jobs 10
wait_on_run nn_InputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:OutputLayer:1.0 [get_ips  nn_OutputLayer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips nn_OutputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_OutputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_OutputLayer_0_0_synth_1 -jobs 10
wait_on_run nn_OutputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:InputLayer:1.0 [get_ips  nn_InputLayer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips nn_InputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_InputLayer_0_0_synth_1 -jobs 10
wait_on_run nn_InputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {nn_OutputLayer_0_0 nn_InputLayer_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {nn_OutputLayer_0_0 nn_InputLayer_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
catch { config_ip_cache -export [get_ips -all nn_OutputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_1] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_2] }
catch { config_ip_cache -export [get_ips -all nn_auto_us_3] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all nn_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_OutputLayer_0_0_synth_1 nn_InputLayer_0_0_synth_1 -jobs 10
wait_on_run nn_OutputLayer_0_0_synth_1
wait_on_run nn_InputLayer_0_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
