<stg><name>layernorm_accumulate</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:1 %br_ln70 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %for.body5.split.i, i1 1, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:4 %dim_block48 = phi i5 0, void %entry, i5 %dim_block, void %for.body5.split.i, i5 0, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="dim_block48"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:0 %x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:1 %patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch

]]></Node>
<StgValue><ssdm name="patch_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
rewind_init:2 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_read, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="19" op_0_bw="18">
<![CDATA[
rewind_init:3 %zext_ln138 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:4 %shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_read, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln138_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="16">
<![CDATA[
rewind_init:5 %zext_ln138_2 = zext i16 %shl_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
rewind_init:6 %sub_ln138 = sub i19 %zext_ln138, i19 %zext_ln138_2

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="19">
<![CDATA[
rewind_init:7 %sext_ln138 = sext i19 %sub_ln138

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:8 %add_ln138 = add i64 %sext_ln138, i64 %x_read

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:9 %trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln138, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body5.split.i:125 %dim_block = add i5 %dim_block48, i5 1

]]></Node>
<StgValue><ssdm name="dim_block"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body5.split.i:126 %icmp_ln70 = icmp_eq  i5 %dim_block48, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.split.i:127 %br_ln70 = br i1 %icmp_ln70, void %rewind_header, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
layernorm_accumulate.exit:3 %br_ln138 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="59">
<![CDATA[
rewind_init:10 %sext_ln70 = sext i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
rewind_init:11 %inout2_addr = getelementptr i256 %inout2, i64 %sext_ln70

]]></Node>
<StgValue><ssdm name="inout2_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:13 %br_ln70 = br void %for.body5.split.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
rewind_header:1 %inout2_addr_rewind_idx = phi i64 0, void %entry, i64 %inout2_addr_phi_idx, void %for.body5.split.i, i64 0, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="inout2_addr_rewind_idx"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:5 %br_ln0 = br i1 %do_init, void %for.body5.split.i, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body5.split.i:0 %inout2_addr_phi_idx = phi i64 %sext_ln70, void %rewind_init, i64 %inout2_addr_rewind_idx, void %rewind_header

]]></Node>
<StgValue><ssdm name="inout2_addr_phi_idx"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
rewind_init:12 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body5.split.i:1 %inout2_addr_1 = getelementptr i256 %inout2, i64 %inout2_addr_phi_idx

]]></Node>
<StgValue><ssdm name="inout2_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.body5.split.i:6 %inout2_addr_1_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout2_addr_1

]]></Node>
<StgValue><ssdm name="inout2_addr_1_read"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="256">
<![CDATA[
for.body5.split.i:7 %x_dim_V = trunc i256 %inout2_addr_1_read

]]></Node>
<StgValue><ssdm name="x_dim_V"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:8 %x_dim_V_61 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="x_dim_V_61"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:9 %x_dim_V_62 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="x_dim_V_62"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:10 %x_dim_V_56 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="x_dim_V_56"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:11 %x_dim_V_57 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="x_dim_V_57"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:12 %x_dim_V_58 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="x_dim_V_58"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:13 %x_dim_V_59 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="x_dim_V_59"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:14 %x_dim_V_60 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="x_dim_V_60"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:15 %sext_ln1270 = sext i32 %x_dim_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:16 %sext_ln1270_25 = sext i32 %x_dim_V

]]></Node>
<StgValue><ssdm name="sext_ln1270_25"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:17 %r_V_520 = mul i48 %sext_ln1270_25, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_520"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:18 %x_dim_mean_term = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_520, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:19 %sext_ln80 = sext i26 %x_dim_mean_term

]]></Node>
<StgValue><ssdm name="sext_ln80"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:20 %sext_ln1273 = sext i26 %x_dim_mean_term

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:21 %r_V_521 = mul i54 %sext_ln1270, i54 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_521"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:22 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_521, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:24 %sext_ln1270_26 = sext i32 %x_dim_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1270_26"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:25 %sext_ln1270_27 = sext i32 %x_dim_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1270_27"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:26 %r_V_523 = mul i48 %sext_ln1270_27, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_523"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:27 %x_dim_mean_term_1 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_523, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_1"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:28 %sext_ln80_1 = sext i26 %x_dim_mean_term_1

]]></Node>
<StgValue><ssdm name="sext_ln80_1"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:29 %sext_ln1273_128 = sext i26 %x_dim_mean_term_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_128"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:30 %r_V_524 = mul i54 %sext_ln1270_26, i54 %sext_ln1273_128

]]></Node>
<StgValue><ssdm name="r_V_524"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:34 %sext_ln1270_28 = sext i32 %x_dim_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1270_28"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:35 %sext_ln1270_29 = sext i32 %x_dim_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1270_29"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:36 %r_V_526 = mul i48 %sext_ln1270_29, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_526"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:37 %x_dim_mean_term_2 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_526, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_2"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:38 %sext_ln80_2 = sext i26 %x_dim_mean_term_2

]]></Node>
<StgValue><ssdm name="sext_ln80_2"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:39 %sext_ln1273_129 = sext i26 %x_dim_mean_term_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_129"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:40 %r_V_527 = mul i54 %sext_ln1270_28, i54 %sext_ln1273_129

]]></Node>
<StgValue><ssdm name="r_V_527"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:45 %sext_ln1270_31 = sext i32 %x_dim_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1270_31"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:46 %r_V_529 = mul i48 %sext_ln1270_31, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_529"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:47 %x_dim_mean_term_3 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_529, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_3"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:48 %sext_ln80_3 = sext i26 %x_dim_mean_term_3

]]></Node>
<StgValue><ssdm name="sext_ln80_3"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:55 %sext_ln1270_33 = sext i32 %x_dim_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1270_33"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:56 %r_V_532 = mul i48 %sext_ln1270_33, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_532"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:57 %x_dim_mean_term_4 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_532, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_4"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:65 %sext_ln1270_35 = sext i32 %x_dim_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1270_35"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:66 %r_V_535 = mul i48 %sext_ln1270_35, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_535"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:67 %x_dim_mean_term_5 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_535, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_5"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body5.split.i:109 %add_ln813 = add i27 %sext_ln80, i27 %sext_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="28" op_0_bw="27">
<![CDATA[
for.body5.split.i:110 %sext_ln813 = sext i27 %add_ln813

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body5.split.i:111 %add_ln813_38 = add i27 %sext_ln80_2, i27 %sext_ln80_3

]]></Node>
<StgValue><ssdm name="add_ln813_38"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="28" op_0_bw="27">
<![CDATA[
for.body5.split.i:112 %sext_ln813_35 = sext i27 %add_ln813_38

]]></Node>
<StgValue><ssdm name="sext_ln813_35"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body5.split.i:113 %add_ln813_39 = add i28 %sext_ln813_35, i28 %sext_ln813

]]></Node>
<StgValue><ssdm name="add_ln813_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:23 %lhs_V = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:31 %ret_V = add i54 %lhs_V, i54 %r_V_524

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:32 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:33 %lhs_V_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_s, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:41 %ret_V_240 = add i54 %lhs_V_1, i54 %r_V_527

]]></Node>
<StgValue><ssdm name="ret_V_240"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:42 %tmp_475 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_240, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:43 %lhs_V_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_475, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:44 %sext_ln1270_30 = sext i32 %x_dim_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1270_30"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:49 %sext_ln1273_130 = sext i26 %x_dim_mean_term_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_130"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:50 %r_V_530 = mul i54 %sext_ln1270_30, i54 %sext_ln1273_130

]]></Node>
<StgValue><ssdm name="r_V_530"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:51 %ret_V_241 = add i54 %lhs_V_2, i54 %r_V_530

]]></Node>
<StgValue><ssdm name="ret_V_241"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:52 %tmp_476 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_241, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:53 %lhs_V_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_476, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:54 %sext_ln1270_32 = sext i32 %x_dim_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1270_32"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:58 %sext_ln80_4 = sext i26 %x_dim_mean_term_4

]]></Node>
<StgValue><ssdm name="sext_ln80_4"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:59 %sext_ln1273_131 = sext i26 %x_dim_mean_term_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_131"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:60 %r_V_533 = mul i54 %sext_ln1270_32, i54 %sext_ln1273_131

]]></Node>
<StgValue><ssdm name="r_V_533"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:61 %ret_V_242 = add i54 %lhs_V_3, i54 %r_V_533

]]></Node>
<StgValue><ssdm name="ret_V_242"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:62 %tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_242, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:63 %lhs_V_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_477, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:64 %sext_ln1270_34 = sext i32 %x_dim_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1270_34"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:68 %sext_ln80_5 = sext i26 %x_dim_mean_term_5

]]></Node>
<StgValue><ssdm name="sext_ln80_5"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:69 %sext_ln1273_132 = sext i26 %x_dim_mean_term_5

]]></Node>
<StgValue><ssdm name="sext_ln1273_132"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:70 %r_V_536 = mul i54 %sext_ln1270_34, i54 %sext_ln1273_132

]]></Node>
<StgValue><ssdm name="r_V_536"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:71 %ret_V_243 = add i54 %lhs_V_4, i54 %r_V_536

]]></Node>
<StgValue><ssdm name="ret_V_243"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:72 %tmp_478 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_243, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:75 %sext_ln1270_37 = sext i32 %x_dim_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1270_37"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:76 %r_V_538 = mul i48 %sext_ln1270_37, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_538"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:77 %x_dim_mean_term_6 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_538, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_6"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:78 %sext_ln80_6 = sext i26 %x_dim_mean_term_6

]]></Node>
<StgValue><ssdm name="sext_ln80_6"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="48" op_0_bw="32">
<![CDATA[
for.body5.split.i:85 %sext_ln1270_39 = sext i32 %x_dim_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1270_39"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body5.split.i:86 %r_V_541 = mul i48 %sext_ln1270_39, i48 21845

]]></Node>
<StgValue><ssdm name="r_V_541"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:87 %x_dim_mean_term_7 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_541, i32 22, i32 47

]]></Node>
<StgValue><ssdm name="x_dim_mean_term_7"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="26">
<![CDATA[
for.body5.split.i:88 %sext_ln80_7 = sext i26 %x_dim_mean_term_7

]]></Node>
<StgValue><ssdm name="sext_ln80_7"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="28">
<![CDATA[
for.body5.split.i:114 %sext_ln813_36 = sext i28 %add_ln813_39

]]></Node>
<StgValue><ssdm name="sext_ln813_36"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body5.split.i:115 %add_ln813_40 = add i27 %sext_ln80_4, i27 %sext_ln80_5

]]></Node>
<StgValue><ssdm name="add_ln813_40"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="27">
<![CDATA[
for.body5.split.i:116 %sext_ln813_37 = sext i27 %add_ln813_40

]]></Node>
<StgValue><ssdm name="sext_ln813_37"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body5.split.i:117 %add_ln813_41 = add i27 %sext_ln80_6, i27 %sext_ln80_7

]]></Node>
<StgValue><ssdm name="add_ln813_41"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="28" op_0_bw="27">
<![CDATA[
for.body5.split.i:118 %sext_ln813_38 = sext i27 %add_ln813_41

]]></Node>
<StgValue><ssdm name="sext_ln813_38"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body5.split.i:119 %add_ln813_42 = add i28 %sext_ln813_38, i28 %sext_ln813_37

]]></Node>
<StgValue><ssdm name="add_ln813_42"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="28">
<![CDATA[
for.body5.split.i:120 %sext_ln813_39 = sext i28 %add_ln813_42

]]></Node>
<StgValue><ssdm name="sext_ln813_39"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body5.split.i:121 %add_ln813_43 = add i29 %sext_ln813_39, i29 %sext_ln813_36

]]></Node>
<StgValue><ssdm name="add_ln813_43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:2 %mean_V_write_assign51 = phi i32 0, void %entry, i32 %add_ln813_44, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="mean_V_write_assign51"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:3 %mean_sq_V_write_assign49 = phi i32 0, void %entry, i32 %add_ln813_45, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit

]]></Node>
<StgValue><ssdm name="mean_sq_V_write_assign49"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5.split.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
for.body5.split.i:3 %zext_ln70 = zext i5 %dim_block48

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body5.split.i:4 %specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split.i:5 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:73 %lhs_V_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_478, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:74 %sext_ln1270_36 = sext i32 %x_dim_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1270_36"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:79 %sext_ln1273_133 = sext i26 %x_dim_mean_term_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_133"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:80 %r_V_539 = mul i54 %sext_ln1270_36, i54 %sext_ln1273_133

]]></Node>
<StgValue><ssdm name="r_V_539"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:81 %ret_V_244 = add i54 %lhs_V_5, i54 %r_V_539

]]></Node>
<StgValue><ssdm name="ret_V_244"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:82 %tmp_479 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_244, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
for.body5.split.i:83 %lhs_V_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_479, i22 0

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="32">
<![CDATA[
for.body5.split.i:84 %sext_ln1270_38 = sext i32 %x_dim_V_62

]]></Node>
<StgValue><ssdm name="sext_ln1270_38"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="54" op_0_bw="26">
<![CDATA[
for.body5.split.i:89 %sext_ln1273_134 = sext i26 %x_dim_mean_term_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_134"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:90 %r_V_542 = mul i54 %sext_ln1270_38, i54 %sext_ln1273_134

]]></Node>
<StgValue><ssdm name="r_V_542"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body5.split.i:91 %ret_V_245 = add i54 %lhs_V_6, i54 %r_V_542

]]></Node>
<StgValue><ssdm name="ret_V_245"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.split.i:92 %trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_245, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:93 %x_patch_data_M_elems_V1_addr = getelementptr i32 %x_patch_data_M_elems_V1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V1_addr"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:94 %store_ln84 = store i32 %x_dim_V, i5 %x_patch_data_M_elems_V1_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:95 %x_patch_data_M_elems_V_12_addr = getelementptr i32 %x_patch_data_M_elems_V_12, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_12_addr"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:96 %store_ln84 = store i32 %x_dim_V_56, i5 %x_patch_data_M_elems_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:97 %x_patch_data_M_elems_V_23_addr = getelementptr i32 %x_patch_data_M_elems_V_23, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_23_addr"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:98 %store_ln84 = store i32 %x_dim_V_57, i5 %x_patch_data_M_elems_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:99 %x_patch_data_M_elems_V_34_addr = getelementptr i32 %x_patch_data_M_elems_V_34, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_34_addr"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:100 %store_ln84 = store i32 %x_dim_V_58, i5 %x_patch_data_M_elems_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:101 %x_patch_data_M_elems_V_45_addr = getelementptr i32 %x_patch_data_M_elems_V_45, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_45_addr"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:102 %store_ln84 = store i32 %x_dim_V_59, i5 %x_patch_data_M_elems_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:103 %x_patch_data_M_elems_V_56_addr = getelementptr i32 %x_patch_data_M_elems_V_56, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_56_addr"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:104 %store_ln84 = store i32 %x_dim_V_60, i5 %x_patch_data_M_elems_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:105 %x_patch_data_M_elems_V_67_addr = getelementptr i32 %x_patch_data_M_elems_V_67, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_67_addr"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:106 %store_ln84 = store i32 %x_dim_V_61, i5 %x_patch_data_M_elems_V_67_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body5.split.i:107 %x_patch_data_M_elems_V_78_addr = getelementptr i32 %x_patch_data_M_elems_V_78, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="x_patch_data_M_elems_V_78_addr"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.body5.split.i:108 %store_ln84 = store i32 %x_dim_V_62, i5 %x_patch_data_M_elems_V_78_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="29">
<![CDATA[
for.body5.split.i:122 %sext_ln813_40 = sext i29 %add_ln813_43

]]></Node>
<StgValue><ssdm name="sext_ln813_40"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:123 %add_ln813_44 = add i32 %mean_V_write_assign51, i32 %sext_ln813_40

]]></Node>
<StgValue><ssdm name="add_ln813_44"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.split.i:124 %add_ln813_45 = add i32 %trunc_ln1, i32 %mean_sq_V_write_assign49

]]></Node>
<StgValue><ssdm name="add_ln813_45"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
layernorm_accumulate.exit:0 %mrv = insertvalue i64 <undef>, i32 %add_ln813_44

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
layernorm_accumulate.exit:1 %mrv_1 = insertvalue i64 %mrv, i32 %add_ln813_45

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
layernorm_accumulate.exit:2 %return_ln138 = return void @_ssdm_op_Return, i64 %mrv_1

]]></Node>
<StgValue><ssdm name="return_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
