
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003834                       # Number of seconds simulated (Second)
simTicks                                   3834119000                       # Number of ticks simulated (Tick)
finalTick                                  3834119000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     25.59                       # Real time elapsed on the host (Second)
hostTickRate                                149833542                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1181524                       # Number of bytes of host memory used (Byte)
simInsts                                      8104518                       # Number of instructions simulated (Count)
simOps                                       14471296                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   316715                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     565521                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.L2cache.demandHits::cpu.data             20327                       # number of demand (read+write) hits (Count)
system.L2cache.demandHits::total                20327                       # number of demand (read+write) hits (Count)
system.L2cache.overallHits::cpu.data            20327                       # number of overall hits (Count)
system.L2cache.overallHits::total               20327                       # number of overall hits (Count)
system.L2cache.demandMisses::cpu.inst             475                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::cpu.data            3311                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::total               3786                       # number of demand (read+write) misses (Count)
system.L2cache.overallMisses::cpu.inst            475                       # number of overall misses (Count)
system.L2cache.overallMisses::cpu.data           3311                       # number of overall misses (Count)
system.L2cache.overallMisses::total              3786                       # number of overall misses (Count)
system.L2cache.demandMissLatency::cpu.inst     46371000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::cpu.data    320585000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::total     366956000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.inst     46371000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.data    320585000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::total    366956000                       # number of overall miss ticks (Tick)
system.L2cache.demandAccesses::cpu.inst           475                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::cpu.data         23638                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::total            24113                       # number of demand (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.inst          475                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.data        23638                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::total           24113                       # number of overall (read+write) accesses (Count)
system.L2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::cpu.data      0.140071                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::total         0.157011                       # miss rate for demand accesses (Ratio)
system.L2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::cpu.data     0.140071                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::total        0.157011                       # miss rate for overall accesses (Ratio)
system.L2cache.demandAvgMissLatency::cpu.inst 97623.157895                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::cpu.data 96824.222289                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::total 96924.458531                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.inst 97623.157895                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.data 96824.222289                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::total 96924.458531                       # average overall miss latency ((Cycle/Count))
system.L2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.L2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.L2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.demandMshrMisses::cpu.inst          475                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::cpu.data         3311                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::total           3786                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.inst          475                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.data         3311                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::total          3786                       # number of overall MSHR misses (Count)
system.L2cache.demandMshrMissLatency::cpu.inst     36891000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::cpu.data    254365000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::total    291256000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.inst     36891000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.data    254365000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::total    291256000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::cpu.data     0.140071                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::total     0.157011                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.data     0.140071                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::total     0.157011                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.demandAvgMshrMissLatency::cpu.inst 77665.263158                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::cpu.data 76824.222289                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::total 76929.741152                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.inst 77665.263158                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.data 76824.222289                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::total 76929.741152                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.replacements                         0                       # number of replacements (Count)
system.L2cache.ReadExReq.hits::cpu.data           463                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.hits::total              463                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.misses::cpu.data          116                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.misses::total            116                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.missLatency::cpu.data     11848000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.missLatency::total     11848000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.accesses::cpu.data          579                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.accesses::total          579                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.missRate::cpu.data     0.200345                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.missRate::total     0.200345                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMissLatency::cpu.data 102137.931034                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMissLatency::total 102137.931034                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.mshrMisses::cpu.data          116                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMisses::total          116                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMissLatency::cpu.data      9528000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissLatency::total      9528000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissRate::cpu.data     0.200345                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.mshrMissRate::total     0.200345                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMshrMissLatency::cpu.data 82137.931034                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMshrMissLatency::total 82137.931034                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.hits::cpu.data        19864                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.hits::total        19864                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.misses::cpu.inst          475                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::cpu.data         3195                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::total         3670                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.missLatency::cpu.inst     46371000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::cpu.data    308737000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::total    355108000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.accesses::cpu.inst          475                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::cpu.data        23059                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::total        23534                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::cpu.data     0.138558                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::total     0.155945                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMissLatency::cpu.inst 97623.157895                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::cpu.data 96631.298905                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::total 96759.673025                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.mshrMisses::cpu.inst          475                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::cpu.data         3195                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::total         3670                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.inst     36891000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.data    244837000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::total    281728000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.data     0.138558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::total     0.155945                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77665.263158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76631.298905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::total 76765.122616                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.WritebackDirty.hits::writebacks        12598                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.hits::total        12598                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.accesses::writebacks        12598                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.WritebackDirty.accesses::total        12598                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.L2cache.tags.tagsInUse             2775.199323                       # Average ticks per tags in use ((Tick/Count))
system.L2cache.tags.totalRefs                   46743                       # Total number of references to valid blocks. (Count)
system.L2cache.tags.sampledRefs                  3785                       # Sample count of references to valid blocks. (Count)
system.L2cache.tags.avgRefs                 12.349538                       # Average number of references to valid blocks. ((Count/Count))
system.L2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.L2cache.tags.occupancies::cpu.inst   431.539479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.occupancies::cpu.data  2343.659844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.avgOccs::cpu.inst        0.013170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::cpu.data        0.071523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::total           0.084692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.occupanciesTaskId::1024         3785                       # Occupied blocks per task id (Count)
system.L2cache.tags.ageTaskId_1024::0              55                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::2             417                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::3            3313                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ratioOccsTaskId::1024     0.115509                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.L2cache.tags.tagAccesses                377737                       # Number of tag accesses (Count)
system.L2cache.tags.dataAccesses               377737                       # Number of data accesses (Count)
system.L2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3834120                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14487232                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       10                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14494765                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     66                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                15940                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             17470                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   9                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3813684                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.800725                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.597475                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    220158      5.77%      5.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    944948     24.78%     30.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    329445      8.64%     39.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    461319     12.10%     51.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    291091      7.63%     58.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    265066      6.95%     65.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    378011      9.91%     75.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    639958     16.78%     92.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    283688      7.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3813684                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     258      0.11%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 98547     42.41%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.00%     42.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 33619     14.47%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     56.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd             24713     10.63%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     67.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult            73273     31.53%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      0.01%     99.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    13      0.01%     99.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1907      0.82%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               15      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          940      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2547917     17.58%     17.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            5      0.00%     17.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            21      0.00%     17.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      4719835     32.56%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          166      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       262370      1.81%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     51.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2097152     14.47%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      2097152     14.47%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         2838      0.02%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1752      0.01%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2632938     18.16%     99.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       131630      0.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14494765                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.780467                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              232385                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016032                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  8789626                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2504845                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2485872                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  24246039                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 11998349                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         11994412                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2487152                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     12239058                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          14492367                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2635533                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2398                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2768823                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         297606                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133290                       # Number of stores executed (Count)
system.cpu.numRate                           3.779842                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             302                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20436                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     8104518                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14471296                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.473084                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.473084                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.113788                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.113788                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8123890                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2153262                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    13370924                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   11862778                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     1486811                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1779470                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3365153                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2625194                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133801                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           25                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  299453                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            298140                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               976                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               264375                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  263609                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997103                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              361                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           97                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           15786                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               847                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3811308                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.796937                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.794327                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          556697     14.61%     14.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          587062     15.40%     30.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          446282     11.71%     41.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          235816      6.19%     47.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          216390      5.68%     53.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          612314     16.07%     69.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          431554     11.32%     80.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           33776      0.89%     81.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          691417     18.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3811308                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              8104518                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14471296                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2755675                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2622978                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     296902                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   11994229                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5196949                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   148                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          448      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2539617     17.55%     17.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     17.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     17.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      4718727     32.61%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     50.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       262359      1.81%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     51.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2097152     14.49%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2097152     14.49%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         1484      0.01%     80.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1167      0.01%     80.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2621494     18.12%     99.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       131530      0.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14471296                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        691417                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2754501                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2754501                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2754501                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2754501                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       133636                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          133636                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       133636                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         133636                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4300636999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4300636999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4300636999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4300636999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2888137                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2888137                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2888137                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2888137                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.046271                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.046271                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.046271                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.046271                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32181.724977                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 32181.724977                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32181.724977                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 32181.724977                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22421                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1661                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.498495                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        12598                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             12598                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       109998                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        109998                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       109998                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       109998                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        23638                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        23638                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        23638                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        23638                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    822470999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    822470999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    822470999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    822470999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008185                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008185                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008185                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008185                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34794.441112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34794.441112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34794.441112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34794.441112                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  22614                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2622384                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2622384                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       133055                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        133055                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4273768000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4273768000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2755439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2755439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.048288                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.048288                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 32120.311150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32120.311150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       109996                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       109996                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        23059                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        23059                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    796924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    796924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008369                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008369                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34560.215100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34560.215100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       132117                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         132117                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          581                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          581                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     26868999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     26868999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       132698                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       132698                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004378                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004378                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46246.125645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46246.125645                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          579                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          579                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     25546999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     25546999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004363                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004363                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44122.623489                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44122.623489                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           985.075166                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2778139                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              23638                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             117.528513                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   985.075166                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.961987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.961987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          139                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           66                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          495                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5799912                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5799912                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1343149                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                173836                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2285287                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 10542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    870                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               263726                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   228                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               14498016                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1087                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1098807                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        8121208                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      299453                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             263924                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2713090                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2174                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           571                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1085460                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   601                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3813684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.803323                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.623020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1508906     39.57%     39.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    35365      0.93%     40.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   260680      6.84%     47.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   232320      6.09%     53.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   230115      6.03%     59.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1347      0.04%     59.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      649      0.02%     59.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    34519      0.91%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1509783     39.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3813684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.078102                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.118141                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1084854                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1084854                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1084854                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1084854                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          606                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             606                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          606                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            606                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     58087000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     58087000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     58087000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     58087000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1085460                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1085460                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1085460                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1085460                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000558                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000558                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000558                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000558                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 95853.135314                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 95853.135314                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 95853.135314                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 95853.135314                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           59                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      29.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          131                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           131                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          131                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          131                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          475                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          475                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          475                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          475                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     47805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     47805000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     47805000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     47805000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000438                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000438                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000438                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000438                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 100642.105263                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 100642.105263                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 100642.105263                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 100642.105263                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     17                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1084854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1084854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          606                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           606                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     58087000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     58087000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1085460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1085460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 95853.135314                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 95853.135314                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          131                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          131                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          475                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          475                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     47805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     47805000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000438                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000438                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 100642.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 100642.105263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           418.663047                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1085328                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                474                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2289.721519                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   418.663047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.408851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.408851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          457                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          417                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.446289                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2171394                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2171394                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       870                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4855                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1772                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               14487242                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2121                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2625194                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  133801                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     6                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1002                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      751                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            326                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          634                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  960                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14480682                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14480284                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6399217                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9298169                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.776690                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.688223                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         222                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2216                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1104                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1414                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2622978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.961951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.848736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2488818     94.89%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6747      0.26%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               110333      4.21%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  548      0.02%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  877      0.03%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  228      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1810      0.07%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1261      0.05%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1050      0.04%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 9140      0.35%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                647      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                886      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 95      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 77      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 32      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 87      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              442                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2622978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2755725                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133291                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       124                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        23                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1085564                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       147                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    870                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1347434                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   11513                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            161                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2290509                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                163197                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14494500                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8331                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  65575                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 147167                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   4900                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            15810144                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    26341120                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8118343                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  13371233                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              15785955                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    24183                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       8                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     57202                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         17606817                       # The number of ROB reads (Count)
system.cpu.rob.writes                        28976554                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  8104518                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14471296                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                23533                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          12598                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              10033                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 579                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                579                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           23534                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port          966                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port        69890                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    70856                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port        30336                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port      2319104                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   2349440                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               24113                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     24113    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 24113                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             71940000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1422000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            70914000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           46744                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        22631                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       474.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      3311.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000581000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 8529                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3785                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3785                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3785                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2988                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      610                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      163                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   242240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               63180094.30588879                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     3834000000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1012945.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       211904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7912117.490354368463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 55267976.815534412861                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          474                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         3311                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     12561750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     84466000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26501.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25510.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       211904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          242240                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          3311                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3785                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         7912117                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        55267977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           63180094                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      7912117                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        7912117                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        7912117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       55267977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          63180094                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3785                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           268                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           274                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           291                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          212                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 26059000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               18925000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            97027750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6884.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25634.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3220                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             85.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   432.230216                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   286.813856                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   340.256783                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          112     20.14%     20.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          106     19.06%     39.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           38      6.83%     46.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           83     14.93%     60.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           73     13.13%     74.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           21      3.78%     77.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           13      2.34%     80.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           26      4.68%     84.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           84     15.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          556                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 242240                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                63.180094                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                85.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2434740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1275120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        15822240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 302402880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    364019100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1165759680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1851713760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    482.956778                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3026811250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    127920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    679387750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1599360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           834900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        11202660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 302402880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    207138570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1297869600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1821047970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    474.958646                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3372078500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    127920000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    334120500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3669                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                116                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               116                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3669                       # Transaction distribution (Count)
system.membus.pktCount_system.L2cache.mem_side_port::system.mem_ctrl.port         7570                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.L2cache.mem_side_port::total         7570                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7570                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.L2cache.mem_side_port::system.mem_ctrl.port       242240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.L2cache.mem_side_port::total       242240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   242240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3785                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3785    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3785                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3834119000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             3785000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           20021000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3785                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
