VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
load input std_input
read input std_input
reset input std_input
s_in input std_input
r_read[31:0] input std_input
