[02/13 22:27:56      0s] 
[02/13 22:27:56      0s] Cadence Innovus(TM) Implementation System.
[02/13 22:27:56      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/13 22:27:56      0s] 
[02/13 22:27:56      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/13 22:27:56      0s] Options:	
[02/13 22:27:56      0s] Date:		Sat Feb 13 22:27:56 2021
[02/13 22:27:56      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/13 22:27:56      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/13 22:27:56      0s] 
[02/13 22:27:56      0s] License:
[02/13 22:27:56      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/13 22:27:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/13 22:29:09     20s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/13 22:29:09     20s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/13 22:29:09     20s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/13 22:29:09     20s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/13 22:29:09     20s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/13 22:29:09     20s] @(#)CDS: CPE v17.11-s095
[02/13 22:29:09     20s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/13 22:29:09     20s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/13 22:29:09     20s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/13 22:29:09     20s] @(#)CDS: RCDB 11.10
[02/13 22:29:09     20s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/13 22:29:09     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_32543_localhost.localdomain_isa16_Q1DNuf.

[02/13 22:29:09     20s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/13 22:29:13     21s] 
[02/13 22:29:13     21s] **INFO:  MMMC transition support version v31-84 
[02/13 22:29:13     21s] 
[02/13 22:29:13     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/13 22:29:13     21s] <CMD> suppressMessage ENCEXT-2799
[02/13 22:29:14     22s] <CMD> getDrawView
[02/13 22:29:14     22s] <CMD> loadWorkspace -name Physical
[02/13 22:29:25     23s] <CMD> win
[02/13 22:30:33     25s] <CMD> set init_design_netlisttype verilog
[02/13 22:30:33     25s] <CMD> set init_design_settop 1
[02/13 22:30:33     25s] <CMD> set init_top_cell RISCV_pipeline
[02/13 22:30:33     25s] <CMD> set init_verilog ../netlist/RISCV_pipeline.v
[02/13 22:30:33     25s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[02/13 22:30:33     25s] <CMD> set init_gnd_net VSS
[02/13 22:30:33     25s] <CMD> set init_pwr_net VDD
[02/13 22:31:18     27s] <CMD> set init_design_netlisttype verilog
[02/13 22:31:18     27s] <CMD> set init_design_settop 1
[02/13 22:31:18     27s] <CMD> set init_top_cell RISCV_pipeline
[02/13 22:31:18     27s] <CMD> set init_verilog ../netlist/RISCV_pipeline.v
[02/13 22:31:18     27s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[02/13 22:31:18     27s] <CMD> set init_gnd_net VSS
[02/13 22:31:18     27s] <CMD> set init_pwr_net VDD
[02/13 22:31:44     28s] <CMD> init_design
[02/13 22:31:44     28s] 
[02/13 22:31:44     28s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[02/13 22:31:44     28s] Set DBUPerIGU to M2 pitch 380.
[02/13 22:31:45     28s] 
[02/13 22:31:45     28s] viaInitial starts at Sat Feb 13 22:31:45 2021
viaInitial ends at Sat Feb 13 22:31:45 2021
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.48min, fe_real=3.82min, fe_mem=496.3M) ***
[02/13 22:31:45     28s] #% Begin Load netlist data ... (date=02/13 22:31:45, mem=414.6M)
[02/13 22:31:45     28s] *** Begin netlist parsing (mem=496.3M) ***
[02/13 22:31:45     28s] Created 0 new cells from 0 timing libraries.
[02/13 22:31:45     28s] Reading netlist ...
[02/13 22:31:45     28s] Backslashed names will retain backslash and a trailing blank character.
[02/13 22:31:45     28s] Reading verilog netlist '../netlist/RISCV_pipeline.v'
[02/13 22:31:45     29s] 
[02/13 22:31:45     29s] *** Memory Usage v#1 (Current mem = 504.285M, initial mem = 179.684M) ***
[02/13 22:31:45     29s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=504.3M) ***
[02/13 22:31:45     29s] #% End Load netlist data ... (date=02/13 22:31:45, total cpu=0:00:00.3, real=0:00:00.0, peak res=423.0M, current mem=423.0M)
[02/13 22:31:45     29s] Set top cell to RISCV_pipeline.
[02/13 22:31:47     29s] Hooked 0 DB cells to tlib cells.
[02/13 22:31:47     29s] Starting recursive module instantiation check.
[02/13 22:31:47     29s] No recursion found.
[02/13 22:31:47     29s] Building hierarchical netlist for Cell RISCV_pipeline ...
[02/13 22:31:47     29s] *** Netlist is unique.
[02/13 22:31:47     29s] ** info: there are 135 modules.
[02/13 22:31:47     29s] ** info: there are 15324 stdCell insts.
[02/13 22:31:47     29s] 
[02/13 22:31:47     29s] *** Memory Usage v#1 (Current mem = 517.699M, initial mem = 179.684M) ***
[02/13 22:31:47     29s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/13 22:31:47     29s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/13 22:31:47     29s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/13 22:31:47     29s] Set Default Net Delay as 1000 ps.
[02/13 22:31:47     29s] Set Default Net Load as 0.5 pF. 
[02/13 22:31:47     29s] Set Default Input Pin Transition as 0.1 ps.
[02/13 22:31:47     29s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[02/13 22:31:47     29s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[02/13 22:31:47     29s] Extraction setup Started 
[02/13 22:31:47     29s] 
[02/13 22:31:47     29s] *** Summary of all messages that are not suppressed in this session:
[02/13 22:31:47     29s] Severity  ID               Count  Summary                                  
[02/13 22:31:47     29s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[02/13 22:31:47     29s] *** Message Summary: 1 warning(s), 0 error(s)
[02/13 22:31:47     29s] 
[02/13 22:32:58     32s] <CMD> getIoFlowFlag
[02/13 22:35:02     36s] <CMD> setIoFlowFlag 0
[02/13 22:35:02     36s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1.0 0.6 5.0 5.0 5.0 5.0
[02/13 22:35:02     36s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[02/13 22:35:02     36s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[02/13 22:35:02     36s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[02/13 22:35:02     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/13 22:35:02     36s] <CMD> uiSetTool select
[02/13 22:35:02     36s] <CMD> getIoFlowFlag
[02/13 22:35:02     36s] <CMD> fit
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingOffset 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingThreshold 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingLayers {}
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingOffset 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingThreshold 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingLayers {}
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeWidth 10.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeWidth 10.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingOffset 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingThreshold 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingJogDistance 1.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeRingLayers {}
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeWidth 10.0
[02/13 22:36:34     39s] <CMD> set sprCreateIeStripeThreshold 1.0
[02/13 22:39:16     45s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[02/13 22:39:16     45s] The ring targets are set to core/block ring wires.
[02/13 22:39:16     45s] addRing command will consider rows while creating rings.
[02/13 22:39:16     45s] addRing command will disallow rings to go over rows.
[02/13 22:39:16     45s] addRing command will ignore shorts while creating rings.
[02/13 22:39:16     45s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[02/13 22:39:16     45s] 
[02/13 22:39:16     45s] Ring generation is complete.
[02/13 22:39:16     45s] vias are now being generated.
[02/13 22:39:16     45s] addRing created 8 wires.
[02/13 22:39:16     45s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/13 22:39:16     45s] +--------+----------------+----------------+
[02/13 22:39:16     45s] |  Layer |     Created    |     Deleted    |
[02/13 22:39:16     45s] +--------+----------------+----------------+
[02/13 22:39:16     45s] | metal1 |        4       |       NA       |
[02/13 22:39:16     45s] |  via1  |        8       |        0       |
[02/13 22:39:16     45s] | metal2 |        4       |       NA       |
[02/13 22:39:16     45s] +--------+----------------+----------------+
[02/13 22:42:27     51s] **ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
[02/13 22:43:49     54s] <CMD> clearGlobalNets
[02/13 22:43:49     54s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[02/13 22:43:49     54s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[02/13 22:44:07     55s] <CMD> clearGlobalNets
[02/13 22:44:07     55s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[02/13 22:44:07     55s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[02/13 22:44:59     57s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[02/13 22:44:59     57s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[02/13 22:44:59     57s] *** Begin SPECIAL ROUTE on Sat Feb 13 22:44:59 2021 ***
[02/13 22:44:59     57s] SPECIAL ROUTE ran on directory: /home/isa16/lab3/isa16_lab3/no_abs/innovus
[02/13 22:44:59     57s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] Begin option processing ...
[02/13 22:44:59     57s] srouteConnectPowerBump set to false
[02/13 22:44:59     57s] routeSelectNet set to "VDD VSS"
[02/13 22:44:59     57s] routeSpecial set to true
[02/13 22:44:59     57s] srouteBlockPin set to "useLef"
[02/13 22:44:59     57s] srouteBottomLayerLimit set to 1
[02/13 22:44:59     57s] srouteBottomTargetLayerLimit set to 1
[02/13 22:44:59     57s] srouteConnectConverterPin set to false
[02/13 22:44:59     57s] srouteCrossoverViaBottomLayer set to 1
[02/13 22:44:59     57s] srouteCrossoverViaTopLayer set to 10
[02/13 22:44:59     57s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[02/13 22:44:59     57s] srouteFollowCorePinEnd set to 3
[02/13 22:44:59     57s] srouteJogControl set to "preferWithChanges differentLayer"
[02/13 22:44:59     57s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[02/13 22:44:59     57s] sroutePadPinAllPorts set to true
[02/13 22:44:59     57s] sroutePreserveExistingRoutes set to true
[02/13 22:44:59     57s] srouteRoutePowerBarPortOnBothDir set to true
[02/13 22:44:59     57s] srouteStopBlockPin set to "nearestTarget"
[02/13 22:44:59     57s] srouteTopLayerLimit set to 10
[02/13 22:44:59     57s] srouteTopTargetLayerLimit set to 10
[02/13 22:44:59     57s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1453.00 megs.
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] Reading DB technology information...
[02/13 22:44:59     57s] Finished reading DB technology information.
[02/13 22:44:59     57s] Reading floorplan and netlist information...
[02/13 22:44:59     57s] Finished reading floorplan and netlist information.
[02/13 22:44:59     57s] Read in 20 layers, 10 routing layers, 1 overlap layer
[02/13 22:44:59     57s] Read in 134 macros, 37 used
[02/13 22:44:59     57s] Read in 37 components
[02/13 22:44:59     57s]   37 core components: 37 unplaced, 0 placed, 0 fixed
[02/13 22:44:59     57s] Read in 292 logical pins
[02/13 22:44:59     57s] Read in 292 nets
[02/13 22:44:59     57s] Read in 2 special nets, 2 routed
[02/13 22:44:59     57s] Read in 74 terminals
[02/13 22:44:59     57s] 2 nets selected.
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] Begin power routing ...
[02/13 22:44:59     57s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/13 22:44:59     57s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/13 22:44:59     57s] Type 'man IMPSR-1256' for more detail.
[02/13 22:44:59     57s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/13 22:44:59     57s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/13 22:44:59     57s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/13 22:44:59     57s] Type 'man IMPSR-1256' for more detail.
[02/13 22:44:59     57s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/13 22:44:59     57s] CPU time for FollowPin 0 seconds
[02/13 22:44:59     57s] CPU time for FollowPin 0 seconds
[02/13 22:44:59     57s]   Number of IO ports routed: 0
[02/13 22:44:59     57s]   Number of Block ports routed: 0
[02/13 22:44:59     57s]   Number of Stripe ports routed: 0
[02/13 22:44:59     57s]   Number of Core ports routed: 310
[02/13 22:44:59     57s]   Number of Pad ports routed: 0
[02/13 22:44:59     57s]   Number of Power Bump ports routed: 0
[02/13 22:44:59     57s]   Number of Followpin connections: 155
[02/13 22:44:59     57s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1463.00 megs.
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s]  Begin updating DB with routing results ...
[02/13 22:44:59     57s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/13 22:44:59     57s] Pin and blockage extraction finished
[02/13 22:44:59     57s] 
[02/13 22:44:59     57s] sroute created 465 wires.
[02/13 22:44:59     57s] ViaGen created 310 vias, deleted 0 via to avoid violation.
[02/13 22:44:59     57s] +--------+----------------+----------------+
[02/13 22:44:59     57s] |  Layer |     Created    |     Deleted    |
[02/13 22:44:59     57s] +--------+----------------+----------------+
[02/13 22:44:59     57s] | metal1 |       465      |       NA       |
[02/13 22:44:59     57s] |  via1  |       310      |        0       |
[02/13 22:44:59     57s] +--------+----------------+----------------+
[02/13 22:45:54     59s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[02/13 22:46:04     60s] <CMD> setPlaceMode -fp false
[02/13 22:46:04     60s] <CMD> placeDesign
[02/13 22:46:04     60s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[02/13 22:46:04     60s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[02/13 22:46:04     60s] *** Starting placeDesign default flow ***
[02/13 22:46:04     60s] Deleted 0 physical inst  (cell - / prefix -).
[02/13 22:46:04     60s] *** Starting "NanoPlace(TM) placement v#10 (mem=721.9M)" ...
[02/13 22:46:04     60s] No user setting net weight.
[02/13 22:46:04     60s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/13 22:46:04     60s] Scan chains were not defined.
[02/13 22:46:04     60s] #std cell=15324 (0 fixed + 15324 movable) #block=0 (0 floating + 0 preplaced)
[02/13 22:46:04     60s] #ioInst=0 #net=15437 #term=55985 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=292
[02/13 22:46:04     60s] stdCell: 15324 single + 0 double + 0 multi
[02/13 22:46:04     60s] Total standard cell length = 20.1476 (mm), area = 0.0282 (mm^2)
[02/13 22:46:04     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:46:04     60s] Estimated cell power/ground rail width = 0.197 um
[02/13 22:46:04     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:46:04     60s] Apply auto density screen in pre-place stage.
[02/13 22:46:05     60s] Auto density screen increases utilization from 0.600 to 0.600
[02/13 22:46:05     60s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 723.9M
[02/13 22:46:05     60s] Average module density = 0.600.
[02/13 22:46:05     60s] Density for the design = 0.600.
[02/13 22:46:05     60s]        = stdcell_area 106040 sites (28207 um^2) / alloc_area 176792 sites (47027 um^2).
[02/13 22:46:05     60s] Pin Density = 0.3167.
[02/13 22:46:05     60s]             = total # of pins 55985 / total area 176792.
[02/13 22:46:05     60s] Initial padding reaches pin density 0.510 for top
[02/13 22:46:05     60s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.400
[02/13 22:46:05     60s] Initial padding increases density from 0.600 to 0.950 for top
[02/13 22:46:05     60s] === lastAutoLevel = 9 
[02/13 22:46:05     60s] [adp] 0:1:0:1
[02/13 22:46:05     60s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[02/13 22:46:06     61s] Iteration  1: Total net bbox = 1.197e-08 (3.76e-09 8.22e-09)
[02/13 22:46:06     61s]               Est.  stn bbox = 1.257e-08 (3.94e-09 8.63e-09)
[02/13 22:46:06     61s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 746.3M
[02/13 22:46:06     61s] Iteration  2: Total net bbox = 1.197e-08 (3.76e-09 8.22e-09)
[02/13 22:46:06     61s]               Est.  stn bbox = 1.257e-08 (3.94e-09 8.63e-09)
[02/13 22:46:06     61s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 746.3M
[02/13 22:46:06     61s] exp_mt_sequential is set from setPlaceMode option to 1
[02/13 22:46:06     61s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/13 22:46:06     61s] place_exp_mt_interval set to default 32
[02/13 22:46:06     61s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/13 22:46:08     61s] Iteration  3: Total net bbox = 1.989e+02 (9.27e+01 1.06e+02)
[02/13 22:46:08     61s]               Est.  stn bbox = 2.328e+02 (1.06e+02 1.26e+02)
[02/13 22:46:08     61s]               cpu = 0:00:00.7 real = 0:00:02.0 mem = 766.3M
[02/13 22:46:20     67s] Iteration  4: Total net bbox = 1.962e+05 (9.85e+04 9.78e+04)
[02/13 22:46:20     67s]               Est.  stn bbox = 2.499e+05 (1.23e+05 1.27e+05)
[02/13 22:46:20     67s]               cpu = 0:00:05.9 real = 0:00:12.0 mem = 766.3M
[02/13 22:46:37     75s] Iteration  5: Total net bbox = 1.997e+05 (9.07e+04 1.09e+05)
[02/13 22:46:37     75s]               Est.  stn bbox = 2.584e+05 (1.15e+05 1.43e+05)
[02/13 22:46:37     75s]               cpu = 0:00:07.3 real = 0:00:17.0 mem = 766.3M
[02/13 22:46:58     85s] Iteration  6: Total net bbox = 2.081e+05 (9.79e+04 1.10e+05)
[02/13 22:46:58     85s]               Est.  stn bbox = 2.712e+05 (1.25e+05 1.46e+05)
[02/13 22:46:58     85s]               cpu = 0:00:10.2 real = 0:00:20.0 mem = 770.3M
[02/13 22:46:58     85s] Starting Early Global Route rough congestion estimation: mem = 770.3M
[02/13 22:46:58     85s] (I)       Reading DB...
[02/13 22:46:58     85s] (I)       before initializing RouteDB syMemory usage = 772.0 MB
[02/13 22:46:58     85s] (I)       congestionReportName   : 
[02/13 22:46:58     85s] (I)       layerRangeFor2DCongestion : 
[02/13 22:46:58     85s] (I)       buildTerm2TermWires    : 1
[02/13 22:46:58     85s] (I)       doTrackAssignment      : 1
[02/13 22:46:58     85s] (I)       dumpBookshelfFiles     : 0
[02/13 22:46:58     85s] (I)       numThreads             : 1
[02/13 22:46:58     85s] (I)       bufferingAwareRouting  : false
[02/13 22:46:58     85s] [NR-eGR] honorMsvRouteConstraint: false
[02/13 22:46:58     85s] (I)       honorPin               : false
[02/13 22:46:58     85s] (I)       honorPinGuide          : true
[02/13 22:46:58     85s] (I)       honorPartition         : false
[02/13 22:46:58     85s] (I)       allowPartitionCrossover: false
[02/13 22:46:58     85s] (I)       honorSingleEntry       : true
[02/13 22:46:58     85s] (I)       honorSingleEntryStrong : true
[02/13 22:46:58     85s] (I)       handleViaSpacingRule   : false
[02/13 22:46:58     85s] (I)       handleEolSpacingRule   : false
[02/13 22:46:58     85s] (I)       PDConstraint           : none
[02/13 22:46:58     85s] (I)       expBetterNDRHandling   : false
[02/13 22:46:58     85s] [NR-eGR] honorClockSpecNDR      : 0
[02/13 22:46:58     85s] (I)       routingEffortLevel     : 3
[02/13 22:46:58     85s] (I)       effortLevel            : standard
[02/13 22:46:58     85s] [NR-eGR] minRouteLayer          : 2
[02/13 22:46:58     85s] [NR-eGR] maxRouteLayer          : 127
[02/13 22:46:58     85s] (I)       relaxedTopLayerCeiling : 127
[02/13 22:46:58     85s] (I)       relaxedBottomLayerFloor: 2
[02/13 22:46:58     85s] (I)       numRowsPerGCell        : 10
[02/13 22:46:58     85s] (I)       speedUpLargeDesign     : 0
[02/13 22:46:58     85s] (I)       multiThreadingTA       : 1
[02/13 22:46:58     85s] (I)       blkAwareLayerSwitching : 1
[02/13 22:46:58     85s] (I)       optimizationMode       : false
[02/13 22:46:58     85s] (I)       routeSecondPG          : false
[02/13 22:46:58     85s] (I)       scenicRatioForLayerRelax: 0.00
[02/13 22:46:58     85s] (I)       detourLimitForLayerRelax: 0.00
[02/13 22:46:58     85s] (I)       punchThroughDistance   : 500.00
[02/13 22:46:58     85s] (I)       scenicBound            : 1.15
[02/13 22:46:58     85s] (I)       maxScenicToAvoidBlk    : 100.00
[02/13 22:46:58     85s] (I)       source-to-sink ratio   : 0.00
[02/13 22:46:58     85s] (I)       targetCongestionRatioH : 1.00
[02/13 22:46:58     85s] (I)       targetCongestionRatioV : 1.00
[02/13 22:46:58     85s] (I)       layerCongestionRatio   : 0.70
[02/13 22:46:58     85s] (I)       m1CongestionRatio      : 0.10
[02/13 22:46:58     85s] (I)       m2m3CongestionRatio    : 0.70
[02/13 22:46:58     85s] (I)       localRouteEffort       : 1.00
[02/13 22:46:58     85s] (I)       numSitesBlockedByOneVia: 8.00
[02/13 22:46:58     85s] (I)       supplyScaleFactorH     : 1.00
[02/13 22:46:58     85s] (I)       supplyScaleFactorV     : 1.00
[02/13 22:46:58     85s] (I)       highlight3DOverflowFactor: 0.00
[02/13 22:46:58     85s] (I)       doubleCutViaModelingRatio: 0.00
[02/13 22:46:58     85s] (I)       routeVias              : 
[02/13 22:46:58     85s] (I)       readTROption           : true
[02/13 22:46:58     85s] (I)       extraSpacingFactor     : 1.00
[02/13 22:46:58     85s] [NR-eGR] numTracksPerClockWire  : 0
[02/13 22:46:58     85s] (I)       routeSelectedNetsOnly  : false
[02/13 22:46:58     85s] (I)       clkNetUseMaxDemand     : false
[02/13 22:46:58     85s] (I)       extraDemandForClocks   : 0
[02/13 22:46:58     85s] (I)       steinerRemoveLayers    : false
[02/13 22:46:58     85s] (I)       demoteLayerScenicScale : 1.00
[02/13 22:46:58     85s] (I)       nonpreferLayerCostScale : 100.00
[02/13 22:46:58     85s] (I)       similarTopologyRoutingFast : false
[02/13 22:46:58     85s] (I)       spanningTreeRefinement : false
[02/13 22:46:58     85s] (I)       spanningTreeRefinementAlpha : 0.50
[02/13 22:46:58     85s] (I)       starting read tracks
[02/13 22:46:58     85s] (I)       build grid graph
[02/13 22:46:58     85s] (I)       build grid graph start
[02/13 22:46:58     85s] [NR-eGR] Layer1 has no routable track
[02/13 22:46:58     85s] [NR-eGR] Layer2 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer3 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer4 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer5 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer6 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer7 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer8 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer9 has single uniform track structure
[02/13 22:46:58     85s] [NR-eGR] Layer10 has single uniform track structure
[02/13 22:46:58     85s] (I)       build grid graph end
[02/13 22:46:58     85s] (I)       numViaLayers=10
[02/13 22:46:58     85s] (I)       Reading via via1_8 for layer: 0 
[02/13 22:46:58     85s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:46:58     85s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:46:58     85s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:46:58     85s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:46:58     85s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:46:58     85s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:46:58     85s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:46:58     85s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:46:58     85s] (I)       end build via table
[02/13 22:46:58     85s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=322 numBumpBlks=0 numBoundaryFakeBlks=0
[02/13 22:46:58     85s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/13 22:46:58     85s] (I)       readDataFromPlaceDB
[02/13 22:46:58     85s] (I)       Read net information..
[02/13 22:46:58     85s] [NR-eGR] Read numTotalNets=15275  numIgnoredNets=0
[02/13 22:46:58     85s] (I)       Read testcase time = 0.010 seconds
[02/13 22:46:58     85s] 
[02/13 22:46:58     85s] (I)       read default dcut vias
[02/13 22:46:58     85s] (I)       Reading via via1_4 for layer: 0 
[02/13 22:46:58     85s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:46:58     85s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:46:58     85s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:46:58     85s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:46:58     85s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:46:58     85s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:46:58     85s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:46:58     85s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:46:58     85s] (I)       build grid graph start
[02/13 22:46:58     85s] (I)       build grid graph end
[02/13 22:46:58     85s] (I)       Model blockage into capacity
[02/13 22:46:58     85s] (I)       Read numBlocks=322  numPreroutedWires=0  numCapScreens=0
[02/13 22:46:58     85s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer2 : 5434048800  (2.64%)
[02/13 22:46:58     85s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/13 22:46:58     85s] (I)       Modeling time = 0.000 seconds
[02/13 22:46:58     85s] 
[02/13 22:46:58     85s] (I)       Number of ignored nets = 0
[02/13 22:46:58     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of clock nets = 0.  Ignored: No
[02/13 22:46:58     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of special nets = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/13 22:46:58     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/13 22:46:58     85s] (I)       Before initializing earlyGlobalRoute syMemory usage = 774.4 MB
[02/13 22:46:58     85s] (I)       Ndr track 0 does not exist
[02/13 22:46:58     85s] (I)       Layer1  viaCost=200.00
[02/13 22:46:58     85s] (I)       Layer2  viaCost=200.00
[02/13 22:46:58     85s] (I)       Layer3  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer4  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer5  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer6  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer7  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer8  viaCost=100.00
[02/13 22:46:58     85s] (I)       Layer9  viaCost=100.00
[02/13 22:46:58     85s] (I)       ---------------------Grid Graph Info--------------------
[02/13 22:46:58     85s] (I)       routing area        :  (0, 0) - (456760, 451360)
[02/13 22:46:58     85s] (I)       core area           :  (10260, 10080) - (446500, 441280)
[02/13 22:46:58     85s] (I)       Site Width          :   380  (dbu)
[02/13 22:46:58     85s] (I)       Row Height          :  2800  (dbu)
[02/13 22:46:58     85s] (I)       GCell Width         : 28000  (dbu)
[02/13 22:46:58     85s] (I)       GCell Height        : 28000  (dbu)
[02/13 22:46:58     85s] (I)       grid                :    17    17    10
[02/13 22:46:58     85s] (I)       vertical capacity   :     0 28000     0 28000     0 28000     0 28000     0 28000
[02/13 22:46:58     85s] (I)       horizontal capacity :     0     0 28000     0 28000     0 28000     0 28000     0
[02/13 22:46:58     85s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/13 22:46:58     85s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/13 22:46:58     85s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/13 22:46:58     85s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/13 22:46:58     85s] (I)       Num tracks per GCell: 103.70 73.68 100.00 50.00 50.00 50.00 16.67 16.67  8.75  8.33
[02/13 22:46:58     85s] (I)       Total num of tracks :     0  1202  1612   815   805   815   268   271   140   135
[02/13 22:46:58     85s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/13 22:46:58     85s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/13 22:46:58     85s] (I)       --------------------------------------------------------
[02/13 22:46:58     85s] 
[02/13 22:46:58     85s] [NR-eGR] ============ Routing rule table ============
[02/13 22:46:58     85s] [NR-eGR] Rule id 0. Nets 15275 
[02/13 22:46:58     85s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/13 22:46:58     85s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/13 22:46:58     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:46:58     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:46:58     85s] [NR-eGR] ========================================
[02/13 22:46:58     85s] [NR-eGR] 
[02/13 22:46:58     85s] (I)       After initializing earlyGlobalRoute syMemory usage = 774.4 MB
[02/13 22:46:58     85s] (I)       Loading and dumping file time : 0.11 seconds
[02/13 22:46:58     85s] (I)       ============= Initialization =============
[02/13 22:46:58     85s] (I)       numLocalWires=58207  numGlobalNetBranches=14901  numLocalNetBranches=14249
[02/13 22:46:58     85s] (I)       totalPins=55531  totalGlobalPin=16337 (29.42%)
[02/13 22:46:58     85s] (I)       total 2D Cap : 102623 = (48025 H, 54598 V)
[02/13 22:46:58     85s] (I)       ============  Phase 1a Route ============
[02/13 22:46:58     85s] (I)       Phase 1a runs 0.01 seconds
[02/13 22:46:58     85s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/13 22:46:58     85s] (I)       Usage: 17213 = (8542 H, 8671 V) = (17.79% H, 15.88% V) = (1.196e+05um H, 1.214e+05um V)
[02/13 22:46:58     85s] (I)       
[02/13 22:46:58     85s] (I)       ============  Phase 1b Route ============
[02/13 22:46:58     85s] (I)       Usage: 17213 = (8542 H, 8671 V) = (17.79% H, 15.88% V) = (1.196e+05um H, 1.214e+05um V)
[02/13 22:46:58     85s] (I)       
[02/13 22:46:58     85s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/13 22:46:58     85s] 
[02/13 22:46:58     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/13 22:46:58     85s] Finished Early Global Route rough congestion estimation: mem = 774.4M
[02/13 22:46:58     85s] earlyGlobalRoute rough estimation gcell size 10 row height
[02/13 22:46:58     85s] Congestion driven padding in post-place stage.
[02/13 22:46:58     85s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/13 22:46:58     85s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 774.4M
[02/13 22:46:58     86s] Global placement CDP skipped at cutLevel 7.
[02/13 22:46:59     86s] Iteration  7: Total net bbox = 2.600e+05 (1.16e+05 1.44e+05)
[02/13 22:46:59     86s]               Est.  stn bbox = 3.246e+05 (1.44e+05 1.80e+05)
[02/13 22:46:59     86s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 774.4M
[02/13 22:46:59     86s] Iteration  8: Total net bbox = 2.600e+05 (1.16e+05 1.44e+05)
[02/13 22:46:59     86s]               Est.  stn bbox = 3.246e+05 (1.44e+05 1.80e+05)
[02/13 22:46:59     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 774.4M
[02/13 22:47:20     97s] Starting Early Global Route rough congestion estimation: mem = 774.4M
[02/13 22:47:20     97s] (I)       Reading DB...
[02/13 22:47:21     97s] (I)       before initializing RouteDB syMemory usage = 774.4 MB
[02/13 22:47:21     97s] (I)       congestionReportName   : 
[02/13 22:47:21     97s] (I)       layerRangeFor2DCongestion : 
[02/13 22:47:21     97s] (I)       buildTerm2TermWires    : 1
[02/13 22:47:21     97s] (I)       doTrackAssignment      : 1
[02/13 22:47:21     97s] (I)       dumpBookshelfFiles     : 0
[02/13 22:47:21     97s] (I)       numThreads             : 1
[02/13 22:47:21     97s] (I)       bufferingAwareRouting  : false
[02/13 22:47:21     97s] [NR-eGR] honorMsvRouteConstraint: false
[02/13 22:47:21     97s] (I)       honorPin               : false
[02/13 22:47:21     97s] (I)       honorPinGuide          : true
[02/13 22:47:21     97s] (I)       honorPartition         : false
[02/13 22:47:21     97s] (I)       allowPartitionCrossover: false
[02/13 22:47:21     97s] (I)       honorSingleEntry       : true
[02/13 22:47:21     97s] (I)       honorSingleEntryStrong : true
[02/13 22:47:21     97s] (I)       handleViaSpacingRule   : false
[02/13 22:47:21     97s] (I)       handleEolSpacingRule   : false
[02/13 22:47:21     97s] (I)       PDConstraint           : none
[02/13 22:47:21     97s] (I)       expBetterNDRHandling   : false
[02/13 22:47:21     97s] [NR-eGR] honorClockSpecNDR      : 0
[02/13 22:47:21     97s] (I)       routingEffortLevel     : 3
[02/13 22:47:21     97s] (I)       effortLevel            : standard
[02/13 22:47:21     97s] [NR-eGR] minRouteLayer          : 2
[02/13 22:47:21     97s] [NR-eGR] maxRouteLayer          : 127
[02/13 22:47:21     97s] (I)       relaxedTopLayerCeiling : 127
[02/13 22:47:21     97s] (I)       relaxedBottomLayerFloor: 2
[02/13 22:47:21     97s] (I)       numRowsPerGCell        : 5
[02/13 22:47:21     97s] (I)       speedUpLargeDesign     : 0
[02/13 22:47:21     97s] (I)       multiThreadingTA       : 1
[02/13 22:47:21     97s] (I)       blkAwareLayerSwitching : 1
[02/13 22:47:21     97s] (I)       optimizationMode       : false
[02/13 22:47:21     97s] (I)       routeSecondPG          : false
[02/13 22:47:21     97s] (I)       scenicRatioForLayerRelax: 0.00
[02/13 22:47:21     97s] (I)       detourLimitForLayerRelax: 0.00
[02/13 22:47:21     97s] (I)       punchThroughDistance   : 500.00
[02/13 22:47:21     97s] (I)       scenicBound            : 1.15
[02/13 22:47:21     97s] (I)       maxScenicToAvoidBlk    : 100.00
[02/13 22:47:21     97s] (I)       source-to-sink ratio   : 0.00
[02/13 22:47:21     97s] (I)       targetCongestionRatioH : 1.00
[02/13 22:47:21     97s] (I)       targetCongestionRatioV : 1.00
[02/13 22:47:21     97s] (I)       layerCongestionRatio   : 0.70
[02/13 22:47:21     97s] (I)       m1CongestionRatio      : 0.10
[02/13 22:47:21     97s] (I)       m2m3CongestionRatio    : 0.70
[02/13 22:47:21     97s] (I)       localRouteEffort       : 1.00
[02/13 22:47:21     97s] (I)       numSitesBlockedByOneVia: 8.00
[02/13 22:47:21     97s] (I)       supplyScaleFactorH     : 1.00
[02/13 22:47:21     97s] (I)       supplyScaleFactorV     : 1.00
[02/13 22:47:21     97s] (I)       highlight3DOverflowFactor: 0.00
[02/13 22:47:21     97s] (I)       doubleCutViaModelingRatio: 0.00
[02/13 22:47:21     97s] (I)       routeVias              : 
[02/13 22:47:21     97s] (I)       readTROption           : true
[02/13 22:47:21     97s] (I)       extraSpacingFactor     : 1.00
[02/13 22:47:21     97s] [NR-eGR] numTracksPerClockWire  : 0
[02/13 22:47:21     97s] (I)       routeSelectedNetsOnly  : false
[02/13 22:47:21     97s] (I)       clkNetUseMaxDemand     : false
[02/13 22:47:21     97s] (I)       extraDemandForClocks   : 0
[02/13 22:47:21     97s] (I)       steinerRemoveLayers    : false
[02/13 22:47:21     97s] (I)       demoteLayerScenicScale : 1.00
[02/13 22:47:21     97s] (I)       nonpreferLayerCostScale : 100.00
[02/13 22:47:21     97s] (I)       similarTopologyRoutingFast : false
[02/13 22:47:21     97s] (I)       spanningTreeRefinement : false
[02/13 22:47:21     97s] (I)       spanningTreeRefinementAlpha : 0.50
[02/13 22:47:21     97s] (I)       starting read tracks
[02/13 22:47:21     97s] (I)       build grid graph
[02/13 22:47:21     97s] (I)       build grid graph start
[02/13 22:47:21     97s] [NR-eGR] Layer1 has no routable track
[02/13 22:47:21     97s] [NR-eGR] Layer2 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer3 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer4 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer5 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer6 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer7 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer8 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer9 has single uniform track structure
[02/13 22:47:21     97s] [NR-eGR] Layer10 has single uniform track structure
[02/13 22:47:21     97s] (I)       build grid graph end
[02/13 22:47:21     97s] (I)       numViaLayers=10
[02/13 22:47:21     97s] (I)       Reading via via1_8 for layer: 0 
[02/13 22:47:21     97s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:47:21     97s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:47:21     97s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:47:21     97s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:47:21     97s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:47:21     97s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:47:21     97s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:47:21     97s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:47:21     97s] (I)       end build via table
[02/13 22:47:21     97s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=322 numBumpBlks=0 numBoundaryFakeBlks=0
[02/13 22:47:21     97s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/13 22:47:21     97s] (I)       readDataFromPlaceDB
[02/13 22:47:21     97s] (I)       Read net information..
[02/13 22:47:21     97s] [NR-eGR] Read numTotalNets=15275  numIgnoredNets=0
[02/13 22:47:21     97s] (I)       Read testcase time = 0.010 seconds
[02/13 22:47:21     97s] 
[02/13 22:47:21     97s] (I)       read default dcut vias
[02/13 22:47:21     97s] (I)       Reading via via1_4 for layer: 0 
[02/13 22:47:21     97s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:47:21     97s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:47:21     97s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:47:21     97s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:47:21     97s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:47:21     97s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:47:21     97s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:47:21     97s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:47:21     97s] (I)       build grid graph start
[02/13 22:47:21     97s] (I)       build grid graph end
[02/13 22:47:21     97s] (I)       Model blockage into capacity
[02/13 22:47:21     97s] (I)       Read numBlocks=322  numPreroutedWires=0  numCapScreens=0
[02/13 22:47:21     97s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer2 : 5434048800  (2.64%)
[02/13 22:47:21     97s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/13 22:47:21     97s] (I)       Modeling time = 0.000 seconds
[02/13 22:47:21     97s] 
[02/13 22:47:21     97s] (I)       Number of ignored nets = 0
[02/13 22:47:21     97s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of clock nets = 0.  Ignored: No
[02/13 22:47:21     97s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of special nets = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/13 22:47:21     97s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/13 22:47:21     97s] (I)       Before initializing earlyGlobalRoute syMemory usage = 776.9 MB
[02/13 22:47:21     97s] (I)       Ndr track 0 does not exist
[02/13 22:47:21     97s] (I)       Layer1  viaCost=200.00
[02/13 22:47:21     97s] (I)       Layer2  viaCost=200.00
[02/13 22:47:21     97s] (I)       Layer3  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer4  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer5  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer6  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer7  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer8  viaCost=100.00
[02/13 22:47:21     97s] (I)       Layer9  viaCost=100.00
[02/13 22:47:21     97s] (I)       ---------------------Grid Graph Info--------------------
[02/13 22:47:21     97s] (I)       routing area        :  (0, 0) - (456760, 451360)
[02/13 22:47:21     97s] (I)       core area           :  (10260, 10080) - (446500, 441280)
[02/13 22:47:21     97s] (I)       Site Width          :   380  (dbu)
[02/13 22:47:21     97s] (I)       Row Height          :  2800  (dbu)
[02/13 22:47:21     97s] (I)       GCell Width         : 14000  (dbu)
[02/13 22:47:21     97s] (I)       GCell Height        : 14000  (dbu)
[02/13 22:47:21     97s] (I)       grid                :    33    33    10
[02/13 22:47:21     97s] (I)       vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[02/13 22:47:21     97s] (I)       horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[02/13 22:47:21     97s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/13 22:47:21     97s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/13 22:47:21     97s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/13 22:47:21     97s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/13 22:47:21     97s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[02/13 22:47:21     97s] (I)       Total num of tracks :     0  1202  1612   815   805   815   268   271   140   135
[02/13 22:47:21     97s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/13 22:47:21     97s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/13 22:47:21     97s] (I)       --------------------------------------------------------
[02/13 22:47:21     97s] 
[02/13 22:47:21     97s] [NR-eGR] ============ Routing rule table ============
[02/13 22:47:21     97s] [NR-eGR] Rule id 0. Nets 15275 
[02/13 22:47:21     97s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/13 22:47:21     97s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/13 22:47:21     97s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:47:21     97s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:47:21     97s] [NR-eGR] ========================================
[02/13 22:47:21     97s] [NR-eGR] 
[02/13 22:47:21     97s] (I)       After initializing earlyGlobalRoute syMemory usage = 776.9 MB
[02/13 22:47:21     97s] (I)       Loading and dumping file time : 0.13 seconds
[02/13 22:47:21     97s] (I)       ============= Initialization =============
[02/13 22:47:21     97s] (I)       numLocalWires=43101  numGlobalNetBranches=12311  numLocalNetBranches=9285
[02/13 22:47:21     97s] (I)       totalPins=55531  totalGlobalPin=26452 (47.63%)
[02/13 22:47:21     97s] (I)       total 2D Cap : 199185 = (93225 H, 105960 V)
[02/13 22:47:21     97s] (I)       ============  Phase 1a Route ============
[02/13 22:47:21     97s] (I)       Phase 1a runs 0.01 seconds
[02/13 22:47:21     97s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/13 22:47:21     97s] (I)       Usage: 37834 = (18835 H, 18999 V) = (20.20% H, 17.93% V) = (1.318e+05um H, 1.330e+05um V)
[02/13 22:47:21     97s] (I)       
[02/13 22:47:21     97s] (I)       ============  Phase 1b Route ============
[02/13 22:47:21     97s] (I)       Usage: 37834 = (18835 H, 18999 V) = (20.20% H, 17.93% V) = (1.318e+05um H, 1.330e+05um V)
[02/13 22:47:21     97s] (I)       
[02/13 22:47:21     97s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/13 22:47:21     97s] 
[02/13 22:47:21     97s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/13 22:47:21     97s] Finished Early Global Route rough congestion estimation: mem = 776.9M
[02/13 22:47:21     97s] earlyGlobalRoute rough estimation gcell size 5 row height
[02/13 22:47:21     97s] Congestion driven padding in post-place stage.
[02/13 22:47:21     97s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/13 22:47:21     97s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 776.9M
[02/13 22:47:22     98s] Global placement CDP skipped at cutLevel 9.
[02/13 22:47:22     98s] Iteration  9: Total net bbox = 2.700e+05 (1.24e+05 1.47e+05)
[02/13 22:47:22     98s]               Est.  stn bbox = 3.374e+05 (1.53e+05 1.84e+05)
[02/13 22:47:22     98s]               cpu = 0:00:12.3 real = 0:00:23.0 mem = 776.9M
[02/13 22:47:22     98s] Iteration 10: Total net bbox = 2.700e+05 (1.24e+05 1.47e+05)
[02/13 22:47:22     98s]               Est.  stn bbox = 3.374e+05 (1.53e+05 1.84e+05)
[02/13 22:47:22     98s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 776.9M
[02/13 22:47:38    107s] Starting Early Global Route rough congestion estimation: mem = 776.9M
[02/13 22:47:38    107s] (I)       Reading DB...
[02/13 22:47:38    107s] (I)       before initializing RouteDB syMemory usage = 776.9 MB
[02/13 22:47:38    107s] (I)       congestionReportName   : 
[02/13 22:47:38    107s] (I)       layerRangeFor2DCongestion : 
[02/13 22:47:38    107s] (I)       buildTerm2TermWires    : 1
[02/13 22:47:38    107s] (I)       doTrackAssignment      : 1
[02/13 22:47:38    107s] (I)       dumpBookshelfFiles     : 0
[02/13 22:47:38    107s] (I)       numThreads             : 1
[02/13 22:47:38    107s] (I)       bufferingAwareRouting  : false
[02/13 22:47:38    107s] [NR-eGR] honorMsvRouteConstraint: false
[02/13 22:47:38    107s] (I)       honorPin               : false
[02/13 22:47:38    107s] (I)       honorPinGuide          : true
[02/13 22:47:38    107s] (I)       honorPartition         : false
[02/13 22:47:38    107s] (I)       allowPartitionCrossover: false
[02/13 22:47:38    107s] (I)       honorSingleEntry       : true
[02/13 22:47:38    107s] (I)       honorSingleEntryStrong : true
[02/13 22:47:38    107s] (I)       handleViaSpacingRule   : false
[02/13 22:47:38    107s] (I)       handleEolSpacingRule   : false
[02/13 22:47:38    107s] (I)       PDConstraint           : none
[02/13 22:47:38    107s] (I)       expBetterNDRHandling   : false
[02/13 22:47:38    107s] [NR-eGR] honorClockSpecNDR      : 0
[02/13 22:47:38    107s] (I)       routingEffortLevel     : 3
[02/13 22:47:38    107s] (I)       effortLevel            : standard
[02/13 22:47:38    107s] [NR-eGR] minRouteLayer          : 2
[02/13 22:47:38    107s] [NR-eGR] maxRouteLayer          : 127
[02/13 22:47:38    107s] (I)       relaxedTopLayerCeiling : 127
[02/13 22:47:38    107s] (I)       relaxedBottomLayerFloor: 2
[02/13 22:47:38    107s] (I)       numRowsPerGCell        : 3
[02/13 22:47:38    107s] (I)       speedUpLargeDesign     : 0
[02/13 22:47:38    107s] (I)       multiThreadingTA       : 1
[02/13 22:47:38    107s] (I)       blkAwareLayerSwitching : 1
[02/13 22:47:38    107s] (I)       optimizationMode       : false
[02/13 22:47:38    107s] (I)       routeSecondPG          : false
[02/13 22:47:38    107s] (I)       scenicRatioForLayerRelax: 0.00
[02/13 22:47:38    107s] (I)       detourLimitForLayerRelax: 0.00
[02/13 22:47:38    107s] (I)       punchThroughDistance   : 500.00
[02/13 22:47:38    107s] (I)       scenicBound            : 1.15
[02/13 22:47:38    107s] (I)       maxScenicToAvoidBlk    : 100.00
[02/13 22:47:38    107s] (I)       source-to-sink ratio   : 0.00
[02/13 22:47:38    107s] (I)       targetCongestionRatioH : 1.00
[02/13 22:47:38    107s] (I)       targetCongestionRatioV : 1.00
[02/13 22:47:38    107s] (I)       layerCongestionRatio   : 0.70
[02/13 22:47:38    107s] (I)       m1CongestionRatio      : 0.10
[02/13 22:47:38    107s] (I)       m2m3CongestionRatio    : 0.70
[02/13 22:47:38    107s] (I)       localRouteEffort       : 1.00
[02/13 22:47:38    107s] (I)       numSitesBlockedByOneVia: 8.00
[02/13 22:47:38    107s] (I)       supplyScaleFactorH     : 1.00
[02/13 22:47:38    107s] (I)       supplyScaleFactorV     : 1.00
[02/13 22:47:38    107s] (I)       highlight3DOverflowFactor: 0.00
[02/13 22:47:38    107s] (I)       doubleCutViaModelingRatio: 0.00
[02/13 22:47:38    107s] (I)       routeVias              : 
[02/13 22:47:38    107s] (I)       readTROption           : true
[02/13 22:47:38    107s] (I)       extraSpacingFactor     : 1.00
[02/13 22:47:38    107s] [NR-eGR] numTracksPerClockWire  : 0
[02/13 22:47:38    107s] (I)       routeSelectedNetsOnly  : false
[02/13 22:47:38    107s] (I)       clkNetUseMaxDemand     : false
[02/13 22:47:38    107s] (I)       extraDemandForClocks   : 0
[02/13 22:47:38    107s] (I)       steinerRemoveLayers    : false
[02/13 22:47:38    107s] (I)       demoteLayerScenicScale : 1.00
[02/13 22:47:38    107s] (I)       nonpreferLayerCostScale : 100.00
[02/13 22:47:38    107s] (I)       similarTopologyRoutingFast : false
[02/13 22:47:38    107s] (I)       spanningTreeRefinement : false
[02/13 22:47:38    107s] (I)       spanningTreeRefinementAlpha : 0.50
[02/13 22:47:38    107s] (I)       starting read tracks
[02/13 22:47:38    107s] (I)       build grid graph
[02/13 22:47:38    107s] (I)       build grid graph start
[02/13 22:47:38    107s] [NR-eGR] Layer1 has no routable track
[02/13 22:47:38    107s] [NR-eGR] Layer2 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer3 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer4 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer5 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer6 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer7 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer8 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer9 has single uniform track structure
[02/13 22:47:38    107s] [NR-eGR] Layer10 has single uniform track structure
[02/13 22:47:38    107s] (I)       build grid graph end
[02/13 22:47:38    107s] (I)       numViaLayers=10
[02/13 22:47:38    107s] (I)       Reading via via1_8 for layer: 0 
[02/13 22:47:38    107s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:47:38    107s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:47:38    107s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:47:38    107s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:47:38    107s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:47:38    107s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:47:38    107s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:47:38    107s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:47:38    107s] (I)       end build via table
[02/13 22:47:38    107s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=322 numBumpBlks=0 numBoundaryFakeBlks=0
[02/13 22:47:38    107s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/13 22:47:38    107s] (I)       readDataFromPlaceDB
[02/13 22:47:38    107s] (I)       Read net information..
[02/13 22:47:38    107s] [NR-eGR] Read numTotalNets=15275  numIgnoredNets=0
[02/13 22:47:38    107s] (I)       Read testcase time = 0.010 seconds
[02/13 22:47:38    107s] 
[02/13 22:47:38    107s] (I)       read default dcut vias
[02/13 22:47:38    107s] (I)       Reading via via1_4 for layer: 0 
[02/13 22:47:38    107s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:47:38    107s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:47:38    107s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:47:38    107s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:47:38    107s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:47:38    107s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:47:38    107s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:47:38    107s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:47:38    107s] (I)       build grid graph start
[02/13 22:47:38    107s] (I)       build grid graph end
[02/13 22:47:38    107s] (I)       Model blockage into capacity
[02/13 22:47:38    107s] (I)       Read numBlocks=322  numPreroutedWires=0  numCapScreens=0
[02/13 22:47:38    107s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer2 : 5434048800  (2.64%)
[02/13 22:47:38    107s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/13 22:47:38    107s] (I)       Modeling time = 0.000 seconds
[02/13 22:47:38    107s] 
[02/13 22:47:38    107s] (I)       Number of ignored nets = 0
[02/13 22:47:38    107s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of clock nets = 0.  Ignored: No
[02/13 22:47:38    107s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of special nets = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/13 22:47:38    107s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/13 22:47:38    107s] (I)       Before initializing earlyGlobalRoute syMemory usage = 776.9 MB
[02/13 22:47:38    107s] (I)       Ndr track 0 does not exist
[02/13 22:47:38    107s] (I)       Layer1  viaCost=200.00
[02/13 22:47:38    107s] (I)       Layer2  viaCost=200.00
[02/13 22:47:38    107s] (I)       Layer3  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer4  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer5  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer6  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer7  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer8  viaCost=100.00
[02/13 22:47:38    107s] (I)       Layer9  viaCost=100.00
[02/13 22:47:38    107s] (I)       ---------------------Grid Graph Info--------------------
[02/13 22:47:38    107s] (I)       routing area        :  (0, 0) - (456760, 451360)
[02/13 22:47:38    107s] (I)       core area           :  (10260, 10080) - (446500, 441280)
[02/13 22:47:38    107s] (I)       Site Width          :   380  (dbu)
[02/13 22:47:38    107s] (I)       Row Height          :  2800  (dbu)
[02/13 22:47:38    107s] (I)       GCell Width         :  8400  (dbu)
[02/13 22:47:38    107s] (I)       GCell Height        :  8400  (dbu)
[02/13 22:47:38    107s] (I)       grid                :    55    54    10
[02/13 22:47:38    107s] (I)       vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[02/13 22:47:38    107s] (I)       horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[02/13 22:47:38    107s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/13 22:47:38    107s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/13 22:47:38    107s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/13 22:47:38    107s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/13 22:47:38    107s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[02/13 22:47:38    107s] (I)       Total num of tracks :     0  1202  1612   815   805   815   268   271   140   135
[02/13 22:47:38    107s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/13 22:47:38    107s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/13 22:47:38    107s] (I)       --------------------------------------------------------
[02/13 22:47:38    107s] 
[02/13 22:47:38    107s] [NR-eGR] ============ Routing rule table ============
[02/13 22:47:38    107s] [NR-eGR] Rule id 0. Nets 15275 
[02/13 22:47:38    107s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/13 22:47:38    107s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/13 22:47:38    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:47:38    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:47:38    107s] [NR-eGR] ========================================
[02/13 22:47:38    107s] [NR-eGR] 
[02/13 22:47:38    107s] (I)       After initializing earlyGlobalRoute syMemory usage = 776.9 MB
[02/13 22:47:38    107s] (I)       Loading and dumping file time : 0.12 seconds
[02/13 22:47:38    107s] (I)       ============= Initialization =============
[02/13 22:47:39    107s] (I)       numLocalWires=32173  numGlobalNetBranches=9233  numLocalNetBranches=6874
[02/13 22:47:39    107s] (I)       totalPins=55531  totalGlobalPin=33571 (60.45%)
[02/13 22:47:39    107s] (I)       total 2D Cap : 328741 = (155375 H, 173366 V)
[02/13 22:47:39    107s] (I)       ============  Phase 1a Route ============
[02/13 22:47:39    107s] (I)       Phase 1a runs 0.02 seconds
[02/13 22:47:39    107s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/13 22:47:39    107s] (I)       Usage: 64039 = (31967 H, 32072 V) = (20.57% H, 18.50% V) = (1.343e+05um H, 1.347e+05um V)
[02/13 22:47:39    107s] (I)       
[02/13 22:47:39    107s] (I)       ============  Phase 1b Route ============
[02/13 22:47:39    107s] (I)       Usage: 64039 = (31967 H, 32072 V) = (20.57% H, 18.50% V) = (1.343e+05um H, 1.347e+05um V)
[02/13 22:47:39    107s] (I)       
[02/13 22:47:39    107s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/13 22:47:39    107s] 
[02/13 22:47:39    107s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/13 22:47:39    107s] Finished Early Global Route rough congestion estimation: mem = 776.9M
[02/13 22:47:39    107s] earlyGlobalRoute rough estimation gcell size 3 row height
[02/13 22:47:39    107s] Congestion driven padding in post-place stage.
[02/13 22:47:39    107s] Congestion driven padding increases utilization from 0.950 to 0.950
[02/13 22:47:39    107s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 776.9M
[02/13 22:47:40    107s] Global placement CDP skipped at cutLevel 11.
[02/13 22:47:40    107s] Iteration 11: Total net bbox = 2.725e+05 (1.25e+05 1.47e+05)
[02/13 22:47:40    107s]               Est.  stn bbox = 3.401e+05 (1.55e+05 1.85e+05)
[02/13 22:47:40    107s]               cpu = 0:00:09.4 real = 0:00:18.0 mem = 776.9M
[02/13 22:47:40    107s] Iteration 12: Total net bbox = 2.725e+05 (1.25e+05 1.47e+05)
[02/13 22:47:40    107s]               Est.  stn bbox = 3.401e+05 (1.55e+05 1.85e+05)
[02/13 22:47:40    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 776.9M
[02/13 22:48:11    124s] Iteration 13: Total net bbox = 2.833e+05 (1.29e+05 1.54e+05)
[02/13 22:48:11    124s]               Est.  stn bbox = 3.499e+05 (1.58e+05 1.92e+05)
[02/13 22:48:11    124s]               cpu = 0:00:17.1 real = 0:00:31.0 mem = 780.8M
[02/13 22:48:11    124s] Iteration 14: Total net bbox = 2.833e+05 (1.29e+05 1.54e+05)
[02/13 22:48:11    124s]               Est.  stn bbox = 3.499e+05 (1.58e+05 1.92e+05)
[02/13 22:48:11    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 780.8M
[02/13 22:48:11    124s] *** cost = 2.833e+05 (1.29e+05 1.54e+05) (cpu for global=0:01:04) real=0:02:06***
[02/13 22:48:11    124s] Solver runtime cpu: 0:00:59.9 real: 0:01:57
[02/13 22:48:11    124s] Core Placement runtime cpu: 0:01:03 real: 0:02:03
[02/13 22:48:11    124s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/13 22:48:11    124s] Type 'man IMPSP-9025' for more detail.
[02/13 22:48:11    124s] #spOpts: mergeVia=F 
[02/13 22:48:11    125s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:48:11    125s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:48:11    125s] *** Starting refinePlace (0:02:05 mem=780.8M) ***
[02/13 22:48:11    125s] Total net bbox length = 2.833e+05 (1.294e+05 1.539e+05) (ext = 4.711e+04)
[02/13 22:48:11    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/13 22:48:12    125s] Starting refinePlace ...
[02/13 22:48:12    125s] default core: bins with density >  0.75 = 4.69 % ( 12 / 256 )
[02/13 22:48:12    125s] Density distribution unevenness ratio = 5.671%
[02/13 22:48:13    125s]   Spread Effort: high, standalone mode, useDDP on.
[02/13 22:48:13    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=780.8MB) @(0:02:05 - 0:02:06).
[02/13 22:48:13    125s] Move report: preRPlace moves 15324 insts, mean move: 0.44 um, max move: 3.26 um
[02/13 22:48:13    125s] 	Max move on inst (ALUop_1_reg_1_): (49.58, 92.58) --> (48.45, 90.44)
[02/13 22:48:13    125s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[02/13 22:48:13    125s] wireLenOptFixPriorityInst 0 inst fixed
[02/13 22:48:13    125s] Placement tweakage begins.
[02/13 22:48:13    125s] wire length = 2.948e+05
[02/13 22:48:22    130s] wire length = 2.869e+05
[02/13 22:48:22    130s] Placement tweakage ends.
[02/13 22:48:22    130s] Move report: tweak moves 3437 insts, mean move: 2.27 um, max move: 26.39 um
[02/13 22:48:22    130s] 	Max move on inst (ID_STAGE_RF_U428): (129.01, 125.44) --> (133.00, 103.04)
[02/13 22:48:22    130s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.0, real=0:00:09.0, mem=780.8MB) @(0:02:06 - 0:02:11).
[02/13 22:48:23    131s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/13 22:48:23    131s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=780.8MB) @(0:02:11 - 0:02:11).
[02/13 22:48:23    131s] Move report: Detail placement moves 15324 insts, mean move: 0.89 um, max move: 25.91 um
[02/13 22:48:23    131s] 	Max move on inst (ID_STAGE_RF_U428): (129.06, 125.01) --> (133.00, 103.04)
[02/13 22:48:23    131s] 	Runtime: CPU: 0:00:05.9 REAL: 0:00:11.0 MEM: 780.8MB
[02/13 22:48:23    131s] Statistics of distance of Instance movement in refine placement:
[02/13 22:48:23    131s]   maximum (X+Y) =        25.91 um
[02/13 22:48:23    131s]   inst (ID_STAGE_RF_U428) with max move: (129.063, 125.012) -> (133, 103.04)
[02/13 22:48:23    131s]   mean    (X+Y) =         0.89 um
[02/13 22:48:23    131s] Total instances flipped for WireLenOpt: 1350
[02/13 22:48:23    131s] Summary Report:
[02/13 22:48:23    131s] Instances move: 15324 (out of 15324 movable)
[02/13 22:48:23    131s] Instances flipped: 0
[02/13 22:48:23    131s] Mean displacement: 0.89 um
[02/13 22:48:23    131s] Max displacement: 25.91 um (Instance: ID_STAGE_RF_U428) (129.063, 125.012) -> (133, 103.04)
[02/13 22:48:23    131s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[02/13 22:48:23    131s] Total instances moved : 15324
[02/13 22:48:23    131s] Total net bbox length = 2.784e+05 (1.241e+05 1.544e+05) (ext = 4.665e+04)
[02/13 22:48:23    131s] Runtime: CPU: 0:00:06.0 REAL: 0:00:12.0 MEM: 780.8MB
[02/13 22:48:23    131s] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:12.0, mem=780.8MB) @(0:02:05 - 0:02:11).
[02/13 22:48:23    131s] *** Finished refinePlace (0:02:11 mem=780.8M) ***
[02/13 22:48:23    131s] *** End of Placement (cpu=0:01:10, real=0:02:19, mem=780.8M) ***
[02/13 22:48:23    131s] #spOpts: mergeVia=F 
[02/13 22:48:23    131s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:48:24    131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:48:24    131s] default core: bins with density >  0.75 = 3.52 % ( 9 / 256 )
[02/13 22:48:24    131s] Density distribution unevenness ratio = 5.654%
[02/13 22:48:24    131s] Starting congestion repair ...
[02/13 22:48:24    131s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/13 22:48:24    131s] Starting Early Global Route congestion estimation: mem = 780.8M
[02/13 22:48:24    131s] (I)       Reading DB...
[02/13 22:48:24    131s] (I)       before initializing RouteDB syMemory usage = 780.8 MB
[02/13 22:48:24    131s] (I)       congestionReportName   : 
[02/13 22:48:24    131s] (I)       layerRangeFor2DCongestion : 
[02/13 22:48:24    131s] (I)       buildTerm2TermWires    : 1
[02/13 22:48:24    131s] (I)       doTrackAssignment      : 1
[02/13 22:48:24    131s] (I)       dumpBookshelfFiles     : 0
[02/13 22:48:24    131s] (I)       numThreads             : 1
[02/13 22:48:24    131s] (I)       bufferingAwareRouting  : false
[02/13 22:48:24    131s] [NR-eGR] honorMsvRouteConstraint: false
[02/13 22:48:24    131s] (I)       honorPin               : false
[02/13 22:48:24    131s] (I)       honorPinGuide          : true
[02/13 22:48:24    131s] (I)       honorPartition         : false
[02/13 22:48:24    131s] (I)       allowPartitionCrossover: false
[02/13 22:48:24    131s] (I)       honorSingleEntry       : true
[02/13 22:48:24    131s] (I)       honorSingleEntryStrong : true
[02/13 22:48:24    131s] (I)       handleViaSpacingRule   : false
[02/13 22:48:24    131s] (I)       handleEolSpacingRule   : false
[02/13 22:48:24    131s] (I)       PDConstraint           : none
[02/13 22:48:24    131s] (I)       expBetterNDRHandling   : false
[02/13 22:48:24    131s] [NR-eGR] honorClockSpecNDR      : 0
[02/13 22:48:24    131s] (I)       routingEffortLevel     : 3
[02/13 22:48:24    131s] (I)       effortLevel            : standard
[02/13 22:48:24    131s] [NR-eGR] minRouteLayer          : 2
[02/13 22:48:24    131s] [NR-eGR] maxRouteLayer          : 127
[02/13 22:48:24    131s] (I)       relaxedTopLayerCeiling : 127
[02/13 22:48:24    131s] (I)       relaxedBottomLayerFloor: 2
[02/13 22:48:24    131s] (I)       numRowsPerGCell        : 1
[02/13 22:48:24    131s] (I)       speedUpLargeDesign     : 0
[02/13 22:48:24    131s] (I)       multiThreadingTA       : 1
[02/13 22:48:24    131s] (I)       blkAwareLayerSwitching : 1
[02/13 22:48:24    131s] (I)       optimizationMode       : false
[02/13 22:48:24    131s] (I)       routeSecondPG          : false
[02/13 22:48:24    131s] (I)       scenicRatioForLayerRelax: 0.00
[02/13 22:48:24    131s] (I)       detourLimitForLayerRelax: 0.00
[02/13 22:48:24    131s] (I)       punchThroughDistance   : 500.00
[02/13 22:48:24    131s] (I)       scenicBound            : 1.15
[02/13 22:48:24    131s] (I)       maxScenicToAvoidBlk    : 100.00
[02/13 22:48:24    131s] (I)       source-to-sink ratio   : 0.00
[02/13 22:48:24    131s] (I)       targetCongestionRatioH : 1.00
[02/13 22:48:24    131s] (I)       targetCongestionRatioV : 1.00
[02/13 22:48:24    131s] (I)       layerCongestionRatio   : 0.70
[02/13 22:48:24    131s] (I)       m1CongestionRatio      : 0.10
[02/13 22:48:24    131s] (I)       m2m3CongestionRatio    : 0.70
[02/13 22:48:24    131s] (I)       localRouteEffort       : 1.00
[02/13 22:48:24    131s] (I)       numSitesBlockedByOneVia: 8.00
[02/13 22:48:24    131s] (I)       supplyScaleFactorH     : 1.00
[02/13 22:48:24    131s] (I)       supplyScaleFactorV     : 1.00
[02/13 22:48:24    131s] (I)       highlight3DOverflowFactor: 0.00
[02/13 22:48:24    131s] (I)       doubleCutViaModelingRatio: 0.00
[02/13 22:48:24    131s] (I)       routeVias              : 
[02/13 22:48:24    131s] (I)       readTROption           : true
[02/13 22:48:24    131s] (I)       extraSpacingFactor     : 1.00
[02/13 22:48:24    131s] [NR-eGR] numTracksPerClockWire  : 0
[02/13 22:48:24    131s] (I)       routeSelectedNetsOnly  : false
[02/13 22:48:24    131s] (I)       clkNetUseMaxDemand     : false
[02/13 22:48:24    131s] (I)       extraDemandForClocks   : 0
[02/13 22:48:24    131s] (I)       steinerRemoveLayers    : false
[02/13 22:48:24    131s] (I)       demoteLayerScenicScale : 1.00
[02/13 22:48:24    131s] (I)       nonpreferLayerCostScale : 100.00
[02/13 22:48:24    131s] (I)       similarTopologyRoutingFast : false
[02/13 22:48:24    131s] (I)       spanningTreeRefinement : false
[02/13 22:48:24    131s] (I)       spanningTreeRefinementAlpha : 0.50
[02/13 22:48:24    131s] (I)       starting read tracks
[02/13 22:48:24    131s] (I)       build grid graph
[02/13 22:48:24    131s] (I)       build grid graph start
[02/13 22:48:24    131s] [NR-eGR] Layer1 has no routable track
[02/13 22:48:24    131s] [NR-eGR] Layer2 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer3 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer4 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer5 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer6 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer7 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer8 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer9 has single uniform track structure
[02/13 22:48:24    131s] [NR-eGR] Layer10 has single uniform track structure
[02/13 22:48:24    131s] (I)       build grid graph end
[02/13 22:48:24    131s] (I)       numViaLayers=10
[02/13 22:48:24    131s] (I)       Reading via via1_8 for layer: 0 
[02/13 22:48:24    131s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:48:24    131s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:48:24    131s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:48:24    131s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:48:24    131s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:48:24    131s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:48:24    131s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:48:24    131s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:48:24    131s] (I)       end build via table
[02/13 22:48:24    131s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=322 numBumpBlks=0 numBoundaryFakeBlks=0
[02/13 22:48:24    131s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[02/13 22:48:24    131s] (I)       readDataFromPlaceDB
[02/13 22:48:24    131s] (I)       Read net information..
[02/13 22:48:24    131s] [NR-eGR] Read numTotalNets=15275  numIgnoredNets=0
[02/13 22:48:24    131s] (I)       Read testcase time = 0.010 seconds
[02/13 22:48:24    131s] 
[02/13 22:48:24    131s] (I)       read default dcut vias
[02/13 22:48:24    131s] (I)       Reading via via1_4 for layer: 0 
[02/13 22:48:24    131s] (I)       Reading via via2_8 for layer: 1 
[02/13 22:48:24    131s] (I)       Reading via via3_2 for layer: 2 
[02/13 22:48:24    131s] (I)       Reading via via4_0 for layer: 3 
[02/13 22:48:24    131s] (I)       Reading via via5_0 for layer: 4 
[02/13 22:48:24    131s] (I)       Reading via via6_0 for layer: 5 
[02/13 22:48:24    131s] (I)       Reading via via7_0 for layer: 6 
[02/13 22:48:24    131s] (I)       Reading via via8_0 for layer: 7 
[02/13 22:48:24    131s] (I)       Reading via via9_0 for layer: 8 
[02/13 22:48:24    131s] (I)       build grid graph start
[02/13 22:48:24    131s] (I)       build grid graph end
[02/13 22:48:24    131s] (I)       Model blockage into capacity
[02/13 22:48:24    131s] (I)       Read numBlocks=322  numPreroutedWires=0  numCapScreens=0
[02/13 22:48:24    131s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer2 : 5434048800  (2.64%)
[02/13 22:48:24    131s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer7 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer8 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer9 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       blocked area on Layer10 : 0  (0.00%)
[02/13 22:48:24    131s] (I)       Modeling time = 0.000 seconds
[02/13 22:48:24    131s] 
[02/13 22:48:24    131s] (I)       Number of ignored nets = 0
[02/13 22:48:24    131s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of clock nets = 0.  Ignored: No
[02/13 22:48:24    131s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of special nets = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/13 22:48:24    131s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/13 22:48:24    131s] (I)       Before initializing earlyGlobalRoute syMemory usage = 783.2 MB
[02/13 22:48:24    131s] (I)       Ndr track 0 does not exist
[02/13 22:48:24    131s] (I)       Layer1  viaCost=200.00
[02/13 22:48:24    131s] (I)       Layer2  viaCost=200.00
[02/13 22:48:24    131s] (I)       Layer3  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer4  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer5  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer6  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer7  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer8  viaCost=100.00
[02/13 22:48:24    131s] (I)       Layer9  viaCost=100.00
[02/13 22:48:24    131s] (I)       ---------------------Grid Graph Info--------------------
[02/13 22:48:24    131s] (I)       routing area        :  (0, 0) - (456760, 451360)
[02/13 22:48:24    131s] (I)       core area           :  (10260, 10080) - (446500, 441280)
[02/13 22:48:24    131s] (I)       Site Width          :   380  (dbu)
[02/13 22:48:24    131s] (I)       Row Height          :  2800  (dbu)
[02/13 22:48:24    131s] (I)       GCell Width         :  2800  (dbu)
[02/13 22:48:24    131s] (I)       GCell Height        :  2800  (dbu)
[02/13 22:48:24    131s] (I)       grid                :   163   161    10
[02/13 22:48:24    131s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[02/13 22:48:24    131s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[02/13 22:48:24    131s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[02/13 22:48:24    131s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[02/13 22:48:24    131s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[02/13 22:48:24    131s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[02/13 22:48:24    131s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[02/13 22:48:24    131s] (I)       Total num of tracks :     0  1202  1612   815   805   815   268   271   140   135
[02/13 22:48:24    131s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[02/13 22:48:24    131s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[02/13 22:48:24    131s] (I)       --------------------------------------------------------
[02/13 22:48:24    131s] 
[02/13 22:48:24    131s] [NR-eGR] ============ Routing rule table ============
[02/13 22:48:24    131s] [NR-eGR] Rule id 0. Nets 15275 
[02/13 22:48:24    131s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/13 22:48:24    131s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[02/13 22:48:24    131s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:48:24    131s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[02/13 22:48:24    131s] [NR-eGR] ========================================
[02/13 22:48:24    131s] [NR-eGR] 
[02/13 22:48:24    131s] (I)       After initializing earlyGlobalRoute syMemory usage = 783.2 MB
[02/13 22:48:24    131s] (I)       Loading and dumping file time : 0.15 seconds
[02/13 22:48:24    131s] (I)       ============= Initialization =============
[02/13 22:48:24    131s] (I)       totalPins=55531  totalGlobalPin=54463 (98.08%)
[02/13 22:48:24    131s] (I)       total 2D Cap : 977341 = (460475 H, 516866 V)
[02/13 22:48:24    131s] [NR-eGR] Layer group 1: route 15275 net(s) in layer range [2, 10]
[02/13 22:48:24    131s] (I)       ============  Phase 1a Route ============
[02/13 22:48:24    131s] (I)       Phase 1a runs 0.09 seconds
[02/13 22:48:24    131s] (I)       Usage: 198845 = (96632 H, 102213 V) = (20.99% H, 19.78% V) = (1.353e+05um H, 1.431e+05um V)
[02/13 22:48:24    131s] (I)       
[02/13 22:48:24    131s] (I)       ============  Phase 1b Route ============
[02/13 22:48:24    131s] (I)       Usage: 198845 = (96632 H, 102213 V) = (20.99% H, 19.78% V) = (1.353e+05um H, 1.431e+05um V)
[02/13 22:48:24    131s] (I)       
[02/13 22:48:24    131s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783830e+05um
[02/13 22:48:24    131s] (I)       ============  Phase 1c Route ============
[02/13 22:48:24    131s] (I)       Usage: 198845 = (96632 H, 102213 V) = (20.99% H, 19.78% V) = (1.353e+05um H, 1.431e+05um V)
[02/13 22:48:24    131s] (I)       
[02/13 22:48:24    131s] (I)       ============  Phase 1d Route ============
[02/13 22:48:24    131s] (I)       Usage: 198845 = (96632 H, 102213 V) = (20.99% H, 19.78% V) = (1.353e+05um H, 1.431e+05um V)
[02/13 22:48:24    131s] (I)       
[02/13 22:48:24    131s] (I)       ============  Phase 1e Route ============
[02/13 22:48:24    131s] (I)       Phase 1e runs 0.00 seconds
[02/13 22:48:24    131s] (I)       Usage: 198845 = (96632 H, 102213 V) = (20.99% H, 19.78% V) = (1.353e+05um H, 1.431e+05um V)
[02/13 22:48:24    131s] (I)       
[02/13 22:48:24    131s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.783830e+05um
[02/13 22:48:24    131s] [NR-eGR] 
[02/13 22:48:24    131s] (I)       ============  Phase 1l Route ============
[02/13 22:48:24    131s] (I)       Phase 1l runs 0.17 seconds
[02/13 22:48:25    131s] (I)       
[02/13 22:48:25    131s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[02/13 22:48:25    131s] [NR-eGR]                OverCon            
[02/13 22:48:25    131s] [NR-eGR]                 #Gcell     %Gcell
[02/13 22:48:25    131s] [NR-eGR] Layer              (2)    OverCon 
[02/13 22:48:25    131s] [NR-eGR] ------------------------------------
[02/13 22:48:25    131s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] Layer2      32( 0.12%)   ( 0.12%) 
[02/13 22:48:25    131s] [NR-eGR] Layer3       3( 0.01%)   ( 0.01%) 
[02/13 22:48:25    131s] [NR-eGR] Layer4      20( 0.08%)   ( 0.08%) 
[02/13 22:48:25    131s] [NR-eGR] Layer5       4( 0.02%)   ( 0.02%) 
[02/13 22:48:25    131s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] Layer7       1( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[02/13 22:48:25    131s] [NR-eGR] ------------------------------------
[02/13 22:48:25    131s] [NR-eGR] Total       60( 0.03%)   ( 0.03%) 
[02/13 22:48:25    131s] [NR-eGR] 
[02/13 22:48:25    131s] (I)       Total Global Routing Runtime: 0.37 seconds
[02/13 22:48:25    131s] (I)       total 2D Cap : 977341 = (460475 H, 516866 V)
[02/13 22:48:25    131s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/13 22:48:25    131s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/13 22:48:25    131s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 783.2M
[02/13 22:48:25    131s] [hotspot] +------------+---------------+---------------+
[02/13 22:48:25    131s] [hotspot] |            |   max hotspot | total hotspot |
[02/13 22:48:25    131s] [hotspot] +------------+---------------+---------------+
[02/13 22:48:25    131s] [hotspot] | normalized |          0.00 |          0.00 |
[02/13 22:48:25    131s] [hotspot] +------------+---------------+---------------+
[02/13 22:48:25    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/13 22:48:25    131s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/13 22:48:25    131s] Skipped repairing congestion.
[02/13 22:48:25    131s] Starting Early Global Route wiring: mem = 783.2M
[02/13 22:48:25    131s] (I)       ============= track Assignment ============
[02/13 22:48:25    131s] (I)       extract Global 3D Wires
[02/13 22:48:25    131s] (I)       Extract Global WL : time=0.01
[02/13 22:48:25    131s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[02/13 22:48:25    131s] (I)       Initialization real time=0.00 seconds
[02/13 22:48:25    131s] (I)       Run Multi-thread track assignment
[02/13 22:48:25    132s] (I)       merging nets...
[02/13 22:48:25    132s] (I)       merging nets done
[02/13 22:48:25    132s] (I)       Kernel real time=0.69 seconds
[02/13 22:48:25    132s] (I)       End Greedy Track Assignment
[02/13 22:48:26    132s] [NR-eGR] --------------------------------------------------------------------------
[02/13 22:48:26    132s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 55531
[02/13 22:48:26    132s] [NR-eGR] Layer2(metal2)(V) length: 6.613418e+04um, number of vias: 70716
[02/13 22:48:26    132s] [NR-eGR] Layer3(metal3)(H) length: 1.050666e+05um, number of vias: 25606
[02/13 22:48:26    132s] [NR-eGR] Layer4(metal4)(V) length: 4.891713e+04um, number of vias: 4723
[02/13 22:48:26    132s] [NR-eGR] Layer5(metal5)(H) length: 2.884704e+04um, number of vias: 3919
[02/13 22:48:26    132s] [NR-eGR] Layer6(metal6)(V) length: 3.446617e+04um, number of vias: 455
[02/13 22:48:26    132s] [NR-eGR] Layer7(metal7)(H) length: 4.870284e+03um, number of vias: 215
[02/13 22:48:26    132s] [NR-eGR] Layer8(metal8)(V) length: 3.788848e+03um, number of vias: 4
[02/13 22:48:26    132s] [NR-eGR] Layer9(metal9)(H) length: 1.680000e+00um, number of vias: 0
[02/13 22:48:26    132s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[02/13 22:48:26    132s] [NR-eGR] Total length: 2.920919e+05um, number of vias: 161169
[02/13 22:48:26    132s] [NR-eGR] --------------------------------------------------------------------------
[02/13 22:48:26    132s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[02/13 22:48:26    132s] [NR-eGR] --------------------------------------------------------------------------
[02/13 22:48:26    132s] Early Global Route wiring runtime: 0.63 seconds, mem = 793.2M
[02/13 22:48:26    132s] End of congRepair (cpu=0:00:01.2, real=0:00:02.0)
[02/13 22:48:26    132s] *** Finishing placeDesign default flow ***
[02/13 22:48:26    132s] **placeDesign ... cpu = 0: 1:12, real = 0: 2:22, mem = 790.8M **
[02/13 22:48:27    132s] 
[02/13 22:48:27    132s] *** Summary of all messages that are not suppressed in this session:
[02/13 22:48:27    132s] Severity  ID               Count  Summary                                  
[02/13 22:48:27    132s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[02/13 22:48:27    132s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[02/13 22:48:27    132s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[02/13 22:48:27    132s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/13 22:48:27    132s] *** Message Summary: 4 warning(s), 0 error(s)
[02/13 22:48:27    132s] 
[02/13 22:54:02    145s] <CMD> selectWire 186.5950 176.9600 186.7350 178.0800 4 {ID_STAGE_RF_MEM[299]}
[02/13 22:54:12    146s] <CMD> deselectAll
[02/13 22:54:12    146s] <CMD> selectInst ID_STAGE_RF_U2168
[02/13 22:54:12    146s] Set RLRP Inst: ID_STAGE_RF_U2168
[02/13 22:54:19    146s] <CMD> deselectAll
[02/13 22:57:09    152s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/13 22:57:09    152s] <CMD> optDesign -postCTS
[02/13 22:57:09    152s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/13 22:57:09    152s] Type 'man IMPOPT-576' for more detail.
[02/13 22:57:09    152s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/13 22:57:09    152s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:57:09    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:57:09    152s] #spOpts: mergeVia=F 
[02/13 22:57:09    152s] GigaOpt running with 1 threads.
[02/13 22:57:09    152s] Info: 1 threads available for lower-level modules during optimization.
[02/13 22:57:09    152s] #spOpts: mergeVia=F 
[02/13 22:57:10    152s] Creating Cell Server ...(0, 0, 0, 0)
[02/13 22:57:10    152s] Summary for sequential cells identification: 
[02/13 22:57:10    152s]   Identified SBFF number: 0
[02/13 22:57:10    152s]   Identified MBFF number: 0
[02/13 22:57:10    152s]   Identified SB Latch number: 0
[02/13 22:57:10    152s]   Identified MB Latch number: 0
[02/13 22:57:10    152s]   Not identified SBFF number: 0
[02/13 22:57:10    152s]   Not identified MBFF number: 0
[02/13 22:57:10    152s]   Not identified SB Latch number: 0
[02/13 22:57:10    152s]   Not identified MB Latch number: 0
[02/13 22:57:10    152s]   Number of sequential cells which are not FFs: 0
[02/13 22:57:10    152s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/13 22:57:10    152s] Type 'man IMPOPT-3000' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/13 22:57:10    152s] Type 'man IMPOPT-3001' for more detail.
[02/13 22:57:10    152s] Creating Cell Server, finished. 
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/13 22:57:10    152s] Updating RC grid for preRoute extraction ...
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s] Creating Lib Analyzer ...
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:10    152s] Deleting Cell Server ...
[02/13 22:57:10    152s] Creating Cell Server ...(0, 1, 1, 1)
[02/13 22:57:10    152s] Summary for sequential cells identification: 
[02/13 22:57:10    152s]   Identified SBFF number: 0
[02/13 22:57:10    152s]   Identified MBFF number: 0
[02/13 22:57:10    152s]   Identified SB Latch number: 0
[02/13 22:57:10    152s]   Identified MB Latch number: 0
[02/13 22:57:10    152s]   Not identified SBFF number: 0
[02/13 22:57:10    152s]   Not identified MBFF number: 0
[02/13 22:57:10    152s]   Not identified SB Latch number: 0
[02/13 22:57:10    152s]   Not identified MB Latch number: 0
[02/13 22:57:10    152s]   Number of sequential cells which are not FFs: 0
[02/13 22:57:10    152s] Total number of combinational cells: 0
[02/13 22:57:10    152s] Total number of sequential cells: 0
[02/13 22:57:10    152s] Total number of tristate cells: 0
[02/13 22:57:10    152s] Total number of level shifter cells: 0
[02/13 22:57:10    152s] Total number of power gating cells: 0
[02/13 22:57:10    152s] Total number of isolation cells: 0
[02/13 22:57:10    152s] Total number of power switch cells: 0
[02/13 22:57:10    152s] Total number of pulse generator cells: 0
[02/13 22:57:10    152s] Total number of always on buffers: 0
[02/13 22:57:10    152s] Total number of retention cells: 0
[02/13 22:57:10    152s] List of usable buffers:
[02/13 22:57:10    152s] Total number of usable buffers: 0
[02/13 22:57:10    152s] List of unusable buffers:
[02/13 22:57:10    152s] Total number of unusable buffers: 0
[02/13 22:57:10    152s] List of usable inverters:
[02/13 22:57:10    152s] Total number of usable inverters: 0
[02/13 22:57:10    152s] List of unusable inverters:
[02/13 22:57:10    152s] Total number of unusable inverters: 0
[02/13 22:57:10    152s] List of identified usable delay cells:
[02/13 22:57:10    152s] Total number of identified usable delay cells: 0
[02/13 22:57:10    152s] List of identified unusable delay cells:
[02/13 22:57:10    152s] Total number of identified unusable delay cells: 0
[02/13 22:57:10    152s] Creating Cell Server, finished. 
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/13 22:57:10    152s] Deleting Cell Server ...
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] Creating Cell Server ...(0, 0, 0, 0)
[02/13 22:57:10    152s] Summary for sequential cells identification: 
[02/13 22:57:10    152s]   Identified SBFF number: 0
[02/13 22:57:10    152s]   Identified MBFF number: 0
[02/13 22:57:10    152s]   Identified SB Latch number: 0
[02/13 22:57:10    152s]   Identified MB Latch number: 0
[02/13 22:57:10    152s]   Not identified SBFF number: 0
[02/13 22:57:10    152s]   Not identified MBFF number: 0
[02/13 22:57:10    152s]   Not identified SB Latch number: 0
[02/13 22:57:10    152s]   Not identified MB Latch number: 0
[02/13 22:57:10    152s]   Number of sequential cells which are not FFs: 0
[02/13 22:57:10    152s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/13 22:57:10    152s] Type 'man IMPOPT-3000' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/13 22:57:10    152s] Type 'man IMPOPT-3001' for more detail.
[02/13 22:57:10    152s] Creating Cell Server, finished. 
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 22:57:10    152s]   
[02/13 22:57:10    152s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 22:57:10    152s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/13 22:57:10    152s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/13 22:57:10    152s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/13 22:57:10    152s] 
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:10    152s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:10    152s] Creating Lib Analyzer, finished. 
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:10    152s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (IMPOPT-665):	INSTRUCTION[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:10    152s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:10    152s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/13 22:57:10    152s] To increase the message display limit, refer to the product command reference manual.
[02/13 22:57:10    153s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/13 22:57:10    153s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/13 22:57:10    153s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 693.5M, totSessionCpu=0:02:33 **
[02/13 22:57:10    153s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/13 22:57:10    153s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[02/13 22:57:10    153s] Info: pop threads available for lower-level modules during optimization.
[02/13 22:57:10    153s] Deleting Lib Analyzer.
[02/13 22:57:10    153s] Info: Destroy the CCOpt slew target map.
[02/13 22:57:33    154s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/13 22:57:33    154s] <CMD> optDesign -postCTS
[02/13 22:57:33    154s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/13 22:57:33    154s] Type 'man IMPOPT-576' for more detail.
[02/13 22:57:33    154s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/13 22:57:33    154s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:57:33    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:57:33    154s] #spOpts: mergeVia=F 
[02/13 22:57:33    154s] GigaOpt running with 1 threads.
[02/13 22:57:33    154s] Info: 1 threads available for lower-level modules during optimization.
[02/13 22:57:33    154s] #spOpts: mergeVia=F 
[02/13 22:57:33    154s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/13 22:57:33    154s] 
[02/13 22:57:33    154s] Creating Lib Analyzer ...
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:33    154s] Deleting Cell Server ...
[02/13 22:57:33    154s] Creating Cell Server ...(0, 1, 1, 1)
[02/13 22:57:33    154s] Summary for sequential cells identification: 
[02/13 22:57:33    154s]   Identified SBFF number: 0
[02/13 22:57:33    154s]   Identified MBFF number: 0
[02/13 22:57:33    154s]   Identified SB Latch number: 0
[02/13 22:57:33    154s]   Identified MB Latch number: 0
[02/13 22:57:33    154s]   Not identified SBFF number: 0
[02/13 22:57:33    154s]   Not identified MBFF number: 0
[02/13 22:57:33    154s]   Not identified SB Latch number: 0
[02/13 22:57:33    154s]   Not identified MB Latch number: 0
[02/13 22:57:33    154s]   Number of sequential cells which are not FFs: 0
[02/13 22:57:33    154s] Total number of combinational cells: 0
[02/13 22:57:33    154s] Total number of sequential cells: 0
[02/13 22:57:33    154s] Total number of tristate cells: 0
[02/13 22:57:33    154s] Total number of level shifter cells: 0
[02/13 22:57:33    154s] Total number of power gating cells: 0
[02/13 22:57:33    154s] Total number of isolation cells: 0
[02/13 22:57:33    154s] Total number of power switch cells: 0
[02/13 22:57:33    154s] Total number of pulse generator cells: 0
[02/13 22:57:33    154s] Total number of always on buffers: 0
[02/13 22:57:33    154s] Total number of retention cells: 0
[02/13 22:57:33    154s] List of usable buffers:
[02/13 22:57:33    154s] Total number of usable buffers: 0
[02/13 22:57:33    154s] List of unusable buffers:
[02/13 22:57:33    154s] Total number of unusable buffers: 0
[02/13 22:57:33    154s] List of usable inverters:
[02/13 22:57:33    154s] Total number of usable inverters: 0
[02/13 22:57:33    154s] List of unusable inverters:
[02/13 22:57:33    154s] Total number of unusable inverters: 0
[02/13 22:57:33    154s] List of identified usable delay cells:
[02/13 22:57:33    154s] Total number of identified usable delay cells: 0
[02/13 22:57:33    154s] List of identified unusable delay cells:
[02/13 22:57:33    154s] Total number of identified unusable delay cells: 0
[02/13 22:57:33    154s] Creating Cell Server, finished. 
[02/13 22:57:33    154s] 
[02/13 22:57:33    154s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/13 22:57:33    154s] Deleting Cell Server ...
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] Creating Cell Server ...(0, 0, 0, 0)
[02/13 22:57:33    154s] Summary for sequential cells identification: 
[02/13 22:57:33    154s]   Identified SBFF number: 0
[02/13 22:57:33    154s]   Identified MBFF number: 0
[02/13 22:57:33    154s]   Identified SB Latch number: 0
[02/13 22:57:33    154s]   Identified MB Latch number: 0
[02/13 22:57:33    154s]   Not identified SBFF number: 0
[02/13 22:57:33    154s]   Not identified MBFF number: 0
[02/13 22:57:33    154s]   Not identified SB Latch number: 0
[02/13 22:57:33    154s]   Not identified MB Latch number: 0
[02/13 22:57:33    154s]   Number of sequential cells which are not FFs: 0
[02/13 22:57:33    154s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/13 22:57:33    154s] Type 'man IMPOPT-3000' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/13 22:57:33    154s] Type 'man IMPOPT-3001' for more detail.
[02/13 22:57:33    154s] Creating Cell Server, finished. 
[02/13 22:57:33    154s] 
[02/13 22:57:33    154s] 
[02/13 22:57:33    154s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 22:57:33    154s]   
[02/13 22:57:33    154s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 22:57:33    154s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/13 22:57:33    154s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/13 22:57:33    154s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/13 22:57:33    154s] 
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 22:57:33    154s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 22:57:33    154s] Creating Lib Analyzer, finished. 
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 22:57:33    154s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (IMPOPT-665):	INSTRUCTION[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 22:57:33    154s] Type 'man IMPOPT-665' for more detail.
[02/13 22:57:33    154s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/13 22:57:33    154s] To increase the message display limit, refer to the product command reference manual.
[02/13 22:57:33    154s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 693.9M, totSessionCpu=0:02:34 **
[02/13 22:57:33    154s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/13 22:57:33    154s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[02/13 22:57:33    154s] Info: pop threads available for lower-level modules during optimization.
[02/13 22:57:33    154s] Deleting Lib Analyzer.
[02/13 22:57:33    154s] Info: Destroy the CCOpt slew target map.
[02/13 22:57:46    154s] <CMD> getFillerMode -quiet
[02/13 22:58:54    157s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/13 22:58:54    157s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:58:54    157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:58:54    157s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[02/13 22:58:56    159s] *INFO: Adding fillers to top-module.
[02/13 22:58:56    159s] *INFO:   Added 57 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/13 22:58:56    159s] *INFO:   Added 138 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/13 22:58:56    159s] *INFO:   Added 2145 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/13 22:58:56    159s] *INFO:   Added 7342 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/13 22:58:56    159s] *INFO:   Added 20192 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/13 22:58:56    159s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[02/13 22:58:56    159s] *INFO: Total 29874 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[02/13 22:58:56    159s] For 29874 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/13 22:59:18    160s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[02/13 22:59:37    160s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/13 22:59:37    160s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/13 22:59:37    160s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/13 22:59:37    160s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/13 22:59:37    160s] Running Native NanoRoute ...
[02/13 22:59:37    160s] <CMD> routeDesign -globalDetail
[02/13 22:59:37    160s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.91 (MB), peak = 731.91 (MB)
[02/13 22:59:37    160s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/13 22:59:37    160s] #**INFO: setDesignMode -flowEffort standard
[02/13 22:59:37    160s] #**INFO: mulit-cut via swapping is disabled by user.
[02/13 22:59:37    160s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/13 22:59:37    160s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/13 22:59:37    160s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/13 22:59:37    160s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 22:59:37    161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 22:59:37    161s] Begin checking placement ... (start mem=829.7M, init mem=829.7M)
[02/13 22:59:37    161s] *info: Placed = 45198         
[02/13 22:59:37    161s] *info: Unplaced = 0           
[02/13 22:59:37    161s] Placement Density:100.00%(47027/47027)
[02/13 22:59:37    161s] Placement Density (including fixed std cells):100.00%(47027/47027)
[02/13 22:59:37    161s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=829.7M)
[02/13 22:59:37    161s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[02/13 22:59:37    161s] #**INFO: honoring user setting for routeWithSiDriven set to false
[02/13 22:59:37    161s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/13 22:59:37    161s] 
[02/13 22:59:37    161s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/13 22:59:37    161s] *** Changed status on (0) nets in Clock.
[02/13 22:59:37    161s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=829.7M) ***
[02/13 22:59:37    161s] 
[02/13 22:59:37    161s] globalDetailRoute
[02/13 22:59:37    161s] 
[02/13 22:59:37    161s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/13 22:59:37    161s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/13 22:59:37    161s] #setNanoRouteMode -routeWithSiDriven false
[02/13 22:59:37    161s] #setNanoRouteMode -routeWithTimingDriven false
[02/13 22:59:37    161s] #Start globalDetailRoute on Sat Feb 13 22:59:37 2021
[02/13 22:59:37    161s] #
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[31] of net INSTRUCTION[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[30] of net INSTRUCTION[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[29] of net INSTRUCTION[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[28] of net INSTRUCTION[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[27] of net INSTRUCTION[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[26] of net INSTRUCTION[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[25] of net INSTRUCTION[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[24] of net INSTRUCTION[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[23] of net INSTRUCTION[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[22] of net INSTRUCTION[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[21] of net INSTRUCTION[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[20] of net INSTRUCTION[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[19] of net INSTRUCTION[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[18] of net INSTRUCTION[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[17] of net INSTRUCTION[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[16] of net INSTRUCTION[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[15] of net INSTRUCTION[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[14] of net INSTRUCTION[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[13] of net INSTRUCTION[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/INSTRUCTION[12] of net INSTRUCTION[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/13 22:59:38    161s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/13 22:59:38    161s] #To increase the message display limit, refer to the product command reference manual.
[02/13 22:59:38    161s] ### Net info: total nets: 15470
[02/13 22:59:38    161s] ### Net info: dirty nets: 0
[02/13 22:59:38    161s] ### Net info: marked as disconnected nets: 0
[02/13 22:59:38    162s] ### Net info: fully routed nets: 0
[02/13 22:59:38    162s] ### Net info: trivial (single pin) nets: 0
[02/13 22:59:38    162s] ### Net info: unrouted nets: 15470
[02/13 22:59:38    162s] ### Net info: re-extraction nets: 0
[02/13 22:59:38    162s] ### Net info: ignored nets: 0
[02/13 22:59:38    162s] ### Net info: skip routing nets: 0
[02/13 22:59:38    162s] ### import route signature (0) =  201307965
[02/13 22:59:39    162s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/13 22:59:39    162s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[02/13 22:59:39    162s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[02/13 22:59:39    162s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[02/13 22:59:39    162s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[02/13 22:59:39    162s] #       c4cfdbab0f6bb76f9f
[02/13 22:59:39    162s] #
[02/13 22:59:39    162s] #RTESIG:78da8dcec10a82401804e0ce3dc5cfeac120eb9fd575f51a74ad88ea2a059b0aa2b0bbbe
[02/13 22:59:39    162s] #       7f42574bcff3313341f8385e4940ef80d871ce25e87485662d114b28b5872ec7e87e10eb
[02/13 22:59:39    162s] #       203c5f6e099898a2a6f3a632764b8333969cf1bee9aacd97645942ef67eb0c45afbe6f27
[02/13 22:59:39    162s] #       0d18721e813589baa96a4191f3764ca65d52a4e4edf0b72bcd8bf9c1b4c012b4e0ba928a
[02/13 22:59:39    162s] #       c4cfdbab0f6bb76f9f
[02/13 22:59:39    162s] #
[02/13 22:59:39    162s] #Start routing data preparation on Sat Feb 13 22:59:39 2021
[02/13 22:59:39    162s] #
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/13 22:59:39    162s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/13 22:59:39    162s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/13 22:59:40    163s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/13 22:59:40    163s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/13 22:59:40    163s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/13 22:59:40    163s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/13 22:59:40    163s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/13 22:59:40    163s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/13 22:59:40    163s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/13 22:59:40    163s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/13 22:59:40    163s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/13 22:59:40    163s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/13 22:59:40    163s] #Regenerating Ggrids automatically.
[02/13 22:59:41    163s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/13 22:59:41    163s] #Using automatically generated G-grids.
[02/13 22:59:41    163s] #Done routing data preparation.
[02/13 22:59:41    163s] #cpu time = 00:00:01, elapsed time = 00:00:02, memory = 772.01 (MB), peak = 804.03 (MB)
[02/13 22:59:41    163s] #Merging special wires...
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Finished routing data preparation on Sat Feb 13 22:59:41 2021
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Cpu time = 00:00:01
[02/13 22:59:41    163s] #Elapsed time = 00:00:02
[02/13 22:59:41    163s] #Increased memory = 10.37 (MB)
[02/13 22:59:41    163s] #Total memory = 772.44 (MB)
[02/13 22:59:41    163s] #Peak memory = 804.03 (MB)
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Start global routing on Sat Feb 13 22:59:41 2021
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Number of eco nets is 0
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Start global routing data preparation on Sat Feb 13 22:59:41 2021
[02/13 22:59:41    163s] #
[02/13 22:59:41    163s] #Start routing resource analysis on Sat Feb 13 22:59:41 2021
[02/13 22:59:41    163s] #
[02/13 22:59:42    164s] #Routing resource analysis is done on Sat Feb 13 22:59:42 2021
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #  Resource Analysis:
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/13 22:59:42    164s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/13 22:59:42    164s] #  --------------------------------------------------------------
[02/13 22:59:42    164s] #  metal1         H        1584          28       11663    80.48%
[02/13 22:59:42    164s] #  metal2         V        1164          38       11663     1.82%
[02/13 22:59:42    164s] #  metal3         H        1612           0       11663     0.00%
[02/13 22:59:42    164s] #  metal4         V         815           0       11663     0.00%
[02/13 22:59:42    164s] #  metal5         H         805           0       11663     0.00%
[02/13 22:59:42    164s] #  metal6         V         815           0       11663     0.00%
[02/13 22:59:42    164s] #  metal7         H         268           0       11663     0.00%
[02/13 22:59:42    164s] #  metal8         V         271           0       11663     0.00%
[02/13 22:59:42    164s] #  metal9         H         108           0       11663     0.00%
[02/13 22:59:42    164s] #  metal10        V         109           0       11663     0.00%
[02/13 22:59:42    164s] #  --------------------------------------------------------------
[02/13 22:59:42    164s] #  Total                   7551       0.49%      116630     8.23%
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #Global routing data preparation is done on Sat Feb 13 22:59:42 2021
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 774.01 (MB), peak = 804.03 (MB)
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 774.37 (MB), peak = 804.03 (MB)
[02/13 22:59:42    164s] #
[02/13 22:59:42    164s] #start global routing iteration 1...
[02/13 22:59:44    164s] #cpu time = 00:00:01, elapsed time = 00:00:02, memory = 783.09 (MB), peak = 804.03 (MB)
[02/13 22:59:44    164s] #
[02/13 22:59:44    164s] #start global routing iteration 2...
[02/13 23:00:14    180s] #cpu time = 00:00:16, elapsed time = 00:00:30, memory = 840.87 (MB), peak = 840.90 (MB)
[02/13 23:00:14    180s] #
[02/13 23:00:14    180s] #start global routing iteration 3...
[02/13 23:00:28    188s] #cpu time = 00:00:07, elapsed time = 00:00:14, memory = 850.70 (MB), peak = 850.70 (MB)
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #Total number of trivial nets (e.g. < 2 pins) = 195 (skipped).
[02/13 23:00:28    188s] #Total number of routable nets = 15275.
[02/13 23:00:28    188s] #Total number of nets in the design = 15470.
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #15275 routable nets have only global wires.
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #Routed nets constraints summary:
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #        Rules   Unconstrained  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #      Default           15275  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #        Total           15275  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #Routing constraints summary of the whole design:
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #        Rules   Unconstrained  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #      Default           15275  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #        Total           15275  
[02/13 23:00:28    188s] #-----------------------------
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #                 OverCon       OverCon          
[02/13 23:00:28    188s] #                  #Gcell        #Gcell    %Gcell
[02/13 23:00:28    188s] #     Layer           (1)           (2)   OverCon
[02/13 23:00:28    188s] #  ----------------------------------------------
[02/13 23:00:28    188s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal2       10(0.09%)      3(0.03%)   (0.11%)
[02/13 23:00:28    188s] #  metal3        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal7        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal8        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal9        0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  metal10       0(0.00%)      0(0.00%)   (0.00%)
[02/13 23:00:28    188s] #  ----------------------------------------------
[02/13 23:00:28    188s] #     Total     10(0.01%)      3(0.00%)   (0.01%)
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/13 23:00:28    188s] #  Overflow after GR: 0.00% H + 0.02% V
[02/13 23:00:28    188s] #
[02/13 23:00:28    188s] [hotspot] +------------+---------------+---------------+
[02/13 23:00:28    188s] [hotspot] |            |   max hotspot | total hotspot |
[02/13 23:00:28    188s] [hotspot] +------------+---------------+---------------+
[02/13 23:00:28    188s] [hotspot] | normalized |          0.00 |          0.00 |
[02/13 23:00:28    188s] [hotspot] +------------+---------------+---------------+
[02/13 23:00:28    188s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/13 23:00:28    188s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/13 23:00:28    188s] #Complete Global Routing.
[02/13 23:00:29    188s] #Total wire length = 276874 um.
[02/13 23:00:29    188s] #Total half perimeter of net bounding box = 244064 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal1 = 55 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal2 = 63844 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal3 = 99288 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal4 = 53128 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal5 = 32162 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal6 = 24116 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal7 = 3662 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal8 = 529 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal9 = 90 um.
[02/13 23:00:29    188s] #Total wire length on LAYER metal10 = 0 um.
[02/13 23:00:29    188s] #Total number of vias = 101028
[02/13 23:00:29    188s] #Up-Via Summary (total 101028):
[02/13 23:00:29    188s] #           
[02/13 23:00:29    188s] #-----------------------
[02/13 23:00:29    188s] # metal1          53312
[02/13 23:00:29    188s] # metal2          35944
[02/13 23:00:29    188s] # metal3           7686
[02/13 23:00:29    188s] # metal4           2495
[02/13 23:00:29    188s] # metal5           1354
[02/13 23:00:29    188s] # metal6            203
[02/13 23:00:29    188s] # metal7             30
[02/13 23:00:29    188s] # metal8              4
[02/13 23:00:29    188s] #-----------------------
[02/13 23:00:29    188s] #                101028 
[02/13 23:00:29    188s] #
[02/13 23:00:29    188s] #Max overcon = 2 tracks.
[02/13 23:00:29    188s] #Total overcon = 0.01%.
[02/13 23:00:29    188s] #Worst layer Gcell overcon rate = 0.00%.
[02/13 23:00:29    188s] #
[02/13 23:00:29    188s] #Global routing statistics:
[02/13 23:00:29    188s] #Cpu time = 00:00:25
[02/13 23:00:29    188s] #Elapsed time = 00:00:48
[02/13 23:00:29    188s] #Increased memory = 78.72 (MB)
[02/13 23:00:29    188s] #Total memory = 851.20 (MB)
[02/13 23:00:29    188s] #Peak memory = 851.23 (MB)
[02/13 23:00:29    188s] #
[02/13 23:00:29    188s] #Finished global routing on Sat Feb 13 23:00:29 2021
[02/13 23:00:29    188s] #
[02/13 23:00:29    188s] #
[02/13 23:00:29    188s] ### route signature (4) = 1217205334
[02/13 23:00:29    188s] ### violation signature (2) = 1905142130
[02/13 23:00:29    188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.85 (MB), peak = 851.23 (MB)
[02/13 23:00:29    188s] #Start Track Assignment.
[02/13 23:00:37    192s] #Done with 26495 horizontal wires in 1 hboxes and 27985 vertical wires in 1 hboxes.
[02/13 23:00:44    196s] #Done with 6062 horizontal wires in 1 hboxes and 6731 vertical wires in 1 hboxes.
[02/13 23:00:45    197s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/13 23:00:45    197s] #
[02/13 23:00:45    197s] #Track assignment summary:
[02/13 23:00:45    197s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/13 23:00:45    197s] #------------------------------------------------------------------------
[02/13 23:00:45    197s] # metal1        54.10 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal2     63152.67 	  0.10%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal3     97910.63 	  0.07%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal4     53496.66 	  0.01%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal5     32455.55 	  0.02%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal6     24200.68 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal7      3714.78 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal8       530.20 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal9        91.43 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/13 23:00:45    197s] #------------------------------------------------------------------------
[02/13 23:00:45    197s] # All      275606.71  	  0.05% 	  0.00% 	  0.00%
[02/13 23:00:46    197s] #Complete Track Assignment.
[02/13 23:00:46    197s] #Total wire length = 290049 um.
[02/13 23:00:46    197s] #Total half perimeter of net bounding box = 244064 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal1 = 9466 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal2 = 63314 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal3 = 102412 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal4 = 53764 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal5 = 32522 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal6 = 24243 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal7 = 3708 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal8 = 531 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal9 = 90 um.
[02/13 23:00:46    197s] #Total wire length on LAYER metal10 = 0 um.
[02/13 23:00:46    197s] #Total number of vias = 101028
[02/13 23:00:46    197s] #Up-Via Summary (total 101028):
[02/13 23:00:46    197s] #           
[02/13 23:00:46    197s] #-----------------------
[02/13 23:00:46    197s] # metal1          53312
[02/13 23:00:46    197s] # metal2          35944
[02/13 23:00:46    197s] # metal3           7686
[02/13 23:00:46    197s] # metal4           2495
[02/13 23:00:46    197s] # metal5           1354
[02/13 23:00:46    197s] # metal6            203
[02/13 23:00:46    197s] # metal7             30
[02/13 23:00:46    197s] # metal8              4
[02/13 23:00:46    197s] #-----------------------
[02/13 23:00:46    197s] #                101028 
[02/13 23:00:46    197s] #
[02/13 23:00:46    197s] ### route signature (8) =  553235795
[02/13 23:00:46    197s] ### violation signature (6) = 1905142130
[02/13 23:00:46    197s] #cpu time = 00:00:09, elapsed time = 00:00:17, memory = 822.98 (MB), peak = 851.23 (MB)
[02/13 23:00:46    197s] #
[02/13 23:00:46    197s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/13 23:00:46    197s] #Cpu time = 00:00:35
[02/13 23:00:46    197s] #Elapsed time = 00:01:07
[02/13 23:00:46    197s] #Increased memory = 61.17 (MB)
[02/13 23:00:46    197s] #Total memory = 823.22 (MB)
[02/13 23:00:46    197s] #Peak memory = 851.23 (MB)
[02/13 23:00:46    197s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/13 23:00:47    197s] #
[02/13 23:00:47    197s] #Start Detail Routing..
[02/13 23:00:47    197s] #start initial detail routing ...
[02/13 23:04:27    311s] #   number of violations = 2
[02/13 23:04:27    311s] #
[02/13 23:04:27    311s] #    By Layer and Type :
[02/13 23:04:27    311s] #	          Short   Totals
[02/13 23:04:27    311s] #	metal1        0        0
[02/13 23:04:27    311s] #	metal2        2        2
[02/13 23:04:27    311s] #	Totals        2        2
[02/13 23:04:27    311s] #cpu time = 00:01:54, elapsed time = 00:03:40, memory = 836.16 (MB), peak = 851.23 (MB)
[02/13 23:04:27    311s] #start 1st optimization iteration ...
[02/13 23:04:27    311s] #   number of violations = 0
[02/13 23:04:27    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 836.99 (MB), peak = 851.23 (MB)
[02/13 23:04:27    311s] #Complete Detail Routing.
[02/13 23:04:27    311s] #Total wire length = 288507 um.
[02/13 23:04:27    311s] #Total half perimeter of net bounding box = 244064 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal1 = 9882 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal2 = 76240 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal3 = 91311 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal4 = 50413 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal5 = 32655 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal6 = 24020 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal7 = 3309 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal8 = 576 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal9 = 102 um.
[02/13 23:04:27    311s] #Total wire length on LAYER metal10 = 0 um.
[02/13 23:04:27    311s] #Total number of vias = 104549
[02/13 23:04:27    311s] #Up-Via Summary (total 104549):
[02/13 23:04:27    311s] #           
[02/13 23:04:27    311s] #-----------------------
[02/13 23:04:27    311s] # metal1          55678
[02/13 23:04:27    311s] # metal2          36606
[02/13 23:04:27    311s] # metal3           8147
[02/13 23:04:27    311s] # metal4           2517
[02/13 23:04:27    311s] # metal5           1377
[02/13 23:04:27    311s] # metal6            190
[02/13 23:04:27    311s] # metal7             30
[02/13 23:04:27    311s] # metal8              4
[02/13 23:04:27    311s] #-----------------------
[02/13 23:04:27    311s] #                104549 
[02/13 23:04:27    311s] #
[02/13 23:04:27    311s] #Total number of DRC violations = 0
[02/13 23:04:28    311s] ### route signature (15) = 1491962843
[02/13 23:04:28    311s] ### violation signature (13) = 1905142130
[02/13 23:04:28    311s] #Cpu time = 00:01:54
[02/13 23:04:28    311s] #Elapsed time = 00:03:42
[02/13 23:04:28    311s] #Increased memory = -16.20 (MB)
[02/13 23:04:28    311s] #Total memory = 807.02 (MB)
[02/13 23:04:28    311s] #Peak memory = 851.23 (MB)
[02/13 23:04:28    311s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/13 23:04:29    311s] #
[02/13 23:04:29    311s] #Start Post Route wire spreading..
[02/13 23:04:29    312s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/13 23:04:29    312s] #
[02/13 23:04:29    312s] #Start DRC checking..
[02/13 23:04:53    325s] #   number of violations = 0
[02/13 23:04:53    325s] #cpu time = 00:00:13, elapsed time = 00:00:24, memory = 836.08 (MB), peak = 851.23 (MB)
[02/13 23:04:53    325s] #CELL_VIEW RISCV_pipeline,init has no DRC violation.
[02/13 23:04:53    325s] #Total number of DRC violations = 0
[02/13 23:04:53    325s] ### route signature (21) =  266419751
[02/13 23:04:53    325s] ### violation signature (19) = 1905142130
[02/13 23:04:53    325s] #
[02/13 23:04:53    325s] #Start data preparation for wire spreading...
[02/13 23:04:53    325s] #
[02/13 23:04:53    325s] #Data preparation is done on Sat Feb 13 23:04:53 2021
[02/13 23:04:53    325s] #
[02/13 23:04:53    325s] #
[02/13 23:04:53    325s] #Start Post Route Wire Spread.
[02/13 23:05:01    329s] #Done with 10628 horizontal wires in 2 hboxes and 8184 vertical wires in 2 hboxes.
[02/13 23:05:01    329s] #Complete Post Route Wire Spread.
[02/13 23:05:01    329s] #
[02/13 23:05:01    329s] #Total wire length = 294402 um.
[02/13 23:05:01    329s] #Total half perimeter of net bounding box = 244064 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal1 = 9882 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal2 = 77735 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal3 = 93856 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal4 = 51548 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal5 = 33083 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal6 = 24272 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal7 = 3342 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal8 = 579 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal9 = 105 um.
[02/13 23:05:01    329s] #Total wire length on LAYER metal10 = 0 um.
[02/13 23:05:01    329s] #Total number of vias = 104549
[02/13 23:05:01    329s] #Up-Via Summary (total 104549):
[02/13 23:05:01    329s] #           
[02/13 23:05:01    329s] #-----------------------
[02/13 23:05:01    329s] # metal1          55678
[02/13 23:05:01    329s] # metal2          36606
[02/13 23:05:01    329s] # metal3           8147
[02/13 23:05:01    329s] # metal4           2517
[02/13 23:05:01    329s] # metal5           1377
[02/13 23:05:01    329s] # metal6            190
[02/13 23:05:01    329s] # metal7             30
[02/13 23:05:01    329s] # metal8              4
[02/13 23:05:01    329s] #-----------------------
[02/13 23:05:01    329s] #                104549 
[02/13 23:05:01    329s] #
[02/13 23:05:02    329s] ### route signature (24) = 1751049135
[02/13 23:05:02    329s] ### violation signature (22) = 1905142130
[02/13 23:05:02    330s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/13 23:05:02    330s] #
[02/13 23:05:02    330s] #Start DRC checking..
[02/13 23:05:32    345s] #   number of violations = 0
[02/13 23:05:32    345s] #cpu time = 00:00:16, elapsed time = 00:00:30, memory = 830.35 (MB), peak = 851.23 (MB)
[02/13 23:05:32    345s] #CELL_VIEW RISCV_pipeline,init has no DRC violation.
[02/13 23:05:32    345s] #Total number of DRC violations = 0
[02/13 23:05:32    345s] ### route signature (29) =  496890329
[02/13 23:05:32    345s] ### violation signature (27) = 1905142130
[02/13 23:05:32    345s] #   number of violations = 0
[02/13 23:05:32    345s] #cpu time = 00:00:20, elapsed time = 00:00:39, memory = 807.25 (MB), peak = 851.23 (MB)
[02/13 23:05:32    345s] #CELL_VIEW RISCV_pipeline,init has no DRC violation.
[02/13 23:05:32    345s] #Total number of DRC violations = 0
[02/13 23:05:32    345s] #Post Route wire spread is done.
[02/13 23:05:32    345s] #Total wire length = 294402 um.
[02/13 23:05:32    345s] #Total half perimeter of net bounding box = 244064 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal1 = 9882 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal2 = 77735 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal3 = 93856 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal4 = 51548 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal5 = 33083 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal6 = 24272 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal7 = 3342 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal8 = 579 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal9 = 105 um.
[02/13 23:05:32    345s] #Total wire length on LAYER metal10 = 0 um.
[02/13 23:05:32    345s] #Total number of vias = 104549
[02/13 23:05:32    345s] #Up-Via Summary (total 104549):
[02/13 23:05:32    345s] #           
[02/13 23:05:32    345s] #-----------------------
[02/13 23:05:32    345s] # metal1          55678
[02/13 23:05:32    345s] # metal2          36606
[02/13 23:05:32    345s] # metal3           8147
[02/13 23:05:32    345s] # metal4           2517
[02/13 23:05:32    345s] # metal5           1377
[02/13 23:05:32    345s] # metal6            190
[02/13 23:05:32    345s] # metal7             30
[02/13 23:05:32    345s] # metal8              4
[02/13 23:05:32    345s] #-----------------------
[02/13 23:05:32    345s] #                104549 
[02/13 23:05:32    345s] #
[02/13 23:05:32    345s] ### route signature (31) =  496890329
[02/13 23:05:32    345s] ### violation signature (29) = 1905142130
[02/13 23:05:32    345s] #detailRoute Statistics:
[02/13 23:05:32    345s] #Cpu time = 00:02:29
[02/13 23:05:32    345s] #Elapsed time = 00:04:46
[02/13 23:05:32    345s] #Increased memory = -18.09 (MB)
[02/13 23:05:32    345s] #Total memory = 805.13 (MB)
[02/13 23:05:32    345s] #Peak memory = 851.23 (MB)
[02/13 23:05:32    346s] ### export route signature (32) =  496890329
[02/13 23:05:33    346s] ### export violation signature (30) = 1905142130
[02/13 23:05:34    346s] #
[02/13 23:05:34    346s] #globalDetailRoute statistics:
[02/13 23:05:34    346s] #Cpu time = 00:03:06
[02/13 23:05:34    346s] #Elapsed time = 00:05:56
[02/13 23:05:34    346s] #Increased memory = 41.23 (MB)
[02/13 23:05:34    346s] #Total memory = 773.91 (MB)
[02/13 23:05:34    346s] #Peak memory = 851.23 (MB)
[02/13 23:05:34    346s] #Number of warnings = 57
[02/13 23:05:34    346s] #Total number of warnings = 58
[02/13 23:05:34    346s] #Number of fails = 0
[02/13 23:05:34    346s] #Total number of fails = 0
[02/13 23:05:34    346s] #Complete globalDetailRoute on Sat Feb 13 23:05:34 2021
[02/13 23:05:34    346s] #
[02/13 23:05:34    346s] #routeDesign: cpu time = 00:03:06, elapsed time = 00:05:57, memory = 773.95 (MB), peak = 851.23 (MB)
[02/13 23:05:34    346s] 
[02/13 23:05:34    346s] *** Summary of all messages that are not suppressed in this session:
[02/13 23:05:34    346s] Severity  ID               Count  Summary                                  
[02/13 23:05:34    346s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/13 23:05:34    346s] *** Message Summary: 1 warning(s), 0 error(s)
[02/13 23:05:34    346s] 
[02/13 23:05:34    346s] ### 
[02/13 23:05:34    346s] ###   Scalability Statistics
[02/13 23:05:34    346s] ### 
[02/13 23:05:34    346s] ### ------------------------+----------------+----------------+----------------+
[02/13 23:05:34    346s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[02/13 23:05:34    346s] ### ------------------------+----------------+----------------+----------------+
[02/13 23:05:34    346s] ###   Data Preparation      |        00:00:01|        00:00:02|             0.7|
[02/13 23:05:34    346s] ###   Global Routing        |        00:00:25|        00:00:48|             0.5|
[02/13 23:05:34    346s] ###   Track Assignment      |        00:00:08|        00:00:17|             0.5|
[02/13 23:05:34    346s] ###   Detail Routing        |        00:01:54|        00:03:42|             0.5|
[02/13 23:05:34    346s] ###   Total                 |        00:03:06|        00:05:57|             0.5|
[02/13 23:05:34    346s] ### ------------------------+----------------+----------------+----------------+
[02/13 23:05:34    346s] ### 
[02/13 23:07:39    357s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/13 23:08:33    360s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/13 23:08:33    360s] <CMD> optDesign -postRoute
[02/13 23:08:33    360s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/13 23:08:33    360s] Type 'man IMPOPT-576' for more detail.
[02/13 23:08:33    360s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/13 23:08:33    360s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/13 23:08:33    360s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 23:08:33    360s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 23:08:33    360s] #spOpts: mergeVia=F 
[02/13 23:08:34    360s] Switching SI Aware to true by default in postroute mode   
[02/13 23:08:34    360s] GigaOpt running with 1 threads.
[02/13 23:08:34    360s] Info: 1 threads available for lower-level modules during optimization.
[02/13 23:08:34    360s] #spOpts: mergeVia=F 
[02/13 23:08:34    360s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/13 23:08:34    360s] Updating RC grid for preRoute extraction ...
[02/13 23:08:34    360s] 
[02/13 23:08:34    360s] Creating Lib Analyzer ...
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:08:34    360s] Deleting Cell Server ...
[02/13 23:08:34    360s] Creating Cell Server ...(0, 1, 1, 1)
[02/13 23:08:34    360s] Summary for sequential cells identification: 
[02/13 23:08:34    360s]   Identified SBFF number: 0
[02/13 23:08:34    360s]   Identified MBFF number: 0
[02/13 23:08:34    360s]   Identified SB Latch number: 0
[02/13 23:08:34    360s]   Identified MB Latch number: 0
[02/13 23:08:34    360s]   Not identified SBFF number: 0
[02/13 23:08:34    360s]   Not identified MBFF number: 0
[02/13 23:08:34    360s]   Not identified SB Latch number: 0
[02/13 23:08:34    360s]   Not identified MB Latch number: 0
[02/13 23:08:34    360s]   Number of sequential cells which are not FFs: 0
[02/13 23:08:34    360s] Total number of combinational cells: 0
[02/13 23:08:34    360s] Total number of sequential cells: 0
[02/13 23:08:34    360s] Total number of tristate cells: 0
[02/13 23:08:34    360s] Total number of level shifter cells: 0
[02/13 23:08:34    360s] Total number of power gating cells: 0
[02/13 23:08:34    360s] Total number of isolation cells: 0
[02/13 23:08:34    360s] Total number of power switch cells: 0
[02/13 23:08:34    360s] Total number of pulse generator cells: 0
[02/13 23:08:34    360s] Total number of always on buffers: 0
[02/13 23:08:34    360s] Total number of retention cells: 0
[02/13 23:08:34    360s] List of usable buffers:
[02/13 23:08:34    360s] Total number of usable buffers: 0
[02/13 23:08:34    360s] List of unusable buffers:
[02/13 23:08:34    360s] Total number of unusable buffers: 0
[02/13 23:08:34    360s] List of usable inverters:
[02/13 23:08:34    360s] Total number of usable inverters: 0
[02/13 23:08:34    360s] List of unusable inverters:
[02/13 23:08:34    360s] Total number of unusable inverters: 0
[02/13 23:08:34    360s] List of identified usable delay cells:
[02/13 23:08:34    360s] Total number of identified usable delay cells: 0
[02/13 23:08:34    360s] List of identified unusable delay cells:
[02/13 23:08:34    360s] Total number of identified unusable delay cells: 0
[02/13 23:08:34    360s] Creating Cell Server, finished. 
[02/13 23:08:34    360s] 
[02/13 23:08:34    360s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/13 23:08:34    360s] Deleting Cell Server ...
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] Creating Cell Server ...(0, 0, 0, 0)
[02/13 23:08:34    360s] Summary for sequential cells identification: 
[02/13 23:08:34    360s]   Identified SBFF number: 0
[02/13 23:08:34    360s]   Identified MBFF number: 0
[02/13 23:08:34    360s]   Identified SB Latch number: 0
[02/13 23:08:34    360s]   Identified MB Latch number: 0
[02/13 23:08:34    360s]   Not identified SBFF number: 0
[02/13 23:08:34    360s]   Not identified MBFF number: 0
[02/13 23:08:34    360s]   Not identified SB Latch number: 0
[02/13 23:08:34    360s]   Not identified MB Latch number: 0
[02/13 23:08:34    360s]   Number of sequential cells which are not FFs: 0
[02/13 23:08:34    360s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/13 23:08:34    360s] Type 'man IMPOPT-3000' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/13 23:08:34    360s] Type 'man IMPOPT-3001' for more detail.
[02/13 23:08:34    360s] Creating Cell Server, finished. 
[02/13 23:08:34    360s] 
[02/13 23:08:34    360s] 
[02/13 23:08:34    360s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 23:08:34    360s]   
[02/13 23:08:34    360s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 23:08:34    360s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/13 23:08:34    360s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/13 23:08:34    360s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/13 23:08:34    360s] 
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:08:34    360s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:08:34    360s] Creating Lib Analyzer, finished. 
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:08:34    360s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (IMPOPT-665):	INSTRUCTION[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:08:34    360s] Type 'man IMPOPT-665' for more detail.
[02/13 23:08:34    360s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/13 23:08:34    360s] To increase the message display limit, refer to the product command reference manual.
[02/13 23:08:34    360s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 775.3M, totSessionCpu=0:06:01 **
[02/13 23:08:34    360s] **ERROR: (IMPOPT-311):	Optimization will not work when the timing analysis mode is set to -ocv.
[02/13 23:08:34    360s] To run optimization while taking into account on chip variation, set the MMMC environment with the right operating condition.
[02/13 23:08:34    360s] More information can be found in the documentation.
[02/13 23:08:35    360s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[02/13 23:08:35    360s] 
[02/13 23:08:35    360s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.2 real=0:00:00.4)
[02/13 23:08:35    360s] Info: pop threads available for lower-level modules during optimization.
[02/13 23:08:35    360s] Deleting Lib Analyzer.
[02/13 23:08:35    360s] Info: Destroy the CCOpt slew target map.
[02/13 23:09:13    362s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/13 23:09:13    362s] <CMD> optDesign -postRoute
[02/13 23:09:13    362s] **WARN: (IMPOPT-576):	292 nets have unplaced terms. 
[02/13 23:09:13    362s] Type 'man IMPOPT-576' for more detail.
[02/13 23:09:13    362s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/13 23:09:13    362s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/13 23:09:13    362s] #spOpts: mergeVia=F 
[02/13 23:09:13    362s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/13 23:09:13    362s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/13 23:09:13    362s] #spOpts: mergeVia=F 
[02/13 23:09:13    362s] GigaOpt running with 1 threads.
[02/13 23:09:13    362s] Info: 1 threads available for lower-level modules during optimization.
[02/13 23:09:13    362s] #spOpts: mergeVia=F 
[02/13 23:09:14    362s] **WARN: No usable buffer/inverter becasue of dont-use/dont-touch setting.
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s] Creating Lib Analyzer ...
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:09:14    362s] Deleting Cell Server ...
[02/13 23:09:14    362s] Creating Cell Server ...(0, 1, 1, 1)
[02/13 23:09:14    362s] Summary for sequential cells identification: 
[02/13 23:09:14    362s]   Identified SBFF number: 0
[02/13 23:09:14    362s]   Identified MBFF number: 0
[02/13 23:09:14    362s]   Identified SB Latch number: 0
[02/13 23:09:14    362s]   Identified MB Latch number: 0
[02/13 23:09:14    362s]   Not identified SBFF number: 0
[02/13 23:09:14    362s]   Not identified MBFF number: 0
[02/13 23:09:14    362s]   Not identified SB Latch number: 0
[02/13 23:09:14    362s]   Not identified MB Latch number: 0
[02/13 23:09:14    362s]   Number of sequential cells which are not FFs: 0
[02/13 23:09:14    362s] Total number of combinational cells: 0
[02/13 23:09:14    362s] Total number of sequential cells: 0
[02/13 23:09:14    362s] Total number of tristate cells: 0
[02/13 23:09:14    362s] Total number of level shifter cells: 0
[02/13 23:09:14    362s] Total number of power gating cells: 0
[02/13 23:09:14    362s] Total number of isolation cells: 0
[02/13 23:09:14    362s] Total number of power switch cells: 0
[02/13 23:09:14    362s] Total number of pulse generator cells: 0
[02/13 23:09:14    362s] Total number of always on buffers: 0
[02/13 23:09:14    362s] Total number of retention cells: 0
[02/13 23:09:14    362s] List of usable buffers:
[02/13 23:09:14    362s] Total number of usable buffers: 0
[02/13 23:09:14    362s] List of unusable buffers:
[02/13 23:09:14    362s] Total number of unusable buffers: 0
[02/13 23:09:14    362s] List of usable inverters:
[02/13 23:09:14    362s] Total number of usable inverters: 0
[02/13 23:09:14    362s] List of unusable inverters:
[02/13 23:09:14    362s] Total number of unusable inverters: 0
[02/13 23:09:14    362s] List of identified usable delay cells:
[02/13 23:09:14    362s] Total number of identified usable delay cells: 0
[02/13 23:09:14    362s] List of identified unusable delay cells:
[02/13 23:09:14    362s] Total number of identified unusable delay cells: 0
[02/13 23:09:14    362s] Creating Cell Server, finished. 
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[02/13 23:09:14    362s] Deleting Cell Server ...
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] Creating Cell Server ...(0, 0, 0, 0)
[02/13 23:09:14    362s] Summary for sequential cells identification: 
[02/13 23:09:14    362s]   Identified SBFF number: 0
[02/13 23:09:14    362s]   Identified MBFF number: 0
[02/13 23:09:14    362s]   Identified SB Latch number: 0
[02/13 23:09:14    362s]   Identified MB Latch number: 0
[02/13 23:09:14    362s]   Not identified SBFF number: 0
[02/13 23:09:14    362s]   Not identified MBFF number: 0
[02/13 23:09:14    362s]   Not identified SB Latch number: 0
[02/13 23:09:14    362s]   Not identified MB Latch number: 0
[02/13 23:09:14    362s]   Number of sequential cells which are not FFs: 0
[02/13 23:09:14    362s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[02/13 23:09:14    362s] Type 'man IMPOPT-3000' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[02/13 23:09:14    362s] Type 'man IMPOPT-3001' for more detail.
[02/13 23:09:14    362s] Creating Cell Server, finished. 
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s]  View default_view_setup  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 23:09:14    362s]   
[02/13 23:09:14    362s]  View default_view_hold  Weighted 0 StdDelay unweighted -922337203685477632.00, weightedFactor 1.000 
[02/13 23:09:14    362s]   Total number of usable buffers from Lib Analyzer: 0 ()
[02/13 23:09:14    362s] Total number of usable inverters from Lib Analyzer: 0 ()
[02/13 23:09:14    362s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerResPerDBUForCorner table.
[02/13 23:09:14    362s] ** ERROR ** Cannot find corner default_rc_corner in layerCapPerDBUForCorner table.
[02/13 23:09:14    362s] Creating Lib Analyzer, finished. 
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6729:update]: Assert "powerView != toCteGetDefaultAnalysisView()"
[02/13 23:09:14    362s] **DIAG[/icd/cm_t1nb_001/INNOVUS171/Rel/17.11/main/lnx86_64_opt/17.11-s080_1/fe/src/op/opUtil.c:6740:update]: Assert "powerViewTlc"
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (IMPOPT-665):	INSTRUCTION[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/13 23:09:14    362s] Type 'man IMPOPT-665' for more detail.
[02/13 23:09:14    362s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/13 23:09:14    362s] To increase the message display limit, refer to the product command reference manual.
[02/13 23:09:14    362s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 775.3M, totSessionCpu=0:06:03 **
[02/13 23:09:14    362s] **ERROR: (IMPOPT-311):	Optimization will not work when the timing analysis mode is set to -ocv.
[02/13 23:09:14    362s] To run optimization while taking into account on chip variation, set the MMMC environment with the right operating condition.
[02/13 23:09:14    362s] More information can be found in the documentation.
[02/13 23:09:14    362s] **ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
[02/13 23:09:14    362s] 
[02/13 23:09:14    362s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:00.1 real=0:00:00.2)
[02/13 23:09:14    362s] Info: pop threads available for lower-level modules during optimization.
[02/13 23:09:14    362s] Deleting Lib Analyzer.
[02/13 23:09:14    362s] Info: Destroy the CCOpt slew target map.
[02/13 23:10:45    366s] <CMD> saveDesign RISCV_pipeline.enc
[02/13 23:10:45    366s] #% Begin save design ... (date=02/13 23:10:45, mem=775.9M)
[02/13 23:10:45    366s] % Begin Save netlist data ... (date=02/13 23:10:45, mem=776.6M)
[02/13 23:10:45    366s] Writing Binary DB to RISCV_pipeline.enc.dat/RISCV_pipeline.v.bin in single-threaded mode...
[02/13 23:10:46    366s] % End Save netlist data ... (date=02/13 23:10:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=778.5M, current mem=778.5M)
[02/13 23:10:46    366s] % Begin Save AAE data ... (date=02/13 23:10:46, mem=778.5M)
[02/13 23:10:46    366s] Saving AAE Data ...
[02/13 23:10:46    366s] % End Save AAE data ... (date=02/13 23:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.5M, current mem=778.5M)
[02/13 23:10:46    366s] % Begin Save clock tree data ... (date=02/13 23:10:46, mem=778.6M)
[02/13 23:10:46    366s] % End Save clock tree data ... (date=02/13 23:10:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=778.6M, current mem=778.6M)
[02/13 23:10:46    366s] Saving preference file RISCV_pipeline.enc.dat/gui.pref.tcl ...
[02/13 23:10:46    366s] Saving mode setting ...
[02/13 23:10:46    366s] Saving global file ...
[02/13 23:10:46    366s] % Begin Save floorplan data ... (date=02/13 23:10:46, mem=779.9M)
[02/13 23:10:46    366s] Saving floorplan file ...
[02/13 23:10:47    366s] % End Save floorplan data ... (date=02/13 23:10:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=779.9M, current mem=779.9M)
[02/13 23:10:47    366s] Saving Drc markers ...
[02/13 23:10:47    366s] ... No Drc file written since there is no markers found.
[02/13 23:10:47    366s] % Begin Save placement data ... (date=02/13 23:10:47, mem=779.9M)
[02/13 23:10:47    366s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/13 23:10:47    366s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=958.6M) ***
[02/13 23:10:47    366s] % End Save placement data ... (date=02/13 23:10:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=780.8M, current mem=780.8M)
[02/13 23:10:47    366s] % Begin Save routing data ... (date=02/13 23:10:47, mem=780.8M)
[02/13 23:10:47    366s] Saving route file ...
[02/13 23:10:49    367s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:02.0 mem=958.6M) ***
[02/13 23:10:49    367s] % End Save routing data ... (date=02/13 23:10:49, total cpu=0:00:00.6, real=0:00:02.0, peak res=781.7M, current mem=781.7M)
[02/13 23:10:49    367s] Saving property file RISCV_pipeline.enc.dat/RISCV_pipeline.prop
[02/13 23:10:49    367s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=958.6M) ***
[02/13 23:10:49    367s] #Saving pin access info...
[02/13 23:10:50    367s] #
[02/13 23:10:50    367s] % Begin Save power constraints data ... (date=02/13 23:10:50, mem=782.2M)
[02/13 23:10:50    367s] % End Save power constraints data ... (date=02/13 23:10:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.2M, current mem=782.2M)
[02/13 23:10:50    367s] Generated self-contained design RISCV_pipeline.enc.dat
[02/13 23:10:50    367s] #% End save design ... (date=02/13 23:10:50, total cpu=0:00:01.6, real=0:00:05.0, peak res=782.2M, current mem=775.7M)
[02/13 23:10:50    367s] *** Message Summary: 0 warning(s), 0 error(s)
[02/13 23:10:50    367s] 
[02/13 23:12:52    373s] Starting snapshot creation...
[02/13 23:12:52    373s] <CMD> getDrawView
[02/13 23:12:52    373s] <CMD> setDrawView fplan
[02/13 23:12:52    373s] <CMD> win
[02/13 23:12:53    373s] <CMD> dumpToGIF Snapshots/ss_RISCV_pipeline-post_route.fplan.gif
[02/13 23:12:54    373s] <CMD> getDrawView
[02/13 23:12:54    373s] <CMD> setDrawView amoeba
[02/13 23:12:54    373s] <CMD> win
[02/13 23:12:54    373s] <CMD> dumpToGIF Snapshots/ss_RISCV_pipeline-post_route.amoeba.gif
[02/13 23:12:54    373s] <CMD> getDrawView
[02/13 23:12:54    373s] <CMD> setDrawView place
[02/13 23:12:54    373s] <CMD> win
[02/13 23:12:55    373s] <CMD> dumpToGIF Snapshots/ss_RISCV_pipeline-post_route.place.gif
[02/13 23:12:57    374s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:5, mem = 958.45M, memory increment = 3.86M)
[02/13 23:12:57    374s] Saving snapshot for fplan view to ss_RISCV_pipeline-post_route.fplan.gif
[02/13 23:12:57    374s] Saving snapshot for amoeba view to ss_RISCV_pipeline-post_route.amoeba.gif
[02/13 23:12:57    374s] Saving snapshot for place view to ss_RISCV_pipeline-post_route.place.gif
[02/13 23:14:11    377s] <CMD> reset_parasitics
[02/13 23:14:11    377s] Performing RC Extraction ...
[02/13 23:14:11    377s] <CMD> extractRC
[02/13 23:14:11    377s] Extraction called for design 'RISCV_pipeline' of instances=45198 and nets=15470 using extraction engine 'preRoute' .
[02/13 23:14:11    377s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/13 23:14:11    377s] Type 'man IMPEXT-3530' for more detail.
[02/13 23:14:11    377s] PreRoute RC Extraction called for design RISCV_pipeline.
[02/13 23:14:11    377s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[02/13 23:14:11    377s] Type 'man IMPEXT-6197' for more detail.
[02/13 23:14:11    377s] RCMode: PreRoute
[02/13 23:14:11    377s] Capacitance Scaling Factor   : 1.00000
[02/13 23:14:11    377s] Resistance Scaling Factor    : 1.00000
[02/13 23:14:11    377s] Clock Cap Scaling Factor    : 1.00000
[02/13 23:14:11    377s] Clock Res Scaling Factor     : 1.00000
[02/13 23:14:11    377s] Shrink Factor                : 1.00000
[02/13 23:14:11    377s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/13 23:14:11    377s] Updating RC grid for preRoute extraction ...
[02/13 23:14:11    377s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 958.449M)
[02/13 23:14:11    377s] <CMD> rcOut -setload RISCV_pipeline.setload
[02/13 23:14:11    377s]    RC-typical , Operating temperature 25 C
[02/13 23:14:11    377s] <CMD> rcOut -setres RISCV_pipeline.setres
[02/13 23:14:11    377s]    RC-typical , Operating temperature 25 C
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[02/13 23:14:12    377s] <CMD> rcOut -spf RISCV_pipeline.spf
[02/13 23:14:12    377s]    RC-typical , Operating temperature 25 C
[02/13 23:14:12    377s] Dumping SPF file.....
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:12    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n11 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n56 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n95 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n102 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n120 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n124 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net IF_STAGE_n13 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net IF_STAGE_PREG_PC_n5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:13    377s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[02/13 23:14:13    377s] To increase the message display limit, refer to the product command reference manual.
[02/13 23:14:18    380s] Created SPF File: RISCV_pipeline.spf
[02/13 23:14:18    380s] <CMD> rcOut -spef RISCV_pipeline.spef
[02/13 23:14:18    380s]    RC-typical , Operating temperature 25 C
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net CLK is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n11 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n56 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n95 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n102 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n120 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net n124 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net IF_STAGE_n13 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net IF_STAGE_PREG_PC_n5 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[02/13 23:14:18    380s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[02/13 23:14:18    380s] To increase the message display limit, refer to the product command reference manual.
[02/13 23:14:58    383s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/13 23:14:58    383s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_pipeline_postRoute -outDir timingReports
[02/13 23:14:58    383s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/13 23:14:58    383s] **ERROR: (IMPSYT-16):	<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/13 23:17:19    388s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_pipeline_postRoute -outDir timingReports
[02/13 23:17:19    388s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/13 23:17:19    388s] **ERROR: (IMPSYT-16):	<CMD> set init_mmmc_file mmm_design.tcl
[02/13 23:25:05    406s] <CMD> init_design
[02/13 23:25:05    406s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[02/13 23:25:05    406s] 
[02/13 23:25:05    406s] *** Summary of all messages that are not suppressed in this session:
[02/13 23:25:05    406s] Severity  ID               Count  Summary                                  
[02/13 23:25:05    406s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[02/13 23:25:05    406s] *** Message Summary: 1 warning(s), 0 error(s)
[02/13 23:25:05    406s] 
[02/13 23:25:19    406s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/13 23:25:19    406s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_pipeline_postRoute -outDir timingReports
[02/13 23:25:19    406s] **ERROR: (IMPOPT-6029):	Timing Library is not loaded yet
[02/13 23:25:19    406s] **ERROR: (IMPSYT-16):	
[02/13 23:26:34    409s] *** Memory Usage v#1 (Current mem = 974.105M, initial mem = 179.684M) ***
[02/13 23:26:34    409s] 
[02/13 23:26:34    409s] *** Summary of all messages that are not suppressed in this session:
[02/13 23:26:34    409s] Severity  ID               Count  Summary                                  
[02/13 23:26:34    409s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/13 23:26:34    409s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[02/13 23:26:34    409s] WARNING   IMPEXT-2882          8  Unable to find the resistance for via '%...
[02/13 23:26:34    409s] WARNING   IMPEXT-2883       1552  The resistance extracted for a wire belo...
[02/13 23:26:34    409s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[02/13 23:26:34    409s] ERROR     IMPSYT-16            6  %s                                       
[02/13 23:26:34    409s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[02/13 23:26:34    409s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[02/13 23:26:34    409s] ERROR     IMPSYT-16175         2  <To Global Net> field must be specified....
[02/13 23:26:34    409s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/13 23:26:34    409s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/13 23:26:34    409s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/13 23:26:34    409s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[02/13 23:26:34    409s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[02/13 23:26:34    409s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[02/13 23:26:34    409s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/13 23:26:34    409s] ERROR     IMPOPT-570           2  Initial sanity checks failed for optDesi...
[02/13 23:26:34    409s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[02/13 23:26:34    409s] WARNING   IMPOPT-665        1168  %s : Net has unplaced terms or is connec...
[02/13 23:26:34    409s] ERROR     IMPOPT-311           2  Optimization will not work when the timi...
[02/13 23:26:34    409s] ERROR     IMPOPT-6029          5  Timing Library is not loaded yet         
[02/13 23:26:34    409s] WARNING   IMPOPT-3000          5  Buffer footprint is not defined or is an...
[02/13 23:26:34    409s] WARNING   IMPOPT-3001          5  Inverter footprint is not defined or is ...
[02/13 23:26:34    409s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[02/13 23:26:34    409s] *** Message Summary: 2760 warning(s), 17 error(s)
[02/13 23:26:34    409s] 
[02/13 23:26:34    409s] --- Ending "Innovus" (totcpu=0:06:50, real=0:58:38, mem=974.1M) ---
