# Quick Reference Card - Makefile Commands

## ğŸ¯ Essential Commands

```bash
make sim      # Run simulation
make wave     # View waveforms
make clean    # Clean build files
```

---

## ğŸ“Š What Each Command Does

| Command | Compiles? | Runs? | Waveform? | Time |
|---------|-----------|-------|-----------|------|
| `make sim` | âœ… Yes | âœ… Yes | âœ… Creates | ~2s |
| `make sim-verilator` | âœ… Yes | âœ… Yes | âœ… Creates | ~5s |
| `make wave` | âŒ No | âŒ No | ğŸ‘ï¸ Opens | Instant |
| `make clean` | âŒ No | âŒ No | ğŸ—‘ï¸ Deletes | Instant |

---

## ğŸ”„ Workflow

```bash
# Edit RTL
vim rtl/axil_reg_if.v

# Test
make sim

# Debug (if needed)
make wave

# Before commit
make clean
```

---

## ğŸ› Troubleshooting

- **Command not found:** `sudo apt install iverilog`
- **No waveform:** Run `make sim` first
- **Tests fail:** `make wave` to debug

---

## ğŸ“‚ File Locations

After running `make sim`:
```
axi4lite_peripheral/
â”œâ”€â”€ build/
â”‚   â”œâ”€â”€ tb.vvp           â† Compiled simulation
â”‚   â””â”€â”€ axi_reg_if.vcd   â† Waveform data (open with GTKWave)
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ axil_reg_if.v    â† Your design
â””â”€â”€ tb/
    â””â”€â”€ axil_reg_if_tb.v â† Testbench
```

---

**Most common command:** `make sim` - Run this 90% of the time!
