Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 16 11:32:30 2023
| Host         : DESKTOP-CPLDPO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Calculator_Top_timing_summary_routed.rpt -pb Calculator_Top_timing_summary_routed.pb -rpx Calculator_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Calculator_Top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fnd/clk_1ms_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_pad/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_pad/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_pad/state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_pad/state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_pad/state_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.176       -1.278                     21                  227        0.144        0.000                      0                  227        3.500        0.000                       0                   155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.176       -1.278                     21                  223        0.144        0.000                      0                  223        3.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.681        0.000                      0                    4        1.185        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack       -0.176ns,  Total Violation       -1.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ir/register_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.098ns  (logic 0.955ns (23.304%)  route 3.143ns (76.696%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.525    10.288    cpu/ir/Q[1]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.412 r  cpu/ir/register_temp[7]_i_10/O
                         net (fo=8, routed)           0.943    11.355    cpu/ir/keych_reg_oen
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.479 r  cpu/ir/register_temp[7]_i_5/O
                         net (fo=1, routed)           0.574    12.053    cpu/ir/register_temp[7]_i_5_n_0
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.124    12.177 r  cpu/ir/register_temp[7]_i_3__0/O
                         net (fo=2, routed)           0.415    12.592    cpu/ir/register_temp[7]_i_3__0_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.716 r  cpu/ir/register_temp[7]_i_2__0/O
                         net (fo=10, routed)          0.686    13.402    cpu/ir/D[7]
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    12.931    cpu/ir/CLK
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[7]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)       -0.061    13.226    cpu/ir/register_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/mar/register_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.053ns  (logic 1.079ns (26.625%)  route 2.974ns (73.375%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[5]/Q
                         net (fo=9, routed)           0.590    10.354    cpu/ir/Q[2]
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.478 r  cpu/ir/register_temp[7]_i_2/O
                         net (fo=9, routed)           0.199    10.677    cpu/ir/temp_reg[5]_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  cpu/ir/register_temp[3]_i_5__0/O
                         net (fo=17, routed)          0.877    11.678    cpu/ir/mdr_oen
    SLICE_X39Y33         LUT3 (Prop_lut3_I2_O)        0.124    11.802 r  cpu/ir/register_temp[6]_i_8/O
                         net (fo=2, routed)           0.306    12.107    cpu/ir/register_temp[6]_i_8_n_0
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.231 r  cpu/ir/register_temp[6]_i_3/O
                         net (fo=1, routed)           0.287    12.518    cpu/ir/register_temp[6]_i_3_n_0
    SLICE_X37Y35         LUT4 (Prop_lut4_I1_O)        0.124    12.642 r  cpu/ir/register_temp[6]_i_1__0_comp_1/O
                         net (fo=10, routed)          0.714    13.357    cpu/mar/D[6]
    SLICE_X37Y36         FDCE                                         r  cpu/mar/register_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    12.931    cpu/mar/CLK
    SLICE_X37Y36         FDCE                                         r  cpu/mar/register_temp_reg[6]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)       -0.081    13.206    cpu/mar/register_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/tmpreg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.074ns  (logic 0.955ns (23.441%)  route 3.119ns (76.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.525    10.288    cpu/ir/Q[1]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.412 r  cpu/ir/register_temp[7]_i_10/O
                         net (fo=8, routed)           0.943    11.355    cpu/ir/keych_reg_oen
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.479 r  cpu/ir/register_temp[7]_i_5/O
                         net (fo=1, routed)           0.574    12.053    cpu/ir/register_temp[7]_i_5_n_0
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.124    12.177 r  cpu/ir/register_temp[7]_i_3__0/O
                         net (fo=2, routed)           0.415    12.592    cpu/ir/register_temp[7]_i_3__0_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.716 r  cpu/ir/register_temp[7]_i_2__0/O
                         net (fo=10, routed)          0.662    13.378    cpu/tmpreg/D[3]
    SLICE_X36Y33         FDCE                                         r  cpu/tmpreg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.571    12.929    cpu/tmpreg/CLK
    SLICE_X36Y33         FDCE                                         r  cpu/tmpreg/register_temp_reg[3]/C
                         clock pessimism              0.391    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X36Y33         FDCE (Setup_fdce_C_D)       -0.043    13.242    cpu/tmpreg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/ir/register_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.035ns  (logic 0.955ns (23.667%)  route 3.080ns (76.333%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.671    10.434    cpu/ir/Q[1]
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.558 r  cpu/ir/register_temp[7]_i_11/O
                         net (fo=8, routed)           1.218    11.776    cpu/ir/inreg_oen
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.900 r  cpu/ir/register_temp[5]_i_7/O
                         net (fo=2, routed)           0.277    12.177    cpu/ir/register_temp[5]_i_7_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.301 r  cpu/ir/register_temp[5]_i_3/O
                         net (fo=1, routed)           0.292    12.593    cpu/ir/register_temp[5]_i_3_n_0
    SLICE_X37Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.717 r  cpu/ir/register_temp[5]_i_1__0/O
                         net (fo=10, routed)          0.622    13.339    cpu/ir/D[5]
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    12.931    cpu/ir/CLK
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[5]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X36Y35         FDCE (Setup_fdce_C_D)       -0.067    13.220    cpu/ir/register_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/rreg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.012ns  (logic 0.955ns (23.806%)  route 3.057ns (76.194%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.525    10.288    cpu/ir/Q[1]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.412 r  cpu/ir/register_temp[7]_i_10/O
                         net (fo=8, routed)           0.943    11.355    cpu/ir/keych_reg_oen
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.479 r  cpu/ir/register_temp[7]_i_5/O
                         net (fo=1, routed)           0.574    12.053    cpu/ir/register_temp[7]_i_5_n_0
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.124    12.177 r  cpu/ir/register_temp[7]_i_3__0/O
                         net (fo=2, routed)           0.415    12.592    cpu/ir/register_temp[7]_i_3__0_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.716 r  cpu/ir/register_temp[7]_i_2__0/O
                         net (fo=10, routed)          0.599    13.316    cpu/rreg/D[3]
    SLICE_X37Y34         FDCE                                         r  cpu/rreg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.572    12.930    cpu/rreg/CLK
    SLICE_X37Y34         FDCE                                         r  cpu/rreg/register_temp_reg[3]/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)       -0.081    13.205    cpu/rreg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/keyout_reg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.028ns  (logic 0.955ns (23.706%)  route 3.073ns (76.294%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.928 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.525    10.288    cpu/ir/Q[1]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.412 r  cpu/ir/register_temp[7]_i_10/O
                         net (fo=8, routed)           0.943    11.355    cpu/ir/keych_reg_oen
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.479 r  cpu/ir/register_temp[7]_i_5/O
                         net (fo=1, routed)           0.574    12.053    cpu/ir/register_temp[7]_i_5_n_0
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.124    12.177 r  cpu/ir/register_temp[7]_i_3__0/O
                         net (fo=2, routed)           0.415    12.592    cpu/ir/register_temp[7]_i_3__0_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.716 r  cpu/ir/register_temp[7]_i_2__0/O
                         net (fo=10, routed)          0.616    13.333    cpu/keyout_reg/D[3]
    SLICE_X36Y32         FDCE                                         r  cpu/keyout_reg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570    12.928    cpu/keyout_reg/CLK
    SLICE_X36Y32         FDCE                                         r  cpu/keyout_reg/register_temp_reg[3]/C
                         clock pessimism              0.391    13.319    
                         clock uncertainty           -0.035    13.284    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)       -0.043    13.241    cpu/keyout_reg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -13.333    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/dreg/register_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.007ns  (logic 0.955ns (23.831%)  route 3.052ns (76.169%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.671    10.434    cpu/ir/Q[1]
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.558 r  cpu/ir/register_temp[7]_i_11/O
                         net (fo=8, routed)           1.218    11.776    cpu/ir/inreg_oen
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.900 r  cpu/ir/register_temp[5]_i_7/O
                         net (fo=2, routed)           0.277    12.177    cpu/ir/register_temp[5]_i_7_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.301 r  cpu/ir/register_temp[5]_i_3/O
                         net (fo=1, routed)           0.292    12.593    cpu/ir/register_temp[5]_i_3_n_0
    SLICE_X37Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.717 r  cpu/ir/register_temp[5]_i_1__0/O
                         net (fo=10, routed)          0.594    13.312    cpu/dreg/D[1]
    SLICE_X39Y36         FDCE                                         r  cpu/dreg/register_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    12.931    cpu/dreg/CLK
    SLICE_X39Y36         FDCE                                         r  cpu/dreg/register_temp_reg[1]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)       -0.067    13.220    cpu/dreg/register_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/pc/pc_reg/register_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        4.077ns  (logic 1.079ns (26.468%)  route 2.998ns (73.532%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.671    10.434    cpu/ir/Q[1]
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.558 r  cpu/ir/register_temp[7]_i_11/O
                         net (fo=8, routed)           1.218    11.776    cpu/ir/inreg_oen
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.900 r  cpu/ir/register_temp[5]_i_7/O
                         net (fo=2, routed)           0.277    12.177    cpu/ir/register_temp[5]_i_7_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.301 r  cpu/ir/register_temp[5]_i_3/O
                         net (fo=1, routed)           0.292    12.593    cpu/ir/register_temp[5]_i_3_n_0
    SLICE_X37Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.717 r  cpu/ir/register_temp[5]_i_1__0/O
                         net (fo=10, routed)          0.539    13.257    cpu/ir/D[5]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124    13.381 r  cpu/ir/register_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    13.381    cpu/pc/pc_reg/D[4]
    SLICE_X36Y37         FDCE                                         r  cpu/pc/pc_reg/register_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.574    12.932    cpu/pc/pc_reg/CLK
    SLICE_X36Y37         FDCE                                         r  cpu/pc/pc_reg/register_temp_reg[5]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.029    13.317    cpu/pc/pc_reg/register_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/creg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.967ns  (logic 0.955ns (24.072%)  route 3.012ns (75.928%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.525    10.288    cpu/ir/Q[1]
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    10.412 r  cpu/ir/register_temp[7]_i_10/O
                         net (fo=8, routed)           0.943    11.355    cpu/ir/keych_reg_oen
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.479 r  cpu/ir/register_temp[7]_i_5/O
                         net (fo=1, routed)           0.574    12.053    cpu/ir/register_temp[7]_i_5_n_0
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.124    12.177 r  cpu/ir/register_temp[7]_i_3__0/O
                         net (fo=2, routed)           0.415    12.592    cpu/ir/register_temp[7]_i_3__0_n_0
    SLICE_X37Y32         LUT2 (Prop_lut2_I0_O)        0.124    12.716 r  cpu/ir/register_temp[7]_i_2__0/O
                         net (fo=10, routed)          0.555    13.271    cpu/creg/D[3]
    SLICE_X36Y36         FDCE                                         r  cpu/creg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    12.931    cpu/creg/CLK
    SLICE_X36Y36         FDCE                                         r  cpu/creg/register_temp_reg[3]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X36Y36         FDCE (Setup_fdce_C_D)       -0.058    13.229    cpu/creg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/rreg/register_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        3.958ns  (logic 0.955ns (24.127%)  route 3.003ns (75.873%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 r  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          0.671    10.434    cpu/ir/Q[1]
    SLICE_X35Y35         LUT3 (Prop_lut3_I0_O)        0.124    10.558 r  cpu/ir/register_temp[7]_i_11/O
                         net (fo=8, routed)           1.218    11.776    cpu/ir/inreg_oen
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.900 r  cpu/ir/register_temp[5]_i_7/O
                         net (fo=2, routed)           0.277    12.177    cpu/ir/register_temp[5]_i_7_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.301 r  cpu/ir/register_temp[5]_i_3/O
                         net (fo=1, routed)           0.292    12.593    cpu/ir/register_temp[5]_i_3_n_0
    SLICE_X37Y35         LUT2 (Prop_lut2_I1_O)        0.124    12.717 r  cpu/ir/register_temp[5]_i_1__0/O
                         net (fo=10, routed)          0.545    13.262    cpu/rreg/D[1]
    SLICE_X36Y38         FDCE                                         r  cpu/rreg/register_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    12.933    cpu/rreg/CLK
    SLICE_X36Y38         FDCE                                         r  cpu/rreg/register_temp_reg[1]/C
                         clock pessimism              0.391    13.324    
                         clock uncertainty           -0.035    13.289    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)       -0.067    13.222    cpu/rreg/register_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                         -13.262    
  -------------------------------------------------------------------
                         slack                                 -0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu/c_block/ring_12/temp_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/c_block/ring_12/temp_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.226ns  (logic 0.146ns (64.554%)  route 0.080ns (35.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.951 - 4.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 5.438 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     4.225 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.878 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     5.438    cpu/c_block/ring_12/CLK
    SLICE_X33Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.146     5.584 r  cpu/c_block/ring_12/temp_reg[0]/Q
                         net (fo=3, routed)           0.080     5.664    cpu/c_block/ring_12/t[0]
    SLICE_X33Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     4.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.125 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.826     5.951    cpu/c_block/ring_12/CLK
    SLICE_X33Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     5.438    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.082     5.520    cpu/c_block/ring_12/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 key_pad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/keych_reg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.590     1.468    key_pad/CLK
    SLICE_X42Y34         FDCE                                         r  key_pad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  key_pad/key_valid_reg/Q
                         net (fo=2, routed)           0.067     1.699    cpu/keych_reg/key_valid
    SLICE_X42Y34         FDCE                                         r  cpu/keych_reg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     1.982    cpu/keych_reg/CLK
    SLICE_X42Y34         FDCE                                         r  cpu/keych_reg/register_temp_reg[3]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.060     1.528    cpu/keych_reg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/c_block/ring_12/temp_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/c_block/ring_12/temp_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.595%)  route 0.126ns (46.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.952 - 4.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 5.437 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     4.225 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.878 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     5.437    cpu/c_block/ring_12/CLK
    SLICE_X33Y32         FDCE                                         r  cpu/c_block/ring_12/temp_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.146     5.583 r  cpu/c_block/ring_12/temp_reg[9]/Q
                         net (fo=6, routed)           0.126     5.709    cpu/c_block/ring_12/Q[4]
    SLICE_X34Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     4.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.125 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     5.952    cpu/c_block/ring_12/CLK
    SLICE_X34Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.472    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.063     5.535    cpu/c_block/ring_12/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.535    
                         arrival time                           5.709    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 key_pad/col_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_pad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.592%)  route 0.126ns (40.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    key_pad/CLK
    SLICE_X41Y32         FDPE                                         r  key_pad/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  key_pad/col_reg[0]/Q
                         net (fo=4, routed)           0.126     1.733    key_pad/Q[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  key_pad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    key_pad/key_value[2]
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.980    key_pad/CLK
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[2]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.121     1.601    key_pad/key_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 key_pad/col_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_pad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.212%)  route 0.128ns (40.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    key_pad/CLK
    SLICE_X41Y32         FDPE                                         r  key_pad/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  key_pad/col_reg[0]/Q
                         net (fo=4, routed)           0.128     1.735    key_pad/Q[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  key_pad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.780    key_pad/key_value[3]
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.980    key_pad/CLK
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.121     1.601    key_pad/key_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 key_pad/col_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_pad/key_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.838%)  route 0.130ns (41.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    key_pad/CLK
    SLICE_X41Y32         FDPE                                         r  key_pad/col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  key_pad/col_reg[0]/Q
                         net (fo=4, routed)           0.130     1.737    key_pad/Q[0]
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.782 r  key_pad/key_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    key_pad/key_value[1]
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.980    key_pad/CLK
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.120     1.600    key_pad/key_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 key_pad/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_pad/key_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.865%)  route 0.147ns (44.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.465    key_pad/CLK
    SLICE_X43Y31         FDCE                                         r  key_pad/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  key_pad/col_reg[1]/Q
                         net (fo=5, routed)           0.147     1.753    key_pad/Q[1]
    SLICE_X42Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  key_pad/key_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    key_pad/key_value[0]
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.980    key_pad/CLK
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[0]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.121     1.601    key_pad/key_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/c_block/ring_12/temp_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/c_block/ring_12/temp_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.706%)  route 0.138ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 5.438 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     4.225 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.878 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     5.438    cpu/c_block/ring_12/CLK
    SLICE_X34Y33         FDCE                                         r  cpu/c_block/ring_12/temp_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.167     5.605 r  cpu/c_block/ring_12/temp_reg[8]/Q
                         net (fo=4, routed)           0.138     5.743    cpu/c_block/ring_12/t[8]
    SLICE_X33Y32         FDCE                                         r  cpu/c_block/ring_12/temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     4.413 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.125 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.825     5.950    cpu/c_block/ring_12/CLK
    SLICE_X33Y32         FDCE                                         r  cpu/c_block/ring_12/temp_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.480     5.470    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.073     5.543    cpu/c_block/ring_12/temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.543    
                         arrival time                           5.743    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 key_pad/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            key_pad/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.868%)  route 0.159ns (46.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.589     1.467    key_pad/CLK
    SLICE_X43Y33         FDCE                                         r  key_pad/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  key_pad/state_reg[4]/Q
                         net (fo=6, routed)           0.159     1.767    key_pad/state_reg[4]
    SLICE_X42Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  key_pad/key_valid_i_1/O
                         net (fo=1, routed)           0.000     1.812    key_pad/key_valid_i_1_n_0
    SLICE_X42Y34         FDCE                                         r  key_pad/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     1.982    key_pad/CLK
    SLICE_X42Y34         FDCE                                         r  key_pad/key_valid_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.120     1.602    key_pad/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 key_pad/key_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/inreg/register_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.285%)  route 0.162ns (49.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    key_pad/CLK
    SLICE_X42Y32         FDCE                                         r  key_pad/key_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  key_pad/key_value_reg[3]/Q
                         net (fo=1, routed)           0.162     1.792    cpu/inreg/register_temp_reg[3]_0[3]
    SLICE_X37Y32         FDCE                                         r  cpu/inreg/register_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.978    cpu/inreg/CLK
    SLICE_X37Y32         FDCE                                         r  cpu/inreg/register_temp_reg[3]/C
                         clock pessimism             -0.480     1.498    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.070     1.568    cpu/inreg/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X32Y34    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y35    cpu/breg/register_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y35    cpu/breg/register_temp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y35    cpu/breg/register_temp_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y35    cpu/breg/register_temp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y33    cpu/c_block/ring_12/temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y33    cpu/c_block/ring_12/temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y36    cpu/creg/register_temp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X36Y36    cpu/creg/register_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y34    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    cpu/outreg/register_temp_reg[4]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y33    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    cpu/alu_acc/U_alu/sign_f/register_temp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X32Y34    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y35    cpu/breg/register_temp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y35    cpu/breg/register_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35    cpu/breg/register_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    cpu/breg/register_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y35    cpu/breg/register_temp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    cpu/c_block/ring_12/temp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    cpu/c_block/ring_12/temp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    cpu/c_block/ring_12/temp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    cpu/c_block/ring_12/temp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    cpu/c_block/ring_12/temp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    cpu/c_block/ring_12/temp_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    cpu/c_block/ring_12/temp_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    cpu/c_block/ring_12/temp_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    cpu/breg/register_temp_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    cpu/c_block/ring_12/temp_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.894ns  (logic 0.583ns (20.143%)  route 2.311ns (79.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 f  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          1.482    11.246    cpu/ir/Q[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.370 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.829    12.198    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X37Y33         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.571    12.929    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X37Y33         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/C
                         clock pessimism              0.391    13.320    
                         clock uncertainty           -0.035    13.285    
    SLICE_X37Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.880    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.840ns  (logic 0.583ns (20.527%)  route 2.257ns (79.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 f  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          1.482    11.246    cpu/ir/Q[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.370 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.775    12.144    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X35Y32         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.495    12.853    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X35Y32         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/C
                         clock pessimism              0.425    13.278    
                         clock uncertainty           -0.035    13.243    
    SLICE_X35Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.838    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.799ns  (logic 0.583ns (20.826%)  route 2.216ns (79.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 f  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          1.482    11.246    cpu/ir/Q[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.370 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.734    12.104    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X35Y33         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.496    12.854    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X35Y33         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/C
                         clock pessimism              0.425    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X35Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.839    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 cpu/c_block/ring_12/temp_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        2.770ns  (logic 0.583ns (21.050%)  route 2.187ns (78.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     5.457 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.634 f  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.670     9.304    cpu/c_block/ring_12/CLK
    SLICE_X35Y34         FDCE                                         r  cpu/c_block/ring_12/temp_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.459     9.763 f  cpu/c_block/ring_12/temp_reg[3]/Q
                         net (fo=29, routed)          1.482    11.246    cpu/ir/Q[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.370 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.704    12.074    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X32Y34         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.497    12.855    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X32Y34         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X32Y34         FDCE (Recov_fdce_C_CLR)     -0.319    12.892    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 cpu/ir/register_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.231ns (20.071%)  route 0.920ns (79.929%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     1.439    cpu/ir/CLK
    SLICE_X35Y35         FDCE                                         r  cpu/ir/register_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/ir/register_temp_reg[2]/Q
                         net (fo=27, routed)          0.370     1.950    cpu/ir/ir_data[2]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.995 f  cpu/ir/register_temp[3]_i_10/O
                         net (fo=2, routed)           0.228     2.223    cpu/ir/register_temp[3]_i_10_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.268 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.322     2.590    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X32Y34         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     1.952    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X32Y34         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/C
                         clock pessimism             -0.480     1.472    
    SLICE_X32Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.405    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 cpu/ir/register_temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.231ns (20.283%)  route 0.908ns (79.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    cpu/ir/CLK
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cpu/ir/register_temp_reg[6]/Q
                         net (fo=20, routed)          0.281     1.888    cpu/ir/ir_data[6]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  cpu/ir/register_temp[3]_i_8/O
                         net (fo=2, routed)           0.298     2.231    cpu/ir/register_temp[3]_i_8_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.276 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.329     2.605    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X35Y33         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.827     1.952    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X35Y33         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]/C
                         clock pessimism             -0.480     1.472    
    SLICE_X35Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.380    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.253ns  (arrival time - required time)
  Source:                 cpu/ir/register_temp_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.231ns (19.816%)  route 0.935ns (80.184%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.588     1.466    cpu/ir/CLK
    SLICE_X36Y35         FDCE                                         r  cpu/ir/register_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  cpu/ir/register_temp_reg[6]/Q
                         net (fo=20, routed)          0.281     1.888    cpu/ir/ir_data[6]
    SLICE_X38Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  cpu/ir/register_temp[3]_i_8/O
                         net (fo=2, routed)           0.298     2.231    cpu/ir/register_temp[3]_i_8_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.045     2.276 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.356     2.632    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X35Y32         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.826     1.951    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X35Y32         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/C
                         clock pessimism             -0.480     1.471    
    SLICE_X35Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 cpu/ir/register_temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.231ns (18.397%)  route 1.025ns (81.603%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     1.439    cpu/ir/CLK
    SLICE_X35Y35         FDCE                                         r  cpu/ir/register_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cpu/ir/register_temp_reg[2]/Q
                         net (fo=27, routed)          0.370     1.950    cpu/ir/ir_data[2]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.995 f  cpu/ir/register_temp[3]_i_10/O
                         net (fo=2, routed)           0.228     2.223    cpu/ir/register_temp[3]_i_10_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.268 f  cpu/ir/register_temp[3]_i_2__0/O
                         net (fo=4, routed)           0.427     2.695    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]_12[0]
    SLICE_X37Y33         FDCE                                         f  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     1.979    cpu/alu_acc/U_acc/acc_high/h_cc/CLK
    SLICE_X37Y33         FDCE                                         r  cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/C
                         clock pessimism             -0.480     1.499    
    SLICE_X37Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  1.288    





