// Seed: 146201092
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  logic id_4;
  assign id_1 = id_2;
  logic id_5;
  assign id_0 = id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    input  logic id_0
    , id_4,
    output logic id_1
);
  logic id_5, id_6;
endmodule
