
---------- Begin Simulation Statistics ----------
final_tick                               1660636377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206587                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585564                       # Number of bytes of host memory used
host_op_rate                                   365013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9923.18                       # Real time elapsed on the host
host_tick_rate                               40780635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404674                       # Number of seconds simulated
sim_ticks                                404673599000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       637740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1272586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          452                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7854466                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130729404                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46176008                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     63090640                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16914632                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139441251                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3360877                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5540263                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582347555                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414417822                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7894019                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117488640                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250963988                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    772644474                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.055566                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.963348                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    417409187     54.02%     54.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77885189     10.08%     64.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55090479      7.13%     71.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40981218      5.30%     76.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20060753      2.60%     79.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18568862      2.40%     81.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11905412      1.54%     83.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13254734      1.72%     84.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117488640     15.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    772644474                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.809347                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.809347                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    420534432                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1958303769                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99431445                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237624871                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7917803                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43774766                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261255648                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              262074                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94264207                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280847                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139441251                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126599224                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           669473742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2147215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          261                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239705788                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        34153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       343253                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15835606                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.172289                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131514106                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49536885                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.531735                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    809283322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.487421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.454291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      488358685     60.34%     60.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24911042      3.08%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27318127      3.38%     66.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12300091      1.52%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16598327      2.05%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17219981      2.13%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12881764      1.59%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10765524      1.33%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198929781     24.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    809283322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238373302                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692920523                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 63876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10437728                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105735830                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.149291                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356170678                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94264206                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179396949                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272174331                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36781                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       650041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100597550                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1839249418                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261906472                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20778663                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739522405                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2521032                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     11750916                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7917803                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17579493                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207613                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16797686                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        39709                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        55167                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34391                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29212311                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11321397                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        55167                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9512249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       925479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216837748                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1730330559                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568423                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1260101941                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.137934                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733610694                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828978667                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835716796                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.235564                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.235564                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5517669      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942623384     53.55%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522142      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4529523      0.26%     54.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112941705      6.42%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          760      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       420798      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249779      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250594      0.01%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155034513      8.81%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30633936      1.74%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146202152      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118988419      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49314599      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146662994      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46408107      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1760301076                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780234353                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533352835                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749077293                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792249768                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45674538                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025947                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14360888     31.44%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            1      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           90      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5735954     12.56%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        22372      0.05%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9566264     20.94%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5138579     11.25%     76.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65105      0.14%     76.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10772763     23.59%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12520      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1020223592                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2844968063                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    981253266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1298045331                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1839139983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1760301076                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       109435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    251027533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2760894                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       109139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    341393808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    809283322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.175136                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.570711                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    378940859     46.82%     46.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58832455      7.27%     54.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65232306      8.06%     62.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59496641      7.35%     69.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64574392      7.98%     77.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61873932      7.65%     85.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53873719      6.66%     91.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30067600      3.72%     95.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36391418      4.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    809283322                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.174964                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126655138                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               56012                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33759149                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5231572                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272174331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100597550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     584161837                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              809347198                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     228016087                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66315774                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      120929503                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1443004                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1223089                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4758386136                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1919350497                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2161717321                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257813891                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    115392775                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7917803                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    194593785                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      385600984                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278950524                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2108027133                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        12248                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212819991                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          366                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2494232839                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3715446765                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9048597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17092050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23048                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       607657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13294695                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         607657                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              30680                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       627617                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604168                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30680                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1907434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1907434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1907434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     80797760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     80797760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80797760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            634896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  634896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              634896                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3889657000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3344575250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1660636377500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18411                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6829438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007456                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007456                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795427                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        55933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26085499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26141432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2355712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628866624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631222336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1222836                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39322560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10272218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002416                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049094                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10247403     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24814      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10272218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10366949996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539061919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28688498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17618                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381826                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399444                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17618                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381826                       # number of overall hits
system.l2.overall_hits::total                 1399444                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          779                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641703                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642482                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          779                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641703                       # number of overall misses
system.l2.overall_misses::total               6642482                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     74417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 234371265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     234445683000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     74417500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 234371265500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    234445683000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8041926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8041926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.042344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.042344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95529.525032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35287.826857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35294.891729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95529.525032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35287.826857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35294.891729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613687                       # number of writebacks
system.l2.writebacks::total                    613687                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642482                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642482                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     66627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 167954235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 168020863000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     66627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 167954235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 168020863000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.042344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.042344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85529.525032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25287.826857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25294.891729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85529.525032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25287.826857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25294.891729                       # average overall mshr miss latency
system.l2.replacements                         614451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802512                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18380                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997781                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997781                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9675                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9675                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009603                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     5.478036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     5.478036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    161257496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    161257496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16667.441447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16667.441447                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191104                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604323                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  57923181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57923181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 95848.049801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95848.049801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  51879951000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51879951000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 85848.049801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85848.049801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     74417500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 176448084500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 176522502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7246499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.042344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95529.525032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29225.936499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29234.490513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     66627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 116074284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 116140912000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.042344                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85529.525032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19225.936499                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19234.490513                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3982.115696                       # Cycle average of tags in use
system.l2.tags.total_refs                     4415623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1824952                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3982.115696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138551203                       # Number of tag accesses
system.l2.tags.data_accesses                138551203                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           84                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6007550                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6007634                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           84                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6007550                       # number of overall hits
system.l3.overall_hits::total                 6007634                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          695                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       634153                       # number of demand (read+write) misses
system.l3.demand_misses::total                 634848                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          695                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       634153                       # number of overall misses
system.l3.overall_misses::total                634848                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     60855000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  51068663000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      51129518000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     60855000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  51068663000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     51129518000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          779                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641703                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642482                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          779                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641703                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642482                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.892169                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095480                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095574                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.892169                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095480                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095574                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87561.151079                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 80530.507622                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 80538.204421                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87561.151079                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 80530.507622                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 80538.204421                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              627617                       # number of writebacks
system.l3.writebacks::total                    627617                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          695                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       634153                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            634848                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          695                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       634153                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           634848                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     53905000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  44727133000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  44781038000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     53905000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  44727133000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  44781038000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.892169                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095480                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095574                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.892169                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095480                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095574                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77561.151079                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70530.507622                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70538.204421                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77561.151079                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70530.507622                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70538.204421                       # average overall mshr miss latency
system.l3.replacements                        1243216                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613687                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613687                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613687                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613687                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2131                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2131                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         9627                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 9627                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           48                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9675                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9675                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.004961                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.004961                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           48                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       915000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       915000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.004961                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.004961                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19062.500000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19062.500000                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data          155                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   155                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       604168                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              604168                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  48250931000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   48250931000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604323                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604323                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999744                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999744                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 79863.433681                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 79863.433681                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       604168                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         604168                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42209251000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  42209251000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999744                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999744                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 69863.433681                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 69863.433681                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           84                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6007395                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6007479                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          695                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        29985                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            30680                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     60855000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   2817732000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   2878587000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          779                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037380                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038159                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.892169                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.004967                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005081                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87561.151079                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93971.385693                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93826.173403                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          695                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        29985                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        30680                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     53905000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   2517882000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   2571787000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.892169                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.004967                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005081                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77561.151079                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83971.385693                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83826.173403                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13403285                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1275984                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.504274                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1259.951180                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       534.532242                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     22070.625312                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     4.584426                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.908652                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  8896.398188                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.038451                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.016313                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.673542                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000140                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000058                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.271497                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          935                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31774                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213958336                       # Number of tag accesses
system.l3.tags.data_accesses                213958336                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038159                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1241304                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6644450                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9675                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9675                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604323                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604323                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038159                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19946852                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464394816                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1243216                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40167488                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7895373                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.076964                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.266534                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7287716     92.30%     92.30% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 607657      7.70%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7895373                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261034504                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968560500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        44480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40585792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40630272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        44480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40167488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40167488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       634153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              634848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       627617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             627617                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       109916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100292661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100402577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       109916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           109916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99258978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99258978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99258978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       109916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100292661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199661555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    627617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    634151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013282556500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1958412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             589406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      634848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     627617                       # Number of write requests accepted
system.mem_ctrls.readBursts                    634848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   627617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40912                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6867406750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3174230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18770769250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10817.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29567.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   571814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  571712                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                634848                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               627617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  625347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       118920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    679.419307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   487.571915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.199520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15442     12.99%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11054      9.30%     22.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7657      6.44%     28.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6943      5.84%     34.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6344      5.33%     39.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5664      4.76%     44.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4816      4.05%     48.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5801      4.88%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55199     46.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       118920                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.332810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.387159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3391      8.72%      8.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         35021     90.10%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           320      0.82%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      0.20%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            10      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38869                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.588151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36466     93.82%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      0.21%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1372      3.53%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              924      2.38%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38869                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40630144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40166400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40630272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40167488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404719980500                       # Total gap between requests
system.mem_ctrls.avgGap                     320579.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        44480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40585664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40166400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 109915.744713556167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100292344.497620657086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99256289.758601233363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       634153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       627617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     25243750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  18745525500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9546003331250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36321.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29559.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15209918.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            422916480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            224785440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2270798460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1642024080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31944070080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28518103200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     131379417120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       196402114860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.334638                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 340998040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13512720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50162839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            426172320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            226515960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2262001980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1634047920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31944070080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29290453200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130729017120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196512278580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.606867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 339299926250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13512720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51860952750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126577889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595349231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126577889                       # number of overall hits
system.cpu.icache.overall_hits::total      1595349231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33532                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21331                       # number of overall misses
system.cpu.icache.overall_misses::total         33532                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3493000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    346634498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    350127498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3493000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    346634498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    350127498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126599220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595382763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126599220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595382763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000168                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000168                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16250.269467                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10441.593045                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16250.269467                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10441.593045                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1021                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.033333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30100                       # number of writebacks
system.cpu.icache.writebacks::total             30100                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2206                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2206                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2206                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2206                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        19125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        19125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    289726499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    292970499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    289726499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    292970499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15149.097987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15121.838495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15149.097987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15121.838495                       # average overall mshr miss latency
system.cpu.icache.replacements                  30100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126577889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595349231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33532                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3493000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    346634498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    350127498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126599220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595382763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16250.269467                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10441.593045                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2206                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        19125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    289726499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    292970499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15149.097987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15121.838495                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.676086                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595380557                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50928.320149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.534831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.881778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.259476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819404                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381562378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381562378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297783425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682919689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297783425                       # number of overall hits
system.cpu.dcache.overall_hits::total       682919689                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35621063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35873434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35621063                       # number of overall misses
system.cpu.dcache.overall_misses::total      35873434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1077208000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1078116923967                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1079194131967                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1077208000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1078116923967                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1079194131967                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333404488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718793123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333404488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718793123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59206.771463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30266.275994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30083.379583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59206.771463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30266.275994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30083.379583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4342635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            226426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.179047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001139                       # number of writebacks
system.cpu.dcache.writebacks::total           2001139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26597956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26597956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26597956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26597956                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1059014000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 268342287467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 269401301467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1059014000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 268342287467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 269401301467                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012578                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58206.771463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29739.455319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29796.740698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58206.771463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29739.455319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29796.740698                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210310156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452641856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33818180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33871469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1007853449500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1007934189000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244128336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486513325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20129.518823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29802.119733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29757.616624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26590076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26590076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 199881721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 199958449500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19129.518823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27653.409663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27648.682232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001965                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    996468500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  70263474467                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71259942967                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70257.949658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 38972.842091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35594.999397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1795003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    982285500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  68460566467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  69442851967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69257.949658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38139.527604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38383.478519                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692594552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.884307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.889996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.736136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.368025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.242906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883429037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883429037                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1660636377500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 492619566500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
