MERGE 0 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [] none
DISCARD 1 [(3,10)] 0 [] [] [] [] [] [] none
MERGE 2 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [] none
DISCARD 3 [(5,10)] 0 [] [] [] [] [] [] none
MERGE 4 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [] none
DISCARD 5 [(7,2)] 0 [] [] [] [] [] [] none
MERGE 6 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [] none
DISCARD 7 [(7,4)] 0 [] [] [] [] [] [] none
MERGE 8 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [] none
DISCARD 9 [(7,6)] 0 [] [] [] [] [] [] none
MERGE 10 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [] none
DISCARD 11 [(7,8)] 0 [] [] [] [] [] [] none
MERGE 12 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [] none
DISCARD 13 [(7,10)] 0 [] [] [] [] [] [] none
MERGE 14 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [] none
DISCARD 15 [(9,2)] 0 [] [] [] [] [] [] none
MERGE 16 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [] none
DISCARD 17 [(9,4)] 0 [] [] [] [] [] [] none
INJECT_T 18 [(0,2)] D [] [] [] [] [] [] none
MERGE 19 [(0,2),(1,2),(2,2)] D [] [34,35,36,37] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 20 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 21 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 22 [(0,4)] D [] [] [] [] [] [] none
MERGE 23 [(2,4),(0,4),(1,4)] D [] [40,41,38,39] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 24 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 25 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 26 [(0,6)] D [] [] [] [] [] [] none
MERGE 27 [(1,6),(2,6),(0,6)] D [] [42,43,44,45] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 28 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 29 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 30 [(0,8)] D [] [] [] [] [] [] none
MERGE 31 [(0,8),(1,8),(2,8)] D [] [48,49,46,47] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 32 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 33 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 34 [(3,2),(2,2)] D [19] [] [] [] [((2,2),(3,2))] [34,35,36,37] CONDITIONAL_S
Y_MEAS 35 [(3,2)] HALF_D_PLUS_2 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
IDLE 36 [(2,2)] HALF_D_PLUS_2 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
DISCARD 37 [(3,2)] 0 [19] [] [] [] [] [34,35,36,37] CONDITIONAL_S
MERGE 38 [(2,4),(3,4)] D [23] [] [] [] [((2,4),(3,4))] [40,41,38,39] CONDITIONAL_S
Y_MEAS 39 [(3,4)] HALF_D_PLUS_2 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
IDLE 40 [(2,4)] HALF_D_PLUS_2 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
DISCARD 41 [(3,4)] 0 [23] [] [] [] [] [40,41,38,39] CONDITIONAL_S
MERGE 42 [(2,6),(3,6)] D [27] [] [] [] [((2,6),(3,6))] [42,43,44,45] CONDITIONAL_S
Y_MEAS 43 [(3,6)] HALF_D_PLUS_2 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
IDLE 44 [(2,6)] HALF_D_PLUS_2 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
DISCARD 45 [(3,6)] 0 [27] [] [] [] [] [42,43,44,45] CONDITIONAL_S
MERGE 46 [(3,8),(2,8)] D [31] [] [] [] [((2,8),(3,8))] [48,49,46,47] CONDITIONAL_S
Y_MEAS 47 [(3,8)] HALF_D_PLUS_2 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
IDLE 48 [(2,8)] HALF_D_PLUS_2 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
DISCARD 49 [(3,8)] 0 [31] [] [] [] [] [48,49,46,47] CONDITIONAL_S
MERGE 50 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [50,51,52,53] CONDITIONAL_S
Y_MEAS 51 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [50,51,52,53] CONDITIONAL_S
IDLE 52 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [50,51,52,53] CONDITIONAL_S
DISCARD 53 [(3,10)] 0 [] [] [] [] [] [50,51,52,53] CONDITIONAL_S
INJECT_T 54 [(0,10)] D [] [] [] [] [] [] none
MERGE 55 [(2,10),(0,10),(1,10)] D [] [58,59,60,61] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 56 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 57 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 58 [(2,10),(3,10)] D [55] [] [] [] [((2,10),(3,10))] [58,59,60,61] CONDITIONAL_S
Y_MEAS 59 [(3,10)] HALF_D_PLUS_2 [55] [] [] [] [] [58,59,60,61] CONDITIONAL_S
IDLE 60 [(2,10)] HALF_D_PLUS_2 [55] [] [] [] [] [58,59,60,61] CONDITIONAL_S
DISCARD 61 [(3,10)] 0 [55] [] [] [] [] [58,59,60,61] CONDITIONAL_S
MERGE 62 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [64,65,62,63] CONDITIONAL_S
Y_MEAS 63 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [64,65,62,63] CONDITIONAL_S
IDLE 64 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [64,65,62,63] CONDITIONAL_S
DISCARD 65 [(3,10)] 0 [] [] [] [] [] [64,65,62,63] CONDITIONAL_S
INJECT_T 66 [(0,10)] D [] [] [] [] [] [] none
MERGE 67 [(2,10),(0,10),(1,10)] D [] [72,73,70,71] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 68 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 69 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 70 [(2,10),(3,10)] D [67] [] [] [] [((2,10),(3,10))] [72,73,70,71] CONDITIONAL_S
Y_MEAS 71 [(3,10)] HALF_D_PLUS_2 [67] [] [] [] [] [72,73,70,71] CONDITIONAL_S
IDLE 72 [(2,10)] HALF_D_PLUS_2 [67] [] [] [] [] [72,73,70,71] CONDITIONAL_S
DISCARD 73 [(3,10)] 0 [67] [] [] [] [] [72,73,70,71] CONDITIONAL_S
INJECT_T 74 [(0,10)] D [] [] [] [] [] [] none
MERGE 75 [(2,10),(0,10),(1,10)] D [] [80,81,78,79] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 76 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 77 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 78 [(2,10),(3,10)] D [75] [] [] [] [((2,10),(3,10))] [80,81,78,79] CONDITIONAL_S
Y_MEAS 79 [(3,10)] HALF_D_PLUS_2 [75] [] [] [] [] [80,81,78,79] CONDITIONAL_S
IDLE 80 [(2,10)] HALF_D_PLUS_2 [75] [] [] [] [] [80,81,78,79] CONDITIONAL_S
DISCARD 81 [(3,10)] 0 [75] [] [] [] [] [80,81,78,79] CONDITIONAL_S
MERGE 82 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [82,83,84,85] CONDITIONAL_S
Y_MEAS 83 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [82,83,84,85] CONDITIONAL_S
IDLE 84 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [82,83,84,85] CONDITIONAL_S
DISCARD 85 [(3,10)] 0 [] [] [] [] [] [82,83,84,85] CONDITIONAL_S
INJECT_T 86 [(0,10)] D [] [] [] [] [] [] none
MERGE 87 [(2,10),(0,10),(1,10)] D [] [90,91,92,93] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 88 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 89 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 90 [(2,10),(3,10)] D [87] [] [] [] [((2,10),(3,10))] [90,91,92,93] CONDITIONAL_S
Y_MEAS 91 [(3,10)] HALF_D_PLUS_2 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
IDLE 92 [(2,10)] HALF_D_PLUS_2 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
DISCARD 93 [(3,10)] 0 [87] [] [] [] [] [90,91,92,93] CONDITIONAL_S
INJECT_T 94 [(0,10)] D [] [] [] [] [] [] none
MERGE 95 [(2,10),(0,10),(1,10)] D [] [98,99,100,101] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 96 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 97 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 98 [(2,10),(3,10)] D [95] [] [] [] [((2,10),(3,10))] [98,99,100,101] CONDITIONAL_S
Y_MEAS 99 [(3,10)] HALF_D_PLUS_2 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
IDLE 100 [(2,10)] HALF_D_PLUS_2 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
DISCARD 101 [(3,10)] 0 [95] [] [] [] [] [98,99,100,101] CONDITIONAL_S
MERGE 102 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [104,105,102,103] CONDITIONAL_S
Y_MEAS 103 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
IDLE 104 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
DISCARD 105 [(3,10)] 0 [] [] [] [] [] [104,105,102,103] CONDITIONAL_S
INJECT_T 106 [(0,10)] D [] [] [] [] [] [] none
MERGE 107 [(2,10),(0,10),(1,10)] D [] [112,113,110,111] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 108 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 109 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 110 [(2,10),(3,10)] D [107] [] [] [] [((2,10),(3,10))] [112,113,110,111] CONDITIONAL_S
Y_MEAS 111 [(3,10)] HALF_D_PLUS_2 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
IDLE 112 [(2,10)] HALF_D_PLUS_2 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
DISCARD 113 [(3,10)] 0 [107] [] [] [] [] [112,113,110,111] CONDITIONAL_S
MERGE 114 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [114,115,116,117] CONDITIONAL_S
Y_MEAS 115 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
IDLE 116 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
DISCARD 117 [(3,10)] 0 [] [] [] [] [] [114,115,116,117] CONDITIONAL_S
INJECT_T 118 [(0,10)] D [] [] [] [] [] [] none
MERGE 119 [(2,10),(0,10),(1,10)] D [] [122,123,124,125] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 120 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 121 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 122 [(2,10),(3,10)] D [119] [] [] [] [((2,10),(3,10))] [122,123,124,125] CONDITIONAL_S
Y_MEAS 123 [(3,10)] HALF_D_PLUS_2 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
IDLE 124 [(2,10)] HALF_D_PLUS_2 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
DISCARD 125 [(3,10)] 0 [119] [] [] [] [] [122,123,124,125] CONDITIONAL_S
MERGE 126 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [128,129,126,127] CONDITIONAL_S
Y_MEAS 127 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [128,129,126,127] CONDITIONAL_S
IDLE 128 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [128,129,126,127] CONDITIONAL_S
DISCARD 129 [(3,10)] 0 [] [] [] [] [] [128,129,126,127] CONDITIONAL_S
INJECT_T 130 [(0,10)] D [] [] [] [] [] [] none
MERGE 131 [(2,10),(0,10),(1,10)] D [] [136,137,134,135] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 132 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 133 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 134 [(2,10),(3,10)] D [131] [] [] [] [((2,10),(3,10))] [136,137,134,135] CONDITIONAL_S
Y_MEAS 135 [(3,10)] HALF_D_PLUS_2 [131] [] [] [] [] [136,137,134,135] CONDITIONAL_S
IDLE 136 [(2,10)] HALF_D_PLUS_2 [131] [] [] [] [] [136,137,134,135] CONDITIONAL_S
DISCARD 137 [(3,10)] 0 [131] [] [] [] [] [136,137,134,135] CONDITIONAL_S
MERGE 138 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [138,139,140,141] CONDITIONAL_S
Y_MEAS 139 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [138,139,140,141] CONDITIONAL_S
IDLE 140 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [138,139,140,141] CONDITIONAL_S
DISCARD 141 [(3,10)] 0 [] [] [] [] [] [138,139,140,141] CONDITIONAL_S
INJECT_T 142 [(0,10)] D [] [] [] [] [] [] none
MERGE 143 [(2,10),(0,10),(1,10)] D [] [146,147,148,149] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 144 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 145 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 146 [(2,10),(3,10)] D [143] [] [] [] [((2,10),(3,10))] [146,147,148,149] CONDITIONAL_S
Y_MEAS 147 [(3,10)] HALF_D_PLUS_2 [143] [] [] [] [] [146,147,148,149] CONDITIONAL_S
IDLE 148 [(2,10)] HALF_D_PLUS_2 [143] [] [] [] [] [146,147,148,149] CONDITIONAL_S
DISCARD 149 [(3,10)] 0 [143] [] [] [] [] [146,147,148,149] CONDITIONAL_S
INJECT_T 150 [(0,10)] D [] [] [] [] [] [] none
MERGE 151 [(2,10),(0,10),(1,10)] D [] [154,155,156,157] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 152 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 153 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 154 [(2,10),(3,10)] D [151] [] [] [] [((2,10),(3,10))] [154,155,156,157] CONDITIONAL_S
Y_MEAS 155 [(3,10)] HALF_D_PLUS_2 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
IDLE 156 [(2,10)] HALF_D_PLUS_2 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
DISCARD 157 [(3,10)] 0 [151] [] [] [] [] [154,155,156,157] CONDITIONAL_S
INJECT_T 158 [(0,10)] D [] [] [] [] [] [] none
MERGE 159 [(2,10),(0,10),(1,10)] D [] [162,163,164,165] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 160 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 161 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 162 [(2,10),(3,10)] D [159] [] [] [] [((2,10),(3,10))] [162,163,164,165] CONDITIONAL_S
Y_MEAS 163 [(3,10)] HALF_D_PLUS_2 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
IDLE 164 [(2,10)] HALF_D_PLUS_2 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
DISCARD 165 [(3,10)] 0 [159] [] [] [] [] [162,163,164,165] CONDITIONAL_S
MERGE 166 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [168,169,166,167] CONDITIONAL_S
Y_MEAS 167 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [168,169,166,167] CONDITIONAL_S
IDLE 168 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [168,169,166,167] CONDITIONAL_S
DISCARD 169 [(3,10)] 0 [] [] [] [] [] [168,169,166,167] CONDITIONAL_S
INJECT_T 170 [(0,10)] D [] [] [] [] [] [] none
MERGE 171 [(2,10),(0,10),(1,10)] D [] [176,177,174,175] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 172 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 173 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 174 [(2,10),(3,10)] D [171] [] [] [] [((2,10),(3,10))] [176,177,174,175] CONDITIONAL_S
Y_MEAS 175 [(3,10)] HALF_D_PLUS_2 [171] [] [] [] [] [176,177,174,175] CONDITIONAL_S
IDLE 176 [(2,10)] HALF_D_PLUS_2 [171] [] [] [] [] [176,177,174,175] CONDITIONAL_S
DISCARD 177 [(3,10)] 0 [171] [] [] [] [] [176,177,174,175] CONDITIONAL_S
INJECT_T 178 [(0,10)] D [] [] [] [] [] [] none
MERGE 179 [(2,10),(0,10),(1,10)] D [] [184,185,182,183] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 180 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 181 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 182 [(2,10),(3,10)] D [179] [] [] [] [((2,10),(3,10))] [184,185,182,183] CONDITIONAL_S
Y_MEAS 183 [(3,10)] HALF_D_PLUS_2 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
IDLE 184 [(2,10)] HALF_D_PLUS_2 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
DISCARD 185 [(3,10)] 0 [179] [] [] [] [] [184,185,182,183] CONDITIONAL_S
MERGE 186 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [186,187,188,189] CONDITIONAL_S
Y_MEAS 187 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
IDLE 188 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
DISCARD 189 [(3,10)] 0 [] [] [] [] [] [186,187,188,189] CONDITIONAL_S
INJECT_T 190 [(0,10)] D [] [] [] [] [] [] none
MERGE 191 [(2,10),(0,10),(1,10)] D [] [194,195,196,197] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 192 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 193 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 194 [(2,10),(3,10)] D [191] [] [] [] [((2,10),(3,10))] [194,195,196,197] CONDITIONAL_S
Y_MEAS 195 [(3,10)] HALF_D_PLUS_2 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
IDLE 196 [(2,10)] HALF_D_PLUS_2 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
DISCARD 197 [(3,10)] 0 [191] [] [] [] [] [194,195,196,197] CONDITIONAL_S
INJECT_T 198 [(0,10)] D [] [] [] [] [] [] none
MERGE 199 [(2,10),(0,10),(1,10)] D [] [202,203,204,205] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 200 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 201 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 202 [(2,10),(3,10)] D [199] [] [] [] [((2,10),(3,10))] [202,203,204,205] CONDITIONAL_S
Y_MEAS 203 [(3,10)] HALF_D_PLUS_2 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
IDLE 204 [(2,10)] HALF_D_PLUS_2 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
DISCARD 205 [(3,10)] 0 [199] [] [] [] [] [202,203,204,205] CONDITIONAL_S
MERGE 206 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [208,209,206,207] CONDITIONAL_S
Y_MEAS 207 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
IDLE 208 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
DISCARD 209 [(3,10)] 0 [] [] [] [] [] [208,209,206,207] CONDITIONAL_S
INJECT_T 210 [(0,10)] D [] [] [] [] [] [] none
MERGE 211 [(2,10),(0,10),(1,10)] D [] [216,217,214,215] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 212 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 213 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 214 [(2,10),(3,10)] D [211] [] [] [] [((2,10),(3,10))] [216,217,214,215] CONDITIONAL_S
Y_MEAS 215 [(3,10)] HALF_D_PLUS_2 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
IDLE 216 [(2,10)] HALF_D_PLUS_2 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
DISCARD 217 [(3,10)] 0 [211] [] [] [] [] [216,217,214,215] CONDITIONAL_S
INJECT_T 218 [(0,10)] D [] [] [] [] [] [] none
MERGE 219 [(2,10),(0,10),(1,10)] D [] [224,225,222,223] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 220 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 221 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 222 [(2,10),(3,10)] D [219] [] [] [] [((2,10),(3,10))] [224,225,222,223] CONDITIONAL_S
Y_MEAS 223 [(3,10)] HALF_D_PLUS_2 [219] [] [] [] [] [224,225,222,223] CONDITIONAL_S
IDLE 224 [(2,10)] HALF_D_PLUS_2 [219] [] [] [] [] [224,225,222,223] CONDITIONAL_S
DISCARD 225 [(3,10)] 0 [219] [] [] [] [] [224,225,222,223] CONDITIONAL_S
MERGE 226 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [226,227,228,229] CONDITIONAL_S
Y_MEAS 227 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [226,227,228,229] CONDITIONAL_S
IDLE 228 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [226,227,228,229] CONDITIONAL_S
DISCARD 229 [(3,10)] 0 [] [] [] [] [] [226,227,228,229] CONDITIONAL_S
INJECT_T 230 [(0,10)] D [] [] [] [] [] [] none
MERGE 231 [(2,10),(0,10),(1,10)] D [] [234,235,236,237] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 232 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 233 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 234 [(2,10),(3,10)] D [231] [] [] [] [((2,10),(3,10))] [234,235,236,237] CONDITIONAL_S
Y_MEAS 235 [(3,10)] HALF_D_PLUS_2 [231] [] [] [] [] [234,235,236,237] CONDITIONAL_S
IDLE 236 [(2,10)] HALF_D_PLUS_2 [231] [] [] [] [] [234,235,236,237] CONDITIONAL_S
DISCARD 237 [(3,10)] 0 [231] [] [] [] [] [234,235,236,237] CONDITIONAL_S
INJECT_T 238 [(0,10)] D [] [] [] [] [] [] none
MERGE 239 [(2,10),(0,10),(1,10)] D [] [242,243,244,245] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 240 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 241 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 242 [(2,10),(3,10)] D [239] [] [] [] [((2,10),(3,10))] [242,243,244,245] CONDITIONAL_S
Y_MEAS 243 [(3,10)] HALF_D_PLUS_2 [239] [] [] [] [] [242,243,244,245] CONDITIONAL_S
IDLE 244 [(2,10)] HALF_D_PLUS_2 [239] [] [] [] [] [242,243,244,245] CONDITIONAL_S
DISCARD 245 [(3,10)] 0 [239] [] [] [] [] [242,243,244,245] CONDITIONAL_S
INJECT_T 246 [(0,10)] D [] [] [] [] [] [] none
MERGE 247 [(2,10),(0,10),(1,10)] D [] [250,251,252,253] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 248 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 249 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 250 [(2,10),(3,10)] D [247] [] [] [] [((2,10),(3,10))] [250,251,252,253] CONDITIONAL_S
Y_MEAS 251 [(3,10)] HALF_D_PLUS_2 [247] [] [] [] [] [250,251,252,253] CONDITIONAL_S
IDLE 252 [(2,10)] HALF_D_PLUS_2 [247] [] [] [] [] [250,251,252,253] CONDITIONAL_S
DISCARD 253 [(3,10)] 0 [247] [] [] [] [] [250,251,252,253] CONDITIONAL_S
MERGE 254 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [256,257,254,255] CONDITIONAL_S
Y_MEAS 255 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [256,257,254,255] CONDITIONAL_S
IDLE 256 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [256,257,254,255] CONDITIONAL_S
DISCARD 257 [(3,10)] 0 [] [] [] [] [] [256,257,254,255] CONDITIONAL_S
INJECT_T 258 [(0,10)] D [] [] [] [] [] [] none
MERGE 259 [(2,10),(0,10),(1,10)] D [] [264,265,262,263] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 260 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 261 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 262 [(2,10),(3,10)] D [259] [] [] [] [((2,10),(3,10))] [264,265,262,263] CONDITIONAL_S
Y_MEAS 263 [(3,10)] HALF_D_PLUS_2 [259] [] [] [] [] [264,265,262,263] CONDITIONAL_S
IDLE 264 [(2,10)] HALF_D_PLUS_2 [259] [] [] [] [] [264,265,262,263] CONDITIONAL_S
DISCARD 265 [(3,10)] 0 [259] [] [] [] [] [264,265,262,263] CONDITIONAL_S
INJECT_T 266 [(0,10)] D [] [] [] [] [] [] none
MERGE 267 [(2,10),(0,10),(1,10)] D [] [272,273,270,271] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 268 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 269 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 270 [(2,10),(3,10)] D [267] [] [] [] [((2,10),(3,10))] [272,273,270,271] CONDITIONAL_S
Y_MEAS 271 [(3,10)] HALF_D_PLUS_2 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
IDLE 272 [(2,10)] HALF_D_PLUS_2 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
DISCARD 273 [(3,10)] 0 [267] [] [] [] [] [272,273,270,271] CONDITIONAL_S
MERGE 274 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [274,275,276,277] CONDITIONAL_S
Y_MEAS 275 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [274,275,276,277] CONDITIONAL_S
IDLE 276 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [274,275,276,277] CONDITIONAL_S
DISCARD 277 [(3,10)] 0 [] [] [] [] [] [274,275,276,277] CONDITIONAL_S
INJECT_T 278 [(0,10)] D [] [] [] [] [] [] none
MERGE 279 [(2,10),(0,10),(1,10)] D [] [282,283,284,285] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 280 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 281 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 282 [(2,10),(3,10)] D [279] [] [] [] [((2,10),(3,10))] [282,283,284,285] CONDITIONAL_S
Y_MEAS 283 [(3,10)] HALF_D_PLUS_2 [279] [] [] [] [] [282,283,284,285] CONDITIONAL_S
IDLE 284 [(2,10)] HALF_D_PLUS_2 [279] [] [] [] [] [282,283,284,285] CONDITIONAL_S
DISCARD 285 [(3,10)] 0 [279] [] [] [] [] [282,283,284,285] CONDITIONAL_S
MERGE 286 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [288,289,286,287] CONDITIONAL_S
Y_MEAS 287 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [288,289,286,287] CONDITIONAL_S
IDLE 288 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [288,289,286,287] CONDITIONAL_S
DISCARD 289 [(3,10)] 0 [] [] [] [] [] [288,289,286,287] CONDITIONAL_S
INJECT_T 290 [(0,10)] D [] [] [] [] [] [] none
MERGE 291 [(2,10),(0,10),(1,10)] D [] [296,297,294,295] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 292 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 293 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 294 [(2,10),(3,10)] D [291] [] [] [] [((2,10),(3,10))] [296,297,294,295] CONDITIONAL_S
Y_MEAS 295 [(3,10)] HALF_D_PLUS_2 [291] [] [] [] [] [296,297,294,295] CONDITIONAL_S
IDLE 296 [(2,10)] HALF_D_PLUS_2 [291] [] [] [] [] [296,297,294,295] CONDITIONAL_S
DISCARD 297 [(3,10)] 0 [291] [] [] [] [] [296,297,294,295] CONDITIONAL_S
INJECT_T 298 [(0,10)] D [] [] [] [] [] [] none
MERGE 299 [(2,10),(0,10),(1,10)] D [] [304,305,302,303] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 300 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 301 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 302 [(2,10),(3,10)] D [299] [] [] [] [((2,10),(3,10))] [304,305,302,303] CONDITIONAL_S
Y_MEAS 303 [(3,10)] HALF_D_PLUS_2 [299] [] [] [] [] [304,305,302,303] CONDITIONAL_S
IDLE 304 [(2,10)] HALF_D_PLUS_2 [299] [] [] [] [] [304,305,302,303] CONDITIONAL_S
DISCARD 305 [(3,10)] 0 [299] [] [] [] [] [304,305,302,303] CONDITIONAL_S
INJECT_T 306 [(0,10)] D [] [] [] [] [] [] none
MERGE 307 [(2,10),(0,10),(1,10)] D [] [312,313,310,311] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 308 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 309 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 310 [(2,10),(3,10)] D [307] [] [] [] [((2,10),(3,10))] [312,313,310,311] CONDITIONAL_S
Y_MEAS 311 [(3,10)] HALF_D_PLUS_2 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
IDLE 312 [(2,10)] HALF_D_PLUS_2 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
DISCARD 313 [(3,10)] 0 [307] [] [] [] [] [312,313,310,311] CONDITIONAL_S
MERGE 314 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [314,315,316,317] CONDITIONAL_S
Y_MEAS 315 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
IDLE 316 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
DISCARD 317 [(3,10)] 0 [] [] [] [] [] [314,315,316,317] CONDITIONAL_S
INJECT_T 318 [(0,10)] D [] [] [] [] [] [] none
MERGE 319 [(2,10),(0,10),(1,10)] D [] [322,323,324,325] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 320 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 321 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 322 [(2,10),(3,10)] D [319] [] [] [] [((2,10),(3,10))] [322,323,324,325] CONDITIONAL_S
Y_MEAS 323 [(3,10)] HALF_D_PLUS_2 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
IDLE 324 [(2,10)] HALF_D_PLUS_2 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
DISCARD 325 [(3,10)] 0 [319] [] [] [] [] [322,323,324,325] CONDITIONAL_S
INJECT_T 326 [(0,10)] D [] [] [] [] [] [] none
MERGE 327 [(2,10),(0,10),(1,10)] D [] [330,331,332,333] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 328 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 329 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 330 [(2,10),(3,10)] D [327] [] [] [] [((2,10),(3,10))] [330,331,332,333] CONDITIONAL_S
Y_MEAS 331 [(3,10)] HALF_D_PLUS_2 [327] [] [] [] [] [330,331,332,333] CONDITIONAL_S
IDLE 332 [(2,10)] HALF_D_PLUS_2 [327] [] [] [] [] [330,331,332,333] CONDITIONAL_S
DISCARD 333 [(3,10)] 0 [327] [] [] [] [] [330,331,332,333] CONDITIONAL_S
MERGE 334 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [336,337,334,335] CONDITIONAL_S
Y_MEAS 335 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [336,337,334,335] CONDITIONAL_S
IDLE 336 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [336,337,334,335] CONDITIONAL_S
DISCARD 337 [(3,10)] 0 [] [] [] [] [] [336,337,334,335] CONDITIONAL_S
INJECT_T 338 [(0,10)] D [] [] [] [] [] [] none
MERGE 339 [(2,10),(0,10),(1,10)] D [] [344,345,342,343] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 340 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 341 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 342 [(2,10),(3,10)] D [339] [] [] [] [((2,10),(3,10))] [344,345,342,343] CONDITIONAL_S
Y_MEAS 343 [(3,10)] HALF_D_PLUS_2 [339] [] [] [] [] [344,345,342,343] CONDITIONAL_S
IDLE 344 [(2,10)] HALF_D_PLUS_2 [339] [] [] [] [] [344,345,342,343] CONDITIONAL_S
DISCARD 345 [(3,10)] 0 [339] [] [] [] [] [344,345,342,343] CONDITIONAL_S
MERGE 346 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [346,347,348,349] CONDITIONAL_S
Y_MEAS 347 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [346,347,348,349] CONDITIONAL_S
IDLE 348 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [346,347,348,349] CONDITIONAL_S
DISCARD 349 [(3,10)] 0 [] [] [] [] [] [346,347,348,349] CONDITIONAL_S
INJECT_T 350 [(0,10)] D [] [] [] [] [] [] none
MERGE 351 [(2,10),(0,10),(1,10)] D [] [354,355,356,357] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 352 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 353 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 354 [(2,10),(3,10)] D [351] [] [] [] [((2,10),(3,10))] [354,355,356,357] CONDITIONAL_S
Y_MEAS 355 [(3,10)] HALF_D_PLUS_2 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
IDLE 356 [(2,10)] HALF_D_PLUS_2 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
DISCARD 357 [(3,10)] 0 [351] [] [] [] [] [354,355,356,357] CONDITIONAL_S
INJECT_T 358 [(0,10)] D [] [] [] [] [] [] none
MERGE 359 [(2,10),(0,10),(1,10)] D [] [362,363,364,365] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 360 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 361 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 362 [(2,10),(3,10)] D [359] [] [] [] [((2,10),(3,10))] [362,363,364,365] CONDITIONAL_S
Y_MEAS 363 [(3,10)] HALF_D_PLUS_2 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
IDLE 364 [(2,10)] HALF_D_PLUS_2 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
DISCARD 365 [(3,10)] 0 [359] [] [] [] [] [362,363,364,365] CONDITIONAL_S
INJECT_T 366 [(0,10)] D [] [] [] [] [] [] none
MERGE 367 [(2,10),(0,10),(1,10)] D [] [370,371,372,373] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 368 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 369 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 370 [(2,10),(3,10)] D [367] [] [] [] [((2,10),(3,10))] [370,371,372,373] CONDITIONAL_S
Y_MEAS 371 [(3,10)] HALF_D_PLUS_2 [367] [] [] [] [] [370,371,372,373] CONDITIONAL_S
IDLE 372 [(2,10)] HALF_D_PLUS_2 [367] [] [] [] [] [370,371,372,373] CONDITIONAL_S
DISCARD 373 [(3,10)] 0 [367] [] [] [] [] [370,371,372,373] CONDITIONAL_S
INJECT_T 374 [(0,10)] D [] [] [] [] [] [] none
MERGE 375 [(2,10),(0,10),(1,10)] D [] [378,379,380,381] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 376 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 377 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 378 [(2,10),(3,10)] D [375] [] [] [] [((2,10),(3,10))] [378,379,380,381] CONDITIONAL_S
Y_MEAS 379 [(3,10)] HALF_D_PLUS_2 [375] [] [] [] [] [378,379,380,381] CONDITIONAL_S
IDLE 380 [(2,10)] HALF_D_PLUS_2 [375] [] [] [] [] [378,379,380,381] CONDITIONAL_S
DISCARD 381 [(3,10)] 0 [375] [] [] [] [] [378,379,380,381] CONDITIONAL_S
INJECT_T 382 [(0,10)] D [] [] [] [] [] [] none
MERGE 383 [(2,10),(0,10),(1,10)] D [] [386,387,388,389] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 384 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 385 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 386 [(2,10),(3,10)] D [383] [] [] [] [((2,10),(3,10))] [386,387,388,389] CONDITIONAL_S
Y_MEAS 387 [(3,10)] HALF_D_PLUS_2 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
IDLE 388 [(2,10)] HALF_D_PLUS_2 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
DISCARD 389 [(3,10)] 0 [383] [] [] [] [] [386,387,388,389] CONDITIONAL_S
MERGE 390 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [392,393,390,391] CONDITIONAL_S
Y_MEAS 391 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
IDLE 392 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
DISCARD 393 [(3,10)] 0 [] [] [] [] [] [392,393,390,391] CONDITIONAL_S
INJECT_T 394 [(0,10)] D [] [] [] [] [] [] none
MERGE 395 [(2,10),(0,10),(1,10)] D [] [400,401,398,399] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 396 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 397 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 398 [(2,10),(3,10)] D [395] [] [] [] [((2,10),(3,10))] [400,401,398,399] CONDITIONAL_S
Y_MEAS 399 [(3,10)] HALF_D_PLUS_2 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
IDLE 400 [(2,10)] HALF_D_PLUS_2 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
DISCARD 401 [(3,10)] 0 [395] [] [] [] [] [400,401,398,399] CONDITIONAL_S
MERGE 402 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [402,403,404,405] CONDITIONAL_S
Y_MEAS 403 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
IDLE 404 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
DISCARD 405 [(3,10)] 0 [] [] [] [] [] [402,403,404,405] CONDITIONAL_S
INJECT_T 406 [(0,10)] D [] [] [] [] [] [] none
MERGE 407 [(2,10),(0,10),(1,10)] D [] [410,411,412,413] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 409 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 410 [(2,10),(3,10)] D [407] [] [] [] [((2,10),(3,10))] [410,411,412,413] CONDITIONAL_S
Y_MEAS 411 [(3,10)] HALF_D_PLUS_2 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
IDLE 412 [(2,10)] HALF_D_PLUS_2 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
DISCARD 413 [(3,10)] 0 [407] [] [] [] [] [410,411,412,413] CONDITIONAL_S
INJECT_T 414 [(0,10)] D [] [] [] [] [] [] none
MERGE 415 [(2,10),(0,10),(1,10)] D [] [418,419,420,421] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 416 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 417 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 418 [(2,10),(3,10)] D [415] [] [] [] [((2,10),(3,10))] [418,419,420,421] CONDITIONAL_S
Y_MEAS 419 [(3,10)] HALF_D_PLUS_2 [415] [] [] [] [] [418,419,420,421] CONDITIONAL_S
IDLE 420 [(2,10)] HALF_D_PLUS_2 [415] [] [] [] [] [418,419,420,421] CONDITIONAL_S
DISCARD 421 [(3,10)] 0 [415] [] [] [] [] [418,419,420,421] CONDITIONAL_S
INJECT_T 422 [(0,10)] D [] [] [] [] [] [] none
MERGE 423 [(2,10),(0,10),(1,10)] D [] [426,427,428,429] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 424 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 425 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 426 [(2,10),(3,10)] D [423] [] [] [] [((2,10),(3,10))] [426,427,428,429] CONDITIONAL_S
Y_MEAS 427 [(3,10)] HALF_D_PLUS_2 [423] [] [] [] [] [426,427,428,429] CONDITIONAL_S
IDLE 428 [(2,10)] HALF_D_PLUS_2 [423] [] [] [] [] [426,427,428,429] CONDITIONAL_S
DISCARD 429 [(3,10)] 0 [423] [] [] [] [] [426,427,428,429] CONDITIONAL_S
MERGE 430 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [432,433,430,431] CONDITIONAL_S
Y_MEAS 431 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [432,433,430,431] CONDITIONAL_S
IDLE 432 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [432,433,430,431] CONDITIONAL_S
DISCARD 433 [(3,10)] 0 [] [] [] [] [] [432,433,430,431] CONDITIONAL_S
INJECT_T 434 [(0,10)] D [] [] [] [] [] [] none
MERGE 435 [(2,10),(0,10),(1,10)] D [] [440,441,438,439] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 436 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 437 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 438 [(2,10),(3,10)] D [435] [] [] [] [((2,10),(3,10))] [440,441,438,439] CONDITIONAL_S
Y_MEAS 439 [(3,10)] HALF_D_PLUS_2 [435] [] [] [] [] [440,441,438,439] CONDITIONAL_S
IDLE 440 [(2,10)] HALF_D_PLUS_2 [435] [] [] [] [] [440,441,438,439] CONDITIONAL_S
DISCARD 441 [(3,10)] 0 [435] [] [] [] [] [440,441,438,439] CONDITIONAL_S
INJECT_T 442 [(0,10)] D [] [] [] [] [] [] none
MERGE 443 [(2,10),(0,10),(1,10)] D [] [448,449,446,447] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 444 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 445 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 446 [(2,10),(3,10)] D [443] [] [] [] [((2,10),(3,10))] [448,449,446,447] CONDITIONAL_S
Y_MEAS 447 [(3,10)] HALF_D_PLUS_2 [443] [] [] [] [] [448,449,446,447] CONDITIONAL_S
IDLE 448 [(2,10)] HALF_D_PLUS_2 [443] [] [] [] [] [448,449,446,447] CONDITIONAL_S
DISCARD 449 [(3,10)] 0 [443] [] [] [] [] [448,449,446,447] CONDITIONAL_S
MERGE 450 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [450,451,452,453] CONDITIONAL_S
Y_MEAS 451 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [450,451,452,453] CONDITIONAL_S
IDLE 452 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [450,451,452,453] CONDITIONAL_S
DISCARD 453 [(3,10)] 0 [] [] [] [] [] [450,451,452,453] CONDITIONAL_S
INJECT_T 454 [(0,10)] D [] [] [] [] [] [] none
MERGE 455 [(2,10),(0,10),(1,10)] D [] [458,459,460,461] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 456 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 457 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 458 [(2,10),(3,10)] D [455] [] [] [] [((2,10),(3,10))] [458,459,460,461] CONDITIONAL_S
Y_MEAS 459 [(3,10)] HALF_D_PLUS_2 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
IDLE 460 [(2,10)] HALF_D_PLUS_2 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
DISCARD 461 [(3,10)] 0 [455] [] [] [] [] [458,459,460,461] CONDITIONAL_S
INJECT_T 462 [(0,10)] D [] [] [] [] [] [] none
MERGE 463 [(2,10),(0,10),(1,10)] D [] [466,467,468,469] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 464 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 465 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 466 [(2,10),(3,10)] D [463] [] [] [] [((2,10),(3,10))] [466,467,468,469] CONDITIONAL_S
Y_MEAS 467 [(3,10)] HALF_D_PLUS_2 [463] [] [] [] [] [466,467,468,469] CONDITIONAL_S
IDLE 468 [(2,10)] HALF_D_PLUS_2 [463] [] [] [] [] [466,467,468,469] CONDITIONAL_S
DISCARD 469 [(3,10)] 0 [463] [] [] [] [] [466,467,468,469] CONDITIONAL_S
MERGE 470 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [472,473,470,471] CONDITIONAL_S
Y_MEAS 471 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [472,473,470,471] CONDITIONAL_S
IDLE 472 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [472,473,470,471] CONDITIONAL_S
DISCARD 473 [(3,10)] 0 [] [] [] [] [] [472,473,470,471] CONDITIONAL_S
INJECT_T 474 [(0,10)] D [] [] [] [] [] [] none
MERGE 475 [(2,10),(0,10),(1,10)] D [] [480,481,478,479] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 476 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 477 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 478 [(2,10),(3,10)] D [475] [] [] [] [((2,10),(3,10))] [480,481,478,479] CONDITIONAL_S
Y_MEAS 479 [(3,10)] HALF_D_PLUS_2 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
IDLE 480 [(2,10)] HALF_D_PLUS_2 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
DISCARD 481 [(3,10)] 0 [475] [] [] [] [] [480,481,478,479] CONDITIONAL_S
INJECT_T 482 [(0,10)] D [] [] [] [] [] [] none
MERGE 483 [(2,10),(0,10),(1,10)] D [] [488,489,486,487] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 484 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 485 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 486 [(2,10),(3,10)] D [483] [] [] [] [((2,10),(3,10))] [488,489,486,487] CONDITIONAL_S
Y_MEAS 487 [(3,10)] HALF_D_PLUS_2 [483] [] [] [] [] [488,489,486,487] CONDITIONAL_S
IDLE 488 [(2,10)] HALF_D_PLUS_2 [483] [] [] [] [] [488,489,486,487] CONDITIONAL_S
DISCARD 489 [(3,10)] 0 [483] [] [] [] [] [488,489,486,487] CONDITIONAL_S
INJECT_T 490 [(0,10)] D [] [] [] [] [] [] none
MERGE 491 [(2,10),(0,10),(1,10)] D [] [496,497,494,495] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 492 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 493 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 494 [(2,10),(3,10)] D [491] [] [] [] [((2,10),(3,10))] [496,497,494,495] CONDITIONAL_S
Y_MEAS 495 [(3,10)] HALF_D_PLUS_2 [491] [] [] [] [] [496,497,494,495] CONDITIONAL_S
IDLE 496 [(2,10)] HALF_D_PLUS_2 [491] [] [] [] [] [496,497,494,495] CONDITIONAL_S
DISCARD 497 [(3,10)] 0 [491] [] [] [] [] [496,497,494,495] CONDITIONAL_S
INJECT_T 498 [(0,10)] D [] [] [] [] [] [] none
MERGE 499 [(2,10),(0,10),(1,10)] D [] [504,505,502,503] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 500 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 501 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 502 [(2,10),(3,10)] D [499] [] [] [] [((2,10),(3,10))] [504,505,502,503] CONDITIONAL_S
Y_MEAS 503 [(3,10)] HALF_D_PLUS_2 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
IDLE 504 [(2,10)] HALF_D_PLUS_2 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
DISCARD 505 [(3,10)] 0 [499] [] [] [] [] [504,505,502,503] CONDITIONAL_S
INJECT_T 506 [(0,10)] D [] [] [] [] [] [] none
MERGE 507 [(2,10),(0,10),(1,10)] D [] [512,513,510,511] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 508 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 509 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 510 [(2,10),(3,10)] D [507] [] [] [] [((2,10),(3,10))] [512,513,510,511] CONDITIONAL_S
Y_MEAS 511 [(3,10)] HALF_D_PLUS_2 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
IDLE 512 [(2,10)] HALF_D_PLUS_2 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
DISCARD 513 [(3,10)] 0 [507] [] [] [] [] [512,513,510,511] CONDITIONAL_S
MERGE 514 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [514,515,516,517] CONDITIONAL_S
Y_MEAS 515 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
IDLE 516 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
DISCARD 517 [(3,10)] 0 [] [] [] [] [] [514,515,516,517] CONDITIONAL_S
INJECT_T 518 [(0,10)] D [] [] [] [] [] [] none
MERGE 519 [(2,10),(0,10),(1,10)] D [] [522,523,524,525] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 520 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 521 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 522 [(2,10),(3,10)] D [519] [] [] [] [((2,10),(3,10))] [522,523,524,525] CONDITIONAL_S
Y_MEAS 523 [(3,10)] HALF_D_PLUS_2 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
IDLE 524 [(2,10)] HALF_D_PLUS_2 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
DISCARD 525 [(3,10)] 0 [519] [] [] [] [] [522,523,524,525] CONDITIONAL_S
MERGE 526 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [528,529,526,527] CONDITIONAL_S
Y_MEAS 527 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
IDLE 528 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
DISCARD 529 [(3,10)] 0 [] [] [] [] [] [528,529,526,527] CONDITIONAL_S
INJECT_T 530 [(0,10)] D [] [] [] [] [] [] none
MERGE 531 [(2,10),(0,10),(1,10)] D [] [536,537,534,535] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 532 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 533 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 534 [(2,10),(3,10)] D [531] [] [] [] [((2,10),(3,10))] [536,537,534,535] CONDITIONAL_S
Y_MEAS 535 [(3,10)] HALF_D_PLUS_2 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
IDLE 536 [(2,10)] HALF_D_PLUS_2 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
DISCARD 537 [(3,10)] 0 [531] [] [] [] [] [536,537,534,535] CONDITIONAL_S
MERGE 538 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [538,539,540,541] CONDITIONAL_S
Y_MEAS 539 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
IDLE 540 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
DISCARD 541 [(3,10)] 0 [] [] [] [] [] [538,539,540,541] CONDITIONAL_S
INJECT_T 542 [(0,10)] D [] [] [] [] [] [] none
MERGE 543 [(2,10),(0,10),(1,10)] D [] [546,547,548,549] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 544 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 545 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 546 [(2,10),(3,10)] D [543] [] [] [] [((2,10),(3,10))] [546,547,548,549] CONDITIONAL_S
Y_MEAS 547 [(3,10)] HALF_D_PLUS_2 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
IDLE 548 [(2,10)] HALF_D_PLUS_2 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
DISCARD 549 [(3,10)] 0 [543] [] [] [] [] [546,547,548,549] CONDITIONAL_S
MERGE 550 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [552,553,550,551] CONDITIONAL_S
Y_MEAS 551 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [552,553,550,551] CONDITIONAL_S
IDLE 552 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [552,553,550,551] CONDITIONAL_S
DISCARD 553 [(3,10)] 0 [] [] [] [] [] [552,553,550,551] CONDITIONAL_S
INJECT_T 554 [(0,10)] D [] [] [] [] [] [] none
MERGE 555 [(2,10),(0,10),(1,10)] D [] [560,561,558,559] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 556 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 557 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 558 [(2,10),(3,10)] D [555] [] [] [] [((2,10),(3,10))] [560,561,558,559] CONDITIONAL_S
Y_MEAS 559 [(3,10)] HALF_D_PLUS_2 [555] [] [] [] [] [560,561,558,559] CONDITIONAL_S
IDLE 560 [(2,10)] HALF_D_PLUS_2 [555] [] [] [] [] [560,561,558,559] CONDITIONAL_S
DISCARD 561 [(3,10)] 0 [555] [] [] [] [] [560,561,558,559] CONDITIONAL_S
MERGE 562 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [562,563,564,565] CONDITIONAL_S
Y_MEAS 563 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [562,563,564,565] CONDITIONAL_S
IDLE 564 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [562,563,564,565] CONDITIONAL_S
DISCARD 565 [(3,10)] 0 [] [] [] [] [] [562,563,564,565] CONDITIONAL_S
INJECT_T 566 [(0,10)] D [] [] [] [] [] [] none
MERGE 567 [(2,10),(0,10),(1,10)] D [] [570,571,572,573] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 568 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 569 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 570 [(2,10),(3,10)] D [567] [] [] [] [((2,10),(3,10))] [570,571,572,573] CONDITIONAL_S
Y_MEAS 571 [(3,10)] HALF_D_PLUS_2 [567] [] [] [] [] [570,571,572,573] CONDITIONAL_S
IDLE 572 [(2,10)] HALF_D_PLUS_2 [567] [] [] [] [] [570,571,572,573] CONDITIONAL_S
DISCARD 573 [(3,10)] 0 [567] [] [] [] [] [570,571,572,573] CONDITIONAL_S
INJECT_T 574 [(0,10)] D [] [] [] [] [] [] none
MERGE 575 [(2,10),(0,10),(1,10)] D [] [578,579,580,581] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 576 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 577 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 578 [(2,10),(3,10)] D [575] [] [] [] [((2,10),(3,10))] [578,579,580,581] CONDITIONAL_S
Y_MEAS 579 [(3,10)] HALF_D_PLUS_2 [575] [] [] [] [] [578,579,580,581] CONDITIONAL_S
IDLE 580 [(2,10)] HALF_D_PLUS_2 [575] [] [] [] [] [578,579,580,581] CONDITIONAL_S
DISCARD 581 [(3,10)] 0 [575] [] [] [] [] [578,579,580,581] CONDITIONAL_S
MERGE 582 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [584,585,582,583] CONDITIONAL_S
Y_MEAS 583 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [584,585,582,583] CONDITIONAL_S
IDLE 584 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [584,585,582,583] CONDITIONAL_S
DISCARD 585 [(3,10)] 0 [] [] [] [] [] [584,585,582,583] CONDITIONAL_S
INJECT_T 586 [(0,10)] D [] [] [] [] [] [] none
MERGE 587 [(2,10),(0,10),(1,10)] D [] [592,593,590,591] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 588 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 589 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 590 [(2,10),(3,10)] D [587] [] [] [] [((2,10),(3,10))] [592,593,590,591] CONDITIONAL_S
Y_MEAS 591 [(3,10)] HALF_D_PLUS_2 [587] [] [] [] [] [592,593,590,591] CONDITIONAL_S
IDLE 592 [(2,10)] HALF_D_PLUS_2 [587] [] [] [] [] [592,593,590,591] CONDITIONAL_S
DISCARD 593 [(3,10)] 0 [587] [] [] [] [] [592,593,590,591] CONDITIONAL_S
MERGE 594 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [594,595,596,597] CONDITIONAL_S
Y_MEAS 595 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [594,595,596,597] CONDITIONAL_S
IDLE 596 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [594,595,596,597] CONDITIONAL_S
DISCARD 597 [(3,10)] 0 [] [] [] [] [] [594,595,596,597] CONDITIONAL_S
INJECT_T 598 [(0,10)] D [] [] [] [] [] [] none
MERGE 599 [(2,10),(0,10),(1,10)] D [] [602,603,604,605] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 600 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 601 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 602 [(2,10),(3,10)] D [599] [] [] [] [((2,10),(3,10))] [602,603,604,605] CONDITIONAL_S
Y_MEAS 603 [(3,10)] HALF_D_PLUS_2 [599] [] [] [] [] [602,603,604,605] CONDITIONAL_S
IDLE 604 [(2,10)] HALF_D_PLUS_2 [599] [] [] [] [] [602,603,604,605] CONDITIONAL_S
DISCARD 605 [(3,10)] 0 [599] [] [] [] [] [602,603,604,605] CONDITIONAL_S
MERGE 606 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [608,609,606,607] CONDITIONAL_S
Y_MEAS 607 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [608,609,606,607] CONDITIONAL_S
IDLE 608 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [608,609,606,607] CONDITIONAL_S
DISCARD 609 [(3,10)] 0 [] [] [] [] [] [608,609,606,607] CONDITIONAL_S
INJECT_T 610 [(0,10)] D [] [] [] [] [] [] none
MERGE 611 [(2,10),(0,10),(1,10)] D [] [616,617,614,615] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 612 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 613 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 614 [(2,10),(3,10)] D [611] [] [] [] [((2,10),(3,10))] [616,617,614,615] CONDITIONAL_S
Y_MEAS 615 [(3,10)] HALF_D_PLUS_2 [611] [] [] [] [] [616,617,614,615] CONDITIONAL_S
IDLE 616 [(2,10)] HALF_D_PLUS_2 [611] [] [] [] [] [616,617,614,615] CONDITIONAL_S
DISCARD 617 [(3,10)] 0 [611] [] [] [] [] [616,617,614,615] CONDITIONAL_S
MERGE 618 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [618,619,620,621] CONDITIONAL_S
Y_MEAS 619 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [618,619,620,621] CONDITIONAL_S
IDLE 620 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [618,619,620,621] CONDITIONAL_S
DISCARD 621 [(3,10)] 0 [] [] [] [] [] [618,619,620,621] CONDITIONAL_S
INJECT_T 622 [(0,10)] D [] [] [] [] [] [] none
MERGE 623 [(2,10),(0,10),(1,10)] D [] [626,627,628,629] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 624 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 625 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 626 [(2,10),(3,10)] D [623] [] [] [] [((2,10),(3,10))] [626,627,628,629] CONDITIONAL_S
Y_MEAS 627 [(3,10)] HALF_D_PLUS_2 [623] [] [] [] [] [626,627,628,629] CONDITIONAL_S
IDLE 628 [(2,10)] HALF_D_PLUS_2 [623] [] [] [] [] [626,627,628,629] CONDITIONAL_S
DISCARD 629 [(3,10)] 0 [623] [] [] [] [] [626,627,628,629] CONDITIONAL_S
MERGE 630 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [632,633,630,631] CONDITIONAL_S
Y_MEAS 631 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [632,633,630,631] CONDITIONAL_S
IDLE 632 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [632,633,630,631] CONDITIONAL_S
DISCARD 633 [(3,10)] 0 [] [] [] [] [] [632,633,630,631] CONDITIONAL_S
INJECT_T 634 [(0,10)] D [] [] [] [] [] [] none
MERGE 635 [(2,10),(0,10),(1,10)] D [] [640,641,638,639] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 636 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 637 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 638 [(2,10),(3,10)] D [635] [] [] [] [((2,10),(3,10))] [640,641,638,639] CONDITIONAL_S
Y_MEAS 639 [(3,10)] HALF_D_PLUS_2 [635] [] [] [] [] [640,641,638,639] CONDITIONAL_S
IDLE 640 [(2,10)] HALF_D_PLUS_2 [635] [] [] [] [] [640,641,638,639] CONDITIONAL_S
DISCARD 641 [(3,10)] 0 [635] [] [] [] [] [640,641,638,639] CONDITIONAL_S
MERGE 642 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [642,643,644,645] CONDITIONAL_S
Y_MEAS 643 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [642,643,644,645] CONDITIONAL_S
IDLE 644 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [642,643,644,645] CONDITIONAL_S
DISCARD 645 [(3,10)] 0 [] [] [] [] [] [642,643,644,645] CONDITIONAL_S
INJECT_T 646 [(0,10)] D [] [] [] [] [] [] none
MERGE 647 [(2,10),(0,10),(1,10)] D [] [650,651,652,653] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 648 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 649 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 650 [(2,10),(3,10)] D [647] [] [] [] [((2,10),(3,10))] [650,651,652,653] CONDITIONAL_S
Y_MEAS 651 [(3,10)] HALF_D_PLUS_2 [647] [] [] [] [] [650,651,652,653] CONDITIONAL_S
IDLE 652 [(2,10)] HALF_D_PLUS_2 [647] [] [] [] [] [650,651,652,653] CONDITIONAL_S
DISCARD 653 [(3,10)] 0 [647] [] [] [] [] [650,651,652,653] CONDITIONAL_S
INJECT_T 654 [(0,10)] D [] [] [] [] [] [] none
MERGE 655 [(2,10),(0,10),(1,10)] D [] [658,659,660,661] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 656 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 657 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 658 [(2,10),(3,10)] D [655] [] [] [] [((2,10),(3,10))] [658,659,660,661] CONDITIONAL_S
Y_MEAS 659 [(3,10)] HALF_D_PLUS_2 [655] [] [] [] [] [658,659,660,661] CONDITIONAL_S
IDLE 660 [(2,10)] HALF_D_PLUS_2 [655] [] [] [] [] [658,659,660,661] CONDITIONAL_S
DISCARD 661 [(3,10)] 0 [655] [] [] [] [] [658,659,660,661] CONDITIONAL_S
INJECT_T 662 [(0,10)] D [] [] [] [] [] [] none
MERGE 663 [(2,10),(0,10),(1,10)] D [] [666,667,668,669] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 664 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 665 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 666 [(2,10),(3,10)] D [663] [] [] [] [((2,10),(3,10))] [666,667,668,669] CONDITIONAL_S
Y_MEAS 667 [(3,10)] HALF_D_PLUS_2 [663] [] [] [] [] [666,667,668,669] CONDITIONAL_S
IDLE 668 [(2,10)] HALF_D_PLUS_2 [663] [] [] [] [] [666,667,668,669] CONDITIONAL_S
DISCARD 669 [(3,10)] 0 [663] [] [] [] [] [666,667,668,669] CONDITIONAL_S
MERGE 670 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [672,673,670,671] CONDITIONAL_S
Y_MEAS 671 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [672,673,670,671] CONDITIONAL_S
IDLE 672 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [672,673,670,671] CONDITIONAL_S
DISCARD 673 [(3,10)] 0 [] [] [] [] [] [672,673,670,671] CONDITIONAL_S
INJECT_T 674 [(0,10)] D [] [] [] [] [] [] none
MERGE 675 [(2,10),(0,10),(1,10)] D [] [680,681,678,679] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 676 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 677 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 678 [(2,10),(3,10)] D [675] [] [] [] [((2,10),(3,10))] [680,681,678,679] CONDITIONAL_S
Y_MEAS 679 [(3,10)] HALF_D_PLUS_2 [675] [] [] [] [] [680,681,678,679] CONDITIONAL_S
IDLE 680 [(2,10)] HALF_D_PLUS_2 [675] [] [] [] [] [680,681,678,679] CONDITIONAL_S
DISCARD 681 [(3,10)] 0 [675] [] [] [] [] [680,681,678,679] CONDITIONAL_S
MERGE 682 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [682,683,684,685] CONDITIONAL_S
Y_MEAS 683 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [682,683,684,685] CONDITIONAL_S
IDLE 684 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [682,683,684,685] CONDITIONAL_S
DISCARD 685 [(3,10)] 0 [] [] [] [] [] [682,683,684,685] CONDITIONAL_S
INJECT_T 686 [(0,10)] D [] [] [] [] [] [] none
MERGE 687 [(2,10),(0,10),(1,10)] D [] [690,691,692,693] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 688 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 689 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 690 [(2,10),(3,10)] D [687] [] [] [] [((2,10),(3,10))] [690,691,692,693] CONDITIONAL_S
Y_MEAS 691 [(3,10)] HALF_D_PLUS_2 [687] [] [] [] [] [690,691,692,693] CONDITIONAL_S
IDLE 692 [(2,10)] HALF_D_PLUS_2 [687] [] [] [] [] [690,691,692,693] CONDITIONAL_S
DISCARD 693 [(3,10)] 0 [687] [] [] [] [] [690,691,692,693] CONDITIONAL_S
MERGE 694 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [696,697,694,695] CONDITIONAL_S
Y_MEAS 695 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [696,697,694,695] CONDITIONAL_S
IDLE 696 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [696,697,694,695] CONDITIONAL_S
DISCARD 697 [(3,10)] 0 [] [] [] [] [] [696,697,694,695] CONDITIONAL_S
INJECT_T 698 [(0,10)] D [] [] [] [] [] [] none
MERGE 699 [(2,10),(0,10),(1,10)] D [] [704,705,702,703] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 700 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 701 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 702 [(2,10),(3,10)] D [699] [] [] [] [((2,10),(3,10))] [704,705,702,703] CONDITIONAL_S
Y_MEAS 703 [(3,10)] HALF_D_PLUS_2 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
IDLE 704 [(2,10)] HALF_D_PLUS_2 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
DISCARD 705 [(3,10)] 0 [699] [] [] [] [] [704,705,702,703] CONDITIONAL_S
INJECT_T 706 [(0,10)] D [] [] [] [] [] [] none
MERGE 707 [(2,10),(0,10),(1,10)] D [] [712,713,710,711] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 708 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 709 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 710 [(2,10),(3,10)] D [707] [] [] [] [((2,10),(3,10))] [712,713,710,711] CONDITIONAL_S
Y_MEAS 711 [(3,10)] HALF_D_PLUS_2 [707] [] [] [] [] [712,713,710,711] CONDITIONAL_S
IDLE 712 [(2,10)] HALF_D_PLUS_2 [707] [] [] [] [] [712,713,710,711] CONDITIONAL_S
DISCARD 713 [(3,10)] 0 [707] [] [] [] [] [712,713,710,711] CONDITIONAL_S
MERGE 714 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [714,715,716,717] CONDITIONAL_S
Y_MEAS 715 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 716 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [714,715,716,717] CONDITIONAL_S
DISCARD 717 [(3,10)] 0 [] [] [] [] [] [714,715,716,717] CONDITIONAL_S
INJECT_T 718 [(0,10)] D [] [] [] [] [] [] none
MERGE 719 [(2,10),(0,10),(1,10)] D [] [722,723,724,725] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 720 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 721 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 722 [(2,10),(3,10)] D [719] [] [] [] [((2,10),(3,10))] [722,723,724,725] CONDITIONAL_S
Y_MEAS 723 [(3,10)] HALF_D_PLUS_2 [719] [] [] [] [] [722,723,724,725] CONDITIONAL_S
IDLE 724 [(2,10)] HALF_D_PLUS_2 [719] [] [] [] [] [722,723,724,725] CONDITIONAL_S
DISCARD 725 [(3,10)] 0 [719] [] [] [] [] [722,723,724,725] CONDITIONAL_S
MERGE 726 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [728,729,726,727] CONDITIONAL_S
Y_MEAS 727 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [728,729,726,727] CONDITIONAL_S
IDLE 728 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [728,729,726,727] CONDITIONAL_S
DISCARD 729 [(3,10)] 0 [] [] [] [] [] [728,729,726,727] CONDITIONAL_S
INJECT_T 730 [(0,10)] D [] [] [] [] [] [] none
MERGE 731 [(2,10),(0,10),(1,10)] D [] [736,737,734,735] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 732 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 733 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 734 [(2,10),(3,10)] D [731] [] [] [] [((2,10),(3,10))] [736,737,734,735] CONDITIONAL_S
Y_MEAS 735 [(3,10)] HALF_D_PLUS_2 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
IDLE 736 [(2,10)] HALF_D_PLUS_2 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
DISCARD 737 [(3,10)] 0 [731] [] [] [] [] [736,737,734,735] CONDITIONAL_S
MERGE 738 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [738,739,740,741] CONDITIONAL_S
Y_MEAS 739 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [738,739,740,741] CONDITIONAL_S
IDLE 740 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [738,739,740,741] CONDITIONAL_S
DISCARD 741 [(3,10)] 0 [] [] [] [] [] [738,739,740,741] CONDITIONAL_S
INJECT_T 742 [(0,10)] D [] [] [] [] [] [] none
MERGE 743 [(2,10),(0,10),(1,10)] D [] [746,747,748,749] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 744 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 745 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 746 [(2,10),(3,10)] D [743] [] [] [] [((2,10),(3,10))] [746,747,748,749] CONDITIONAL_S
Y_MEAS 747 [(3,10)] HALF_D_PLUS_2 [743] [] [] [] [] [746,747,748,749] CONDITIONAL_S
IDLE 748 [(2,10)] HALF_D_PLUS_2 [743] [] [] [] [] [746,747,748,749] CONDITIONAL_S
DISCARD 749 [(3,10)] 0 [743] [] [] [] [] [746,747,748,749] CONDITIONAL_S
MERGE 750 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [752,753,750,751] CONDITIONAL_S
Y_MEAS 751 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [752,753,750,751] CONDITIONAL_S
IDLE 752 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [752,753,750,751] CONDITIONAL_S
DISCARD 753 [(3,10)] 0 [] [] [] [] [] [752,753,750,751] CONDITIONAL_S
INJECT_T 754 [(0,10)] D [] [] [] [] [] [] none
MERGE 755 [(2,10),(0,10),(1,10)] D [] [760,761,758,759] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 756 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 757 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 758 [(2,10),(3,10)] D [755] [] [] [] [((2,10),(3,10))] [760,761,758,759] CONDITIONAL_S
Y_MEAS 759 [(3,10)] HALF_D_PLUS_2 [755] [] [] [] [] [760,761,758,759] CONDITIONAL_S
IDLE 760 [(2,10)] HALF_D_PLUS_2 [755] [] [] [] [] [760,761,758,759] CONDITIONAL_S
DISCARD 761 [(3,10)] 0 [755] [] [] [] [] [760,761,758,759] CONDITIONAL_S
INJECT_T 762 [(0,10)] D [] [] [] [] [] [] none
MERGE 763 [(2,10),(0,10),(1,10)] D [] [768,769,766,767] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 764 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 765 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 766 [(2,10),(3,10)] D [763] [] [] [] [((2,10),(3,10))] [768,769,766,767] CONDITIONAL_S
Y_MEAS 767 [(3,10)] HALF_D_PLUS_2 [763] [] [] [] [] [768,769,766,767] CONDITIONAL_S
IDLE 768 [(2,10)] HALF_D_PLUS_2 [763] [] [] [] [] [768,769,766,767] CONDITIONAL_S
DISCARD 769 [(3,10)] 0 [763] [] [] [] [] [768,769,766,767] CONDITIONAL_S
INJECT_T 770 [(0,10)] D [] [] [] [] [] [] none
MERGE 771 [(2,10),(0,10),(1,10)] D [] [776,777,774,775] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 772 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 773 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 774 [(2,10),(3,10)] D [771] [] [] [] [((2,10),(3,10))] [776,777,774,775] CONDITIONAL_S
Y_MEAS 775 [(3,10)] HALF_D_PLUS_2 [771] [] [] [] [] [776,777,774,775] CONDITIONAL_S
IDLE 776 [(2,10)] HALF_D_PLUS_2 [771] [] [] [] [] [776,777,774,775] CONDITIONAL_S
DISCARD 777 [(3,10)] 0 [771] [] [] [] [] [776,777,774,775] CONDITIONAL_S
MERGE 778 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [778,779,780,781] CONDITIONAL_S
Y_MEAS 779 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 780 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [778,779,780,781] CONDITIONAL_S
DISCARD 781 [(3,10)] 0 [] [] [] [] [] [778,779,780,781] CONDITIONAL_S
INJECT_T 782 [(0,10)] D [] [] [] [] [] [] none
MERGE 783 [(2,10),(0,10),(1,10)] D [] [786,787,788,789] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 784 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 785 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 786 [(2,10),(3,10)] D [783] [] [] [] [((2,10),(3,10))] [786,787,788,789] CONDITIONAL_S
Y_MEAS 787 [(3,10)] HALF_D_PLUS_2 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 788 [(2,10)] HALF_D_PLUS_2 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
DISCARD 789 [(3,10)] 0 [783] [] [] [] [] [786,787,788,789] CONDITIONAL_S
INJECT_T 790 [(0,10)] D [] [] [] [] [] [] none
MERGE 791 [(2,10),(0,10),(1,10)] D [] [794,795,796,797] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 792 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 793 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 794 [(2,10),(3,10)] D [791] [] [] [] [((2,10),(3,10))] [794,795,796,797] CONDITIONAL_S
Y_MEAS 795 [(3,10)] HALF_D_PLUS_2 [791] [] [] [] [] [794,795,796,797] CONDITIONAL_S
IDLE 796 [(2,10)] HALF_D_PLUS_2 [791] [] [] [] [] [794,795,796,797] CONDITIONAL_S
DISCARD 797 [(3,10)] 0 [791] [] [] [] [] [794,795,796,797] CONDITIONAL_S
MERGE 798 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [800,801,798,799] CONDITIONAL_S
Y_MEAS 799 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [800,801,798,799] CONDITIONAL_S
IDLE 800 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [800,801,798,799] CONDITIONAL_S
DISCARD 801 [(3,10)] 0 [] [] [] [] [] [800,801,798,799] CONDITIONAL_S
INJECT_T 802 [(0,10)] D [] [] [] [] [] [] none
MERGE 803 [(2,10),(0,10),(1,10)] D [] [808,809,806,807] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 804 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 805 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 806 [(2,10),(3,10)] D [803] [] [] [] [((2,10),(3,10))] [808,809,806,807] CONDITIONAL_S
Y_MEAS 807 [(3,10)] HALF_D_PLUS_2 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
IDLE 808 [(2,10)] HALF_D_PLUS_2 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
DISCARD 809 [(3,10)] 0 [803] [] [] [] [] [808,809,806,807] CONDITIONAL_S
MERGE 810 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [810,811,812,813] CONDITIONAL_S
Y_MEAS 811 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 812 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
DISCARD 813 [(3,10)] 0 [] [] [] [] [] [810,811,812,813] CONDITIONAL_S
INJECT_T 814 [(0,10)] D [] [] [] [] [] [] none
MERGE 815 [(2,10),(0,10),(1,10)] D [] [818,819,820,821] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 816 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 817 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 818 [(2,10),(3,10)] D [815] [] [] [] [((2,10),(3,10))] [818,819,820,821] CONDITIONAL_S
Y_MEAS 819 [(3,10)] HALF_D_PLUS_2 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 820 [(2,10)] HALF_D_PLUS_2 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
DISCARD 821 [(3,10)] 0 [815] [] [] [] [] [818,819,820,821] CONDITIONAL_S
MERGE 822 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [824,825,822,823] CONDITIONAL_S
Y_MEAS 823 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
IDLE 824 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
DISCARD 825 [(3,10)] 0 [] [] [] [] [] [824,825,822,823] CONDITIONAL_S
INJECT_T 826 [(0,10)] D [] [] [] [] [] [] none
MERGE 827 [(2,10),(0,10),(1,10)] D [] [832,833,830,831] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 828 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 829 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 830 [(2,10),(3,10)] D [827] [] [] [] [((2,10),(3,10))] [832,833,830,831] CONDITIONAL_S
Y_MEAS 831 [(3,10)] HALF_D_PLUS_2 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
IDLE 832 [(2,10)] HALF_D_PLUS_2 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
DISCARD 833 [(3,10)] 0 [827] [] [] [] [] [832,833,830,831] CONDITIONAL_S
MERGE 834 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [834,835,836,837] CONDITIONAL_S
Y_MEAS 835 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [834,835,836,837] CONDITIONAL_S
IDLE 836 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [834,835,836,837] CONDITIONAL_S
DISCARD 837 [(3,10)] 0 [] [] [] [] [] [834,835,836,837] CONDITIONAL_S
INJECT_T 838 [(0,10)] D [] [] [] [] [] [] none
MERGE 839 [(2,10),(0,10),(1,10)] D [] [842,843,844,845] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 840 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 841 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 842 [(2,10),(3,10)] D [839] [] [] [] [((2,10),(3,10))] [842,843,844,845] CONDITIONAL_S
Y_MEAS 843 [(3,10)] HALF_D_PLUS_2 [839] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 844 [(2,10)] HALF_D_PLUS_2 [839] [] [] [] [] [842,843,844,845] CONDITIONAL_S
DISCARD 845 [(3,10)] 0 [839] [] [] [] [] [842,843,844,845] CONDITIONAL_S
INJECT_T 846 [(0,10)] D [] [] [] [] [] [] none
MERGE 847 [(2,10),(0,10),(1,10)] D [] [850,851,852,853] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 848 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 849 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 850 [(2,10),(3,10)] D [847] [] [] [] [((2,10),(3,10))] [850,851,852,853] CONDITIONAL_S
Y_MEAS 851 [(3,10)] HALF_D_PLUS_2 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 852 [(2,10)] HALF_D_PLUS_2 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
DISCARD 853 [(3,10)] 0 [847] [] [] [] [] [850,851,852,853] CONDITIONAL_S
MERGE 854 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [856,857,854,855] CONDITIONAL_S
Y_MEAS 855 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [856,857,854,855] CONDITIONAL_S
IDLE 856 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [856,857,854,855] CONDITIONAL_S
DISCARD 857 [(3,10)] 0 [] [] [] [] [] [856,857,854,855] CONDITIONAL_S
INJECT_T 858 [(0,10)] D [] [] [] [] [] [] none
MERGE 859 [(2,10),(0,10),(1,10)] D [] [864,865,862,863] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 860 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 861 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 862 [(2,10),(3,10)] D [859] [] [] [] [((2,10),(3,10))] [864,865,862,863] CONDITIONAL_S
Y_MEAS 863 [(3,10)] HALF_D_PLUS_2 [859] [] [] [] [] [864,865,862,863] CONDITIONAL_S
IDLE 864 [(2,10)] HALF_D_PLUS_2 [859] [] [] [] [] [864,865,862,863] CONDITIONAL_S
DISCARD 865 [(3,10)] 0 [859] [] [] [] [] [864,865,862,863] CONDITIONAL_S
MERGE 866 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [866,867,868,869] CONDITIONAL_S
Y_MEAS 867 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 868 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [866,867,868,869] CONDITIONAL_S
DISCARD 869 [(3,10)] 0 [] [] [] [] [] [866,867,868,869] CONDITIONAL_S
INJECT_T 870 [(0,10)] D [] [] [] [] [] [] none
MERGE 871 [(2,10),(0,10),(1,10)] D [] [874,875,876,877] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 872 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 873 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 874 [(2,10),(3,10)] D [871] [] [] [] [((2,10),(3,10))] [874,875,876,877] CONDITIONAL_S
Y_MEAS 875 [(3,10)] HALF_D_PLUS_2 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 876 [(2,10)] HALF_D_PLUS_2 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
DISCARD 877 [(3,10)] 0 [871] [] [] [] [] [874,875,876,877] CONDITIONAL_S
INJECT_T 878 [(0,10)] D [] [] [] [] [] [] none
MERGE 879 [(2,10),(0,10),(1,10)] D [] [882,883,884,885] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 880 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 881 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 882 [(2,10),(3,10)] D [879] [] [] [] [((2,10),(3,10))] [882,883,884,885] CONDITIONAL_S
Y_MEAS 883 [(3,10)] HALF_D_PLUS_2 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 884 [(2,10)] HALF_D_PLUS_2 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
DISCARD 885 [(3,10)] 0 [879] [] [] [] [] [882,883,884,885] CONDITIONAL_S
MERGE 886 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [888,889,886,887] CONDITIONAL_S
Y_MEAS 887 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [888,889,886,887] CONDITIONAL_S
IDLE 888 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [888,889,886,887] CONDITIONAL_S
DISCARD 889 [(3,10)] 0 [] [] [] [] [] [888,889,886,887] CONDITIONAL_S
INJECT_T 890 [(0,10)] D [] [] [] [] [] [] none
MERGE 891 [(2,10),(0,10),(1,10)] D [] [896,897,894,895] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 892 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 893 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 894 [(2,10),(3,10)] D [891] [] [] [] [((2,10),(3,10))] [896,897,894,895] CONDITIONAL_S
Y_MEAS 895 [(3,10)] HALF_D_PLUS_2 [891] [] [] [] [] [896,897,894,895] CONDITIONAL_S
IDLE 896 [(2,10)] HALF_D_PLUS_2 [891] [] [] [] [] [896,897,894,895] CONDITIONAL_S
DISCARD 897 [(3,10)] 0 [891] [] [] [] [] [896,897,894,895] CONDITIONAL_S
INJECT_T 898 [(0,10)] D [] [] [] [] [] [] none
MERGE 899 [(2,10),(0,10),(1,10)] D [] [904,905,902,903] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 900 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 901 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 902 [(2,10),(3,10)] D [899] [] [] [] [((2,10),(3,10))] [904,905,902,903] CONDITIONAL_S
Y_MEAS 903 [(3,10)] HALF_D_PLUS_2 [899] [] [] [] [] [904,905,902,903] CONDITIONAL_S
IDLE 904 [(2,10)] HALF_D_PLUS_2 [899] [] [] [] [] [904,905,902,903] CONDITIONAL_S
DISCARD 905 [(3,10)] 0 [899] [] [] [] [] [904,905,902,903] CONDITIONAL_S
MERGE 906 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [906,907,908,909] CONDITIONAL_S
Y_MEAS 907 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [906,907,908,909] CONDITIONAL_S
IDLE 908 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [906,907,908,909] CONDITIONAL_S
DISCARD 909 [(3,10)] 0 [] [] [] [] [] [906,907,908,909] CONDITIONAL_S
INJECT_T 910 [(0,10)] D [] [] [] [] [] [] none
MERGE 911 [(2,10),(0,10),(1,10)] D [] [914,915,916,917] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 912 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 913 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 914 [(2,10),(3,10)] D [911] [] [] [] [((2,10),(3,10))] [914,915,916,917] CONDITIONAL_S
Y_MEAS 915 [(3,10)] HALF_D_PLUS_2 [911] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 916 [(2,10)] HALF_D_PLUS_2 [911] [] [] [] [] [914,915,916,917] CONDITIONAL_S
DISCARD 917 [(3,10)] 0 [911] [] [] [] [] [914,915,916,917] CONDITIONAL_S
INJECT_T 918 [(0,10)] D [] [] [] [] [] [] none
MERGE 919 [(2,10),(0,10),(1,10)] D [] [922,923,924,925] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 920 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 921 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 922 [(2,10),(3,10)] D [919] [] [] [] [((2,10),(3,10))] [922,923,924,925] CONDITIONAL_S
Y_MEAS 923 [(3,10)] HALF_D_PLUS_2 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 924 [(2,10)] HALF_D_PLUS_2 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
DISCARD 925 [(3,10)] 0 [919] [] [] [] [] [922,923,924,925] CONDITIONAL_S
INJECT_T 926 [(0,10)] D [] [] [] [] [] [] none
MERGE 927 [(2,10),(0,10),(1,10)] D [] [930,931,932,933] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 928 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 929 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 930 [(2,10),(3,10)] D [927] [] [] [] [((2,10),(3,10))] [930,931,932,933] CONDITIONAL_S
Y_MEAS 931 [(3,10)] HALF_D_PLUS_2 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 932 [(2,10)] HALF_D_PLUS_2 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
DISCARD 933 [(3,10)] 0 [927] [] [] [] [] [930,931,932,933] CONDITIONAL_S
MERGE 934 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [936,937,934,935] CONDITIONAL_S
Y_MEAS 935 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
IDLE 936 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
DISCARD 937 [(3,10)] 0 [] [] [] [] [] [936,937,934,935] CONDITIONAL_S
INJECT_T 938 [(0,10)] D [] [] [] [] [] [] none
MERGE 939 [(2,10),(0,10),(1,10)] D [] [944,945,942,943] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 940 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 941 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 942 [(2,10),(3,10)] D [939] [] [] [] [((2,10),(3,10))] [944,945,942,943] CONDITIONAL_S
Y_MEAS 943 [(3,10)] HALF_D_PLUS_2 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
IDLE 944 [(2,10)] HALF_D_PLUS_2 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
DISCARD 945 [(3,10)] 0 [939] [] [] [] [] [944,945,942,943] CONDITIONAL_S
MERGE 946 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [946,947,948,949] CONDITIONAL_S
Y_MEAS 947 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [946,947,948,949] CONDITIONAL_S
IDLE 948 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [946,947,948,949] CONDITIONAL_S
DISCARD 949 [(3,10)] 0 [] [] [] [] [] [946,947,948,949] CONDITIONAL_S
INJECT_T 950 [(0,10)] D [] [] [] [] [] [] none
MERGE 951 [(2,10),(0,10),(1,10)] D [] [954,955,956,957] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 952 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 953 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 954 [(2,10),(3,10)] D [951] [] [] [] [((2,10),(3,10))] [954,955,956,957] CONDITIONAL_S
Y_MEAS 955 [(3,10)] HALF_D_PLUS_2 [951] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 956 [(2,10)] HALF_D_PLUS_2 [951] [] [] [] [] [954,955,956,957] CONDITIONAL_S
DISCARD 957 [(3,10)] 0 [951] [] [] [] [] [954,955,956,957] CONDITIONAL_S
INJECT_T 958 [(0,10)] D [] [] [] [] [] [] none
MERGE 959 [(2,10),(0,10),(1,10)] D [] [962,963,964,965] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 960 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 961 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 962 [(2,10),(3,10)] D [959] [] [] [] [((2,10),(3,10))] [962,963,964,965] CONDITIONAL_S
Y_MEAS 963 [(3,10)] HALF_D_PLUS_2 [959] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 964 [(2,10)] HALF_D_PLUS_2 [959] [] [] [] [] [962,963,964,965] CONDITIONAL_S
DISCARD 965 [(3,10)] 0 [959] [] [] [] [] [962,963,964,965] CONDITIONAL_S
INJECT_T 966 [(0,10)] D [] [] [] [] [] [] none
MERGE 967 [(2,10),(0,10),(1,10)] D [] [970,971,972,973] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 968 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 969 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 970 [(2,10),(3,10)] D [967] [] [] [] [((2,10),(3,10))] [970,971,972,973] CONDITIONAL_S
Y_MEAS 971 [(3,10)] HALF_D_PLUS_2 [967] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 972 [(2,10)] HALF_D_PLUS_2 [967] [] [] [] [] [970,971,972,973] CONDITIONAL_S
DISCARD 973 [(3,10)] 0 [967] [] [] [] [] [970,971,972,973] CONDITIONAL_S
INJECT_T 974 [(0,10)] D [] [] [] [] [] [] none
MERGE 975 [(2,10),(0,10),(1,10)] D [] [978,979,980,981] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 976 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 977 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 978 [(2,10),(3,10)] D [975] [] [] [] [((2,10),(3,10))] [978,979,980,981] CONDITIONAL_S
Y_MEAS 979 [(3,10)] HALF_D_PLUS_2 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 980 [(2,10)] HALF_D_PLUS_2 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
DISCARD 981 [(3,10)] 0 [975] [] [] [] [] [978,979,980,981] CONDITIONAL_S
MERGE 982 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [984,985,982,983] CONDITIONAL_S
Y_MEAS 983 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
IDLE 984 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
DISCARD 985 [(3,10)] 0 [] [] [] [] [] [984,985,982,983] CONDITIONAL_S
INJECT_T 986 [(0,10)] D [] [] [] [] [] [] none
MERGE 987 [(2,10),(0,10),(1,10)] D [] [992,993,990,991] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 988 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 989 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 990 [(2,10),(3,10)] D [987] [] [] [] [((2,10),(3,10))] [992,993,990,991] CONDITIONAL_S
Y_MEAS 991 [(3,10)] HALF_D_PLUS_2 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
IDLE 992 [(2,10)] HALF_D_PLUS_2 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
DISCARD 993 [(3,10)] 0 [987] [] [] [] [] [992,993,990,991] CONDITIONAL_S
MERGE 994 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [994,995,996,997] CONDITIONAL_S
Y_MEAS 995 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 996 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
DISCARD 997 [(3,10)] 0 [] [] [] [] [] [994,995,996,997] CONDITIONAL_S
INJECT_T 998 [(0,10)] D [] [] [] [] [] [] none
MERGE 999 [(2,10),(0,10),(1,10)] D [] [1002,1003,1004,1005] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1000 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1001 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1002 [(2,10),(3,10)] D [999] [] [] [] [((2,10),(3,10))] [1002,1003,1004,1005] CONDITIONAL_S
Y_MEAS 1003 [(3,10)] HALF_D_PLUS_2 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1004 [(2,10)] HALF_D_PLUS_2 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
DISCARD 1005 [(3,10)] 0 [999] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
MERGE 1006 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1008,1009,1006,1007] CONDITIONAL_S
Y_MEAS 1007 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1008,1009,1006,1007] CONDITIONAL_S
IDLE 1008 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1008,1009,1006,1007] CONDITIONAL_S
DISCARD 1009 [(3,10)] 0 [] [] [] [] [] [1008,1009,1006,1007] CONDITIONAL_S
INJECT_T 1010 [(0,10)] D [] [] [] [] [] [] none
MERGE 1011 [(2,10),(0,10),(1,10)] D [] [1016,1017,1014,1015] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1012 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1013 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1014 [(2,10),(3,10)] D [1011] [] [] [] [((2,10),(3,10))] [1016,1017,1014,1015] CONDITIONAL_S
Y_MEAS 1015 [(3,10)] HALF_D_PLUS_2 [1011] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
IDLE 1016 [(2,10)] HALF_D_PLUS_2 [1011] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
DISCARD 1017 [(3,10)] 0 [1011] [] [] [] [] [1016,1017,1014,1015] CONDITIONAL_S
MERGE 1018 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1018,1019,1020,1021] CONDITIONAL_S
Y_MEAS 1019 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1020 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
DISCARD 1021 [(3,10)] 0 [] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
INJECT_T 1022 [(0,10)] D [] [] [] [] [] [] none
MERGE 1023 [(2,10),(0,10),(1,10)] D [] [1026,1027,1028,1029] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1024 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1025 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1026 [(2,10),(3,10)] D [1023] [] [] [] [((2,10),(3,10))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(3,10)] HALF_D_PLUS_2 [1023] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(2,10)] HALF_D_PLUS_2 [1023] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(3,10)] 0 [1023] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
INJECT_T 1030 [(0,10)] D [] [] [] [] [] [] none
MERGE 1031 [(2,10),(0,10),(1,10)] D [] [1034,1035,1036,1037] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1032 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1033 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1034 [(2,10),(3,10)] D [1031] [] [] [] [((2,10),(3,10))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(3,10)] HALF_D_PLUS_2 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(2,10)] HALF_D_PLUS_2 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(3,10)] 0 [1031] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
INJECT_T 1038 [(0,10)] D [] [] [] [] [] [] none
MERGE 1039 [(2,10),(0,10),(1,10)] D [] [1042,1043,1044,1045] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1040 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1041 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1042 [(2,10),(3,10)] D [1039] [] [] [] [((2,10),(3,10))] [1042,1043,1044,1045] CONDITIONAL_S
Y_MEAS 1043 [(3,10)] HALF_D_PLUS_2 [1039] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1044 [(2,10)] HALF_D_PLUS_2 [1039] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
DISCARD 1045 [(3,10)] 0 [1039] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
MERGE 1046 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1048,1049,1046,1047] CONDITIONAL_S
Y_MEAS 1047 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
IDLE 1048 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
DISCARD 1049 [(3,10)] 0 [] [] [] [] [] [1048,1049,1046,1047] CONDITIONAL_S
INJECT_T 1050 [(0,10)] D [] [] [] [] [] [] none
MERGE 1051 [(2,10),(0,10),(1,10)] D [] [1056,1057,1054,1055] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1052 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1053 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1054 [(2,10),(3,10)] D [1051] [] [] [] [((2,10),(3,10))] [1056,1057,1054,1055] CONDITIONAL_S
Y_MEAS 1055 [(3,10)] HALF_D_PLUS_2 [1051] [] [] [] [] [1056,1057,1054,1055] CONDITIONAL_S
IDLE 1056 [(2,10)] HALF_D_PLUS_2 [1051] [] [] [] [] [1056,1057,1054,1055] CONDITIONAL_S
DISCARD 1057 [(3,10)] 0 [1051] [] [] [] [] [1056,1057,1054,1055] CONDITIONAL_S
MERGE 1058 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(3,10)] 0 [] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
INJECT_T 1062 [(0,10)] D [] [] [] [] [] [] none
MERGE 1063 [(2,10),(0,10),(1,10)] D [] [1066,1067,1068,1069] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1064 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1065 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1066 [(2,10),(3,10)] D [1063] [] [] [] [((2,10),(3,10))] [1066,1067,1068,1069] CONDITIONAL_S
Y_MEAS 1067 [(3,10)] HALF_D_PLUS_2 [1063] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1068 [(2,10)] HALF_D_PLUS_2 [1063] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
DISCARD 1069 [(3,10)] 0 [1063] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
MERGE 1070 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1072,1073,1070,1071] CONDITIONAL_S
Y_MEAS 1071 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
IDLE 1072 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
DISCARD 1073 [(3,10)] 0 [] [] [] [] [] [1072,1073,1070,1071] CONDITIONAL_S
INJECT_T 1074 [(0,10)] D [] [] [] [] [] [] none
MERGE 1075 [(2,10),(0,10),(1,10)] D [] [1080,1081,1078,1079] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1076 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1077 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1078 [(2,10),(3,10)] D [1075] [] [] [] [((2,10),(3,10))] [1080,1081,1078,1079] CONDITIONAL_S
Y_MEAS 1079 [(3,10)] HALF_D_PLUS_2 [1075] [] [] [] [] [1080,1081,1078,1079] CONDITIONAL_S
IDLE 1080 [(2,10)] HALF_D_PLUS_2 [1075] [] [] [] [] [1080,1081,1078,1079] CONDITIONAL_S
DISCARD 1081 [(3,10)] 0 [1075] [] [] [] [] [1080,1081,1078,1079] CONDITIONAL_S
MERGE 1082 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1082,1083,1084,1085] CONDITIONAL_S
Y_MEAS 1083 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1084 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
DISCARD 1085 [(3,10)] 0 [] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
INJECT_T 1086 [(0,10)] D [] [] [] [] [] [] none
MERGE 1087 [(2,10),(0,10),(1,10)] D [] [1090,1091,1092,1093] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1088 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1089 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1090 [(2,10),(3,10)] D [1087] [] [] [] [((2,10),(3,10))] [1090,1091,1092,1093] CONDITIONAL_S
Y_MEAS 1091 [(3,10)] HALF_D_PLUS_2 [1087] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1092 [(2,10)] HALF_D_PLUS_2 [1087] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
DISCARD 1093 [(3,10)] 0 [1087] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
MERGE 1094 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1096,1097,1094,1095] CONDITIONAL_S
Y_MEAS 1095 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1096,1097,1094,1095] CONDITIONAL_S
IDLE 1096 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1096,1097,1094,1095] CONDITIONAL_S
DISCARD 1097 [(3,10)] 0 [] [] [] [] [] [1096,1097,1094,1095] CONDITIONAL_S
INJECT_T 1098 [(0,10)] D [] [] [] [] [] [] none
MERGE 1099 [(2,10),(0,10),(1,10)] D [] [1104,1105,1102,1103] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 1100 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 1101 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 1102 [(2,10),(3,10)] D [1099] [] [] [] [((2,10),(3,10))] [1104,1105,1102,1103] CONDITIONAL_S
Y_MEAS 1103 [(3,10)] HALF_D_PLUS_2 [1099] [] [] [] [] [1104,1105,1102,1103] CONDITIONAL_S
IDLE 1104 [(2,10)] HALF_D_PLUS_2 [1099] [] [] [] [] [1104,1105,1102,1103] CONDITIONAL_S
DISCARD 1105 [(3,10)] 0 [1099] [] [] [] [] [1104,1105,1102,1103] CONDITIONAL_S
MERGE 1106 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1106,1107,1108,1109] CONDITIONAL_S
Y_MEAS 1107 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1108 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
DISCARD 1109 [(3,10)] 0 [] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
MERGE 1110 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [1112,1113,1110,1111] CONDITIONAL_S
Y_MEAS 1111 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [1112,1113,1110,1111] CONDITIONAL_S
IDLE 1112 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [1112,1113,1110,1111] CONDITIONAL_S
DISCARD 1113 [(3,10)] 0 [] [] [] [] [] [1112,1113,1110,1111] CONDITIONAL_S
MERGE 1114 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 1115 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 1116 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 1117 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 1118 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 1119 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 1120 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 1121 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 1122 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 1123 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1124 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 1125 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 1126 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 1127 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1128,1129,1130,1127] CONDITIONAL_S
Y_MEAS 1128 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1128,1129,1130,1127] CONDITIONAL_S
IDLE 1129 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1128,1129,1130,1127] CONDITIONAL_S
DISCARD 1130 [(5,2)] 0 [] [] [] [] [] [1128,1129,1130,1127] CONDITIONAL_S
MERGE 1131 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(5,2)] 0 [] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
MERGE 1135 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1136,1137,1138,1135] CONDITIONAL_S
Y_MEAS 1136 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1136,1137,1138,1135] CONDITIONAL_S
IDLE 1137 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1136,1137,1138,1135] CONDITIONAL_S
DISCARD 1138 [(5,2)] 0 [] [] [] [] [] [1136,1137,1138,1135] CONDITIONAL_S
INJECT_T 1139 [(4,0)] D [] [] [] [] [] [] none
MERGE 1140 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1145,1146,1147,1148] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1141 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1142 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1143 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1144 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1145 [(4,2),(5,2)] D [1140] [] [] [] [((4,2),(5,2))] [1145,1146,1147,1148] CONDITIONAL_S
Y_MEAS 1146 [(5,2)] HALF_D_PLUS_2 [1140] [] [] [] [] [1145,1146,1147,1148] CONDITIONAL_S
IDLE 1147 [(4,2)] HALF_D_PLUS_2 [1140] [] [] [] [] [1145,1146,1147,1148] CONDITIONAL_S
DISCARD 1148 [(5,2)] 0 [1140] [] [] [] [] [1145,1146,1147,1148] CONDITIONAL_S
MERGE 1149 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1152,1149,1150,1151] CONDITIONAL_S
Y_MEAS 1150 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
IDLE 1151 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
DISCARD 1152 [(5,2)] 0 [] [] [] [] [] [1152,1149,1150,1151] CONDITIONAL_S
INJECT_T 1153 [(4,0)] D [] [] [] [] [] [] none
MERGE 1154 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1160,1161,1162,1159] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1155 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1156 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1157 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1158 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1159 [(4,2),(5,2)] D [1154] [] [] [] [((4,2),(5,2))] [1160,1161,1162,1159] CONDITIONAL_S
Y_MEAS 1160 [(5,2)] HALF_D_PLUS_2 [1154] [] [] [] [] [1160,1161,1162,1159] CONDITIONAL_S
IDLE 1161 [(4,2)] HALF_D_PLUS_2 [1154] [] [] [] [] [1160,1161,1162,1159] CONDITIONAL_S
DISCARD 1162 [(5,2)] 0 [1154] [] [] [] [] [1160,1161,1162,1159] CONDITIONAL_S
MERGE 1163 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1163,1164,1165,1166] CONDITIONAL_S
Y_MEAS 1164 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1165 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
DISCARD 1166 [(5,2)] 0 [] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
INJECT_T 1167 [(4,0)] D [] [] [] [] [] [] none
MERGE 1168 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1176,1173,1174,1175] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1169 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1170 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1171 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1172 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1173 [(4,2),(5,2)] D [1168] [] [] [] [((4,2),(5,2))] [1176,1173,1174,1175] CONDITIONAL_S
Y_MEAS 1174 [(5,2)] HALF_D_PLUS_2 [1168] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
IDLE 1175 [(4,2)] HALF_D_PLUS_2 [1168] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
DISCARD 1176 [(5,2)] 0 [1168] [] [] [] [] [1176,1173,1174,1175] CONDITIONAL_S
INJECT_T 1177 [(4,0)] D [] [] [] [] [] [] none
MERGE 1178 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1184,1185,1186,1183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1179 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1180 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1181 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1182 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1183 [(4,2),(5,2)] D [1178] [] [] [] [((4,2),(5,2))] [1184,1185,1186,1183] CONDITIONAL_S
Y_MEAS 1184 [(5,2)] HALF_D_PLUS_2 [1178] [] [] [] [] [1184,1185,1186,1183] CONDITIONAL_S
IDLE 1185 [(4,2)] HALF_D_PLUS_2 [1178] [] [] [] [] [1184,1185,1186,1183] CONDITIONAL_S
DISCARD 1186 [(5,2)] 0 [1178] [] [] [] [] [1184,1185,1186,1183] CONDITIONAL_S
MERGE 1187 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1187,1188,1189,1190] CONDITIONAL_S
Y_MEAS 1188 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1189 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
DISCARD 1190 [(5,2)] 0 [] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
INJECT_T 1191 [(4,0)] D [] [] [] [] [] [] none
MERGE 1192 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1200,1197,1198,1199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1193 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1194 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1195 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1196 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1197 [(4,2),(5,2)] D [1192] [] [] [] [((4,2),(5,2))] [1200,1197,1198,1199] CONDITIONAL_S
Y_MEAS 1198 [(5,2)] HALF_D_PLUS_2 [1192] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
IDLE 1199 [(4,2)] HALF_D_PLUS_2 [1192] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
DISCARD 1200 [(5,2)] 0 [1192] [] [] [] [] [1200,1197,1198,1199] CONDITIONAL_S
MERGE 1201 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1201,1202,1203,1204] CONDITIONAL_S
Y_MEAS 1202 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1201,1202,1203,1204] CONDITIONAL_S
IDLE 1203 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1201,1202,1203,1204] CONDITIONAL_S
DISCARD 1204 [(5,2)] 0 [] [] [] [] [] [1201,1202,1203,1204] CONDITIONAL_S
INJECT_T 1205 [(4,0)] D [] [] [] [] [] [] none
MERGE 1206 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1211,1212,1213,1214] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1207 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1208 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1209 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1210 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1211 [(4,2),(5,2)] D [1206] [] [] [] [((4,2),(5,2))] [1211,1212,1213,1214] CONDITIONAL_S
Y_MEAS 1212 [(5,2)] HALF_D_PLUS_2 [1206] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1213 [(4,2)] HALF_D_PLUS_2 [1206] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
DISCARD 1214 [(5,2)] 0 [1206] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
INJECT_T 1215 [(4,0)] D [] [] [] [] [] [] none
MERGE 1216 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1224,1221,1222,1223] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1217 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1218 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1219 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1220 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1221 [(4,2),(5,2)] D [1216] [] [] [] [((4,2),(5,2))] [1224,1221,1222,1223] CONDITIONAL_S
Y_MEAS 1222 [(5,2)] HALF_D_PLUS_2 [1216] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
IDLE 1223 [(4,2)] HALF_D_PLUS_2 [1216] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
DISCARD 1224 [(5,2)] 0 [1216] [] [] [] [] [1224,1221,1222,1223] CONDITIONAL_S
INJECT_T 1225 [(4,0)] D [] [] [] [] [] [] none
MERGE 1226 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1232,1233,1234,1231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1227 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1228 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1229 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1230 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1231 [(4,2),(5,2)] D [1226] [] [] [] [((4,2),(5,2))] [1232,1233,1234,1231] CONDITIONAL_S
Y_MEAS 1232 [(5,2)] HALF_D_PLUS_2 [1226] [] [] [] [] [1232,1233,1234,1231] CONDITIONAL_S
IDLE 1233 [(4,2)] HALF_D_PLUS_2 [1226] [] [] [] [] [1232,1233,1234,1231] CONDITIONAL_S
DISCARD 1234 [(5,2)] 0 [1226] [] [] [] [] [1232,1233,1234,1231] CONDITIONAL_S
MERGE 1235 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1235,1236,1237,1238] CONDITIONAL_S
Y_MEAS 1236 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1237 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
DISCARD 1238 [(5,2)] 0 [] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
INJECT_T 1239 [(4,0)] D [] [] [] [] [] [] none
MERGE 1240 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1248,1245,1246,1247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1241 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1242 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1243 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1244 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1245 [(4,2),(5,2)] D [1240] [] [] [] [((4,2),(5,2))] [1248,1245,1246,1247] CONDITIONAL_S
Y_MEAS 1246 [(5,2)] HALF_D_PLUS_2 [1240] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
IDLE 1247 [(4,2)] HALF_D_PLUS_2 [1240] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
DISCARD 1248 [(5,2)] 0 [1240] [] [] [] [] [1248,1245,1246,1247] CONDITIONAL_S
MERGE 1249 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1249,1250,1251,1252] CONDITIONAL_S
Y_MEAS 1250 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1249,1250,1251,1252] CONDITIONAL_S
IDLE 1251 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1249,1250,1251,1252] CONDITIONAL_S
DISCARD 1252 [(5,2)] 0 [] [] [] [] [] [1249,1250,1251,1252] CONDITIONAL_S
INJECT_T 1253 [(4,0)] D [] [] [] [] [] [] none
MERGE 1254 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1259,1260,1261,1262] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1255 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1256 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1257 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1258 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1259 [(4,2),(5,2)] D [1254] [] [] [] [((4,2),(5,2))] [1259,1260,1261,1262] CONDITIONAL_S
Y_MEAS 1260 [(5,2)] HALF_D_PLUS_2 [1254] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1261 [(4,2)] HALF_D_PLUS_2 [1254] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
DISCARD 1262 [(5,2)] 0 [1254] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
MERGE 1263 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1264,1265,1266,1263] CONDITIONAL_S
Y_MEAS 1264 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1264,1265,1266,1263] CONDITIONAL_S
IDLE 1265 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1264,1265,1266,1263] CONDITIONAL_S
DISCARD 1266 [(5,2)] 0 [] [] [] [] [] [1264,1265,1266,1263] CONDITIONAL_S
INJECT_T 1267 [(4,0)] D [] [] [] [] [] [] none
MERGE 1268 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1273,1274,1275,1276] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1269 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1270 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1271 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1272 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1273 [(4,2),(5,2)] D [1268] [] [] [] [((4,2),(5,2))] [1273,1274,1275,1276] CONDITIONAL_S
Y_MEAS 1274 [(5,2)] HALF_D_PLUS_2 [1268] [] [] [] [] [1273,1274,1275,1276] CONDITIONAL_S
IDLE 1275 [(4,2)] HALF_D_PLUS_2 [1268] [] [] [] [] [1273,1274,1275,1276] CONDITIONAL_S
DISCARD 1276 [(5,2)] 0 [1268] [] [] [] [] [1273,1274,1275,1276] CONDITIONAL_S
INJECT_T 1277 [(4,0)] D [] [] [] [] [] [] none
MERGE 1278 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1283,1284,1285,1286] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1279 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1280 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1281 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1282 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1283 [(4,2),(5,2)] D [1278] [] [] [] [((4,2),(5,2))] [1283,1284,1285,1286] CONDITIONAL_S
Y_MEAS 1284 [(5,2)] HALF_D_PLUS_2 [1278] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1285 [(4,2)] HALF_D_PLUS_2 [1278] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
DISCARD 1286 [(5,2)] 0 [1278] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
MERGE 1287 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1288,1289,1290,1287] CONDITIONAL_S
Y_MEAS 1288 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1288,1289,1290,1287] CONDITIONAL_S
IDLE 1289 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1288,1289,1290,1287] CONDITIONAL_S
DISCARD 1290 [(5,2)] 0 [] [] [] [] [] [1288,1289,1290,1287] CONDITIONAL_S
INJECT_T 1291 [(4,0)] D [] [] [] [] [] [] none
MERGE 1292 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1297,1298,1299,1300] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1293 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1294 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1295 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1296 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1297 [(4,2),(5,2)] D [1292] [] [] [] [((4,2),(5,2))] [1297,1298,1299,1300] CONDITIONAL_S
Y_MEAS 1298 [(5,2)] HALF_D_PLUS_2 [1292] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
IDLE 1299 [(4,2)] HALF_D_PLUS_2 [1292] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
DISCARD 1300 [(5,2)] 0 [1292] [] [] [] [] [1297,1298,1299,1300] CONDITIONAL_S
MERGE 1301 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1304,1301,1302,1303] CONDITIONAL_S
Y_MEAS 1302 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
IDLE 1303 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
DISCARD 1304 [(5,2)] 0 [] [] [] [] [] [1304,1301,1302,1303] CONDITIONAL_S
INJECT_T 1305 [(4,0)] D [] [] [] [] [] [] none
MERGE 1306 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1312,1313,1314,1311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1307 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1308 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1309 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1310 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1311 [(4,2),(5,2)] D [1306] [] [] [] [((4,2),(5,2))] [1312,1313,1314,1311] CONDITIONAL_S
Y_MEAS 1312 [(5,2)] HALF_D_PLUS_2 [1306] [] [] [] [] [1312,1313,1314,1311] CONDITIONAL_S
IDLE 1313 [(4,2)] HALF_D_PLUS_2 [1306] [] [] [] [] [1312,1313,1314,1311] CONDITIONAL_S
DISCARD 1314 [(5,2)] 0 [1306] [] [] [] [] [1312,1313,1314,1311] CONDITIONAL_S
INJECT_T 1315 [(4,0)] D [] [] [] [] [] [] none
MERGE 1316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1321,1322,1323,1324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1321 [(4,2),(5,2)] D [1316] [] [] [] [((4,2),(5,2))] [1321,1322,1323,1324] CONDITIONAL_S
Y_MEAS 1322 [(5,2)] HALF_D_PLUS_2 [1316] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
IDLE 1323 [(4,2)] HALF_D_PLUS_2 [1316] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
DISCARD 1324 [(5,2)] 0 [1316] [] [] [] [] [1321,1322,1323,1324] CONDITIONAL_S
INJECT_T 1325 [(4,0)] D [] [] [] [] [] [] none
MERGE 1326 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1331,1332,1333,1334] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1327 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1328 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1329 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1330 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1331 [(4,2),(5,2)] D [1326] [] [] [] [((4,2),(5,2))] [1331,1332,1333,1334] CONDITIONAL_S
Y_MEAS 1332 [(5,2)] HALF_D_PLUS_2 [1326] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1333 [(4,2)] HALF_D_PLUS_2 [1326] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
DISCARD 1334 [(5,2)] 0 [1326] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
MERGE 1335 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1336,1337,1338,1335] CONDITIONAL_S
Y_MEAS 1336 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
IDLE 1337 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
DISCARD 1338 [(5,2)] 0 [] [] [] [] [] [1336,1337,1338,1335] CONDITIONAL_S
INJECT_T 1339 [(4,0)] D [] [] [] [] [] [] none
MERGE 1340 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1345,1346,1347,1348] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1341 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1342 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1343 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1344 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1345 [(4,2),(5,2)] D [1340] [] [] [] [((4,2),(5,2))] [1345,1346,1347,1348] CONDITIONAL_S
Y_MEAS 1346 [(5,2)] HALF_D_PLUS_2 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
IDLE 1347 [(4,2)] HALF_D_PLUS_2 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
DISCARD 1348 [(5,2)] 0 [1340] [] [] [] [] [1345,1346,1347,1348] CONDITIONAL_S
INJECT_T 1349 [(4,0)] D [] [] [] [] [] [] none
MERGE 1350 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1355,1356,1357,1358] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1351 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1352 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1353 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1354 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1355 [(4,2),(5,2)] D [1350] [] [] [] [((4,2),(5,2))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(5,2)] HALF_D_PLUS_2 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(4,2)] HALF_D_PLUS_2 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(5,2)] 0 [1350] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
INJECT_T 1359 [(4,0)] D [] [] [] [] [] [] none
MERGE 1360 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1368,1365,1366,1367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1361 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1362 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1363 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1364 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1365 [(4,2),(5,2)] D [1360] [] [] [] [((4,2),(5,2))] [1368,1365,1366,1367] CONDITIONAL_S
Y_MEAS 1366 [(5,2)] HALF_D_PLUS_2 [1360] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
IDLE 1367 [(4,2)] HALF_D_PLUS_2 [1360] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
DISCARD 1368 [(5,2)] 0 [1360] [] [] [] [] [1368,1365,1366,1367] CONDITIONAL_S
MERGE 1369 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1369,1370,1371,1372] CONDITIONAL_S
Y_MEAS 1370 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
IDLE 1371 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
DISCARD 1372 [(5,2)] 0 [] [] [] [] [] [1369,1370,1371,1372] CONDITIONAL_S
INJECT_T 1373 [(4,0)] D [] [] [] [] [] [] none
MERGE 1374 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1379,1380,1381,1382] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1375 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1376 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1377 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1378 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(4,2),(5,2)] D [1374] [] [] [] [((4,2),(5,2))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(5,2)] HALF_D_PLUS_2 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(4,2)] HALF_D_PLUS_2 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(5,2)] 0 [1374] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
INJECT_T 1383 [(4,0)] D [] [] [] [] [] [] none
MERGE 1384 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1392,1389,1390,1391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1385 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1386 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1387 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1388 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1389 [(4,2),(5,2)] D [1384] [] [] [] [((4,2),(5,2))] [1392,1389,1390,1391] CONDITIONAL_S
Y_MEAS 1390 [(5,2)] HALF_D_PLUS_2 [1384] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
IDLE 1391 [(4,2)] HALF_D_PLUS_2 [1384] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
DISCARD 1392 [(5,2)] 0 [1384] [] [] [] [] [1392,1389,1390,1391] CONDITIONAL_S
MERGE 1393 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1393,1394,1395,1396] CONDITIONAL_S
Y_MEAS 1394 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
IDLE 1395 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
DISCARD 1396 [(5,2)] 0 [] [] [] [] [] [1393,1394,1395,1396] CONDITIONAL_S
INJECT_T 1397 [(4,0)] D [] [] [] [] [] [] none
MERGE 1398 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1403,1404,1405,1406] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1399 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1400 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1401 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1402 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1403 [(4,2),(5,2)] D [1398] [] [] [] [((4,2),(5,2))] [1403,1404,1405,1406] CONDITIONAL_S
Y_MEAS 1404 [(5,2)] HALF_D_PLUS_2 [1398] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1405 [(4,2)] HALF_D_PLUS_2 [1398] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
DISCARD 1406 [(5,2)] 0 [1398] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
MERGE 1407 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1408,1409,1410,1407] CONDITIONAL_S
Y_MEAS 1408 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
IDLE 1409 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
DISCARD 1410 [(5,2)] 0 [] [] [] [] [] [1408,1409,1410,1407] CONDITIONAL_S
INJECT_T 1411 [(4,0)] D [] [] [] [] [] [] none
MERGE 1412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1417,1418,1419,1420] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1416 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1417 [(4,2),(5,2)] D [1412] [] [] [] [((4,2),(5,2))] [1417,1418,1419,1420] CONDITIONAL_S
Y_MEAS 1418 [(5,2)] HALF_D_PLUS_2 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1419 [(4,2)] HALF_D_PLUS_2 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
DISCARD 1420 [(5,2)] 0 [1412] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
INJECT_T 1421 [(4,0)] D [] [] [] [] [] [] none
MERGE 1422 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1427,1428,1429,1430] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1423 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1424 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1425 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1426 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(4,2),(5,2)] D [1422] [] [] [] [((4,2),(5,2))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(5,2)] HALF_D_PLUS_2 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(4,2)] HALF_D_PLUS_2 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(5,2)] 0 [1422] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
INJECT_T 1431 [(4,0)] D [] [] [] [] [] [] none
MERGE 1432 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1440,1437,1438,1439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1433 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1434 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1435 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1436 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1437 [(4,2),(5,2)] D [1432] [] [] [] [((4,2),(5,2))] [1440,1437,1438,1439] CONDITIONAL_S
Y_MEAS 1438 [(5,2)] HALF_D_PLUS_2 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
IDLE 1439 [(4,2)] HALF_D_PLUS_2 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
DISCARD 1440 [(5,2)] 0 [1432] [] [] [] [] [1440,1437,1438,1439] CONDITIONAL_S
INJECT_T 1441 [(4,0)] D [] [] [] [] [] [] none
MERGE 1442 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1448,1449,1450,1447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1443 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1444 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1445 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1446 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1447 [(4,2),(5,2)] D [1442] [] [] [] [((4,2),(5,2))] [1448,1449,1450,1447] CONDITIONAL_S
Y_MEAS 1448 [(5,2)] HALF_D_PLUS_2 [1442] [] [] [] [] [1448,1449,1450,1447] CONDITIONAL_S
IDLE 1449 [(4,2)] HALF_D_PLUS_2 [1442] [] [] [] [] [1448,1449,1450,1447] CONDITIONAL_S
DISCARD 1450 [(5,2)] 0 [1442] [] [] [] [] [1448,1449,1450,1447] CONDITIONAL_S
MERGE 1451 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(5,2)] 0 [] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
INJECT_T 1455 [(4,0)] D [] [] [] [] [] [] none
MERGE 1456 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1464,1461,1462,1463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1457 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1458 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1459 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1460 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1461 [(4,2),(5,2)] D [1456] [] [] [] [((4,2),(5,2))] [1464,1461,1462,1463] CONDITIONAL_S
Y_MEAS 1462 [(5,2)] HALF_D_PLUS_2 [1456] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
IDLE 1463 [(4,2)] HALF_D_PLUS_2 [1456] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
DISCARD 1464 [(5,2)] 0 [1456] [] [] [] [] [1464,1461,1462,1463] CONDITIONAL_S
INJECT_T 1465 [(4,0)] D [] [] [] [] [] [] none
MERGE 1466 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1472,1473,1474,1471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1467 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1468 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1469 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1470 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1471 [(4,2),(5,2)] D [1466] [] [] [] [((4,2),(5,2))] [1472,1473,1474,1471] CONDITIONAL_S
Y_MEAS 1472 [(5,2)] HALF_D_PLUS_2 [1466] [] [] [] [] [1472,1473,1474,1471] CONDITIONAL_S
IDLE 1473 [(4,2)] HALF_D_PLUS_2 [1466] [] [] [] [] [1472,1473,1474,1471] CONDITIONAL_S
DISCARD 1474 [(5,2)] 0 [1466] [] [] [] [] [1472,1473,1474,1471] CONDITIONAL_S
INJECT_T 1475 [(4,0)] D [] [] [] [] [] [] none
MERGE 1476 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1481,1482,1483,1484] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1477 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1478 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1479 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1480 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1481 [(4,2),(5,2)] D [1476] [] [] [] [((4,2),(5,2))] [1481,1482,1483,1484] CONDITIONAL_S
Y_MEAS 1482 [(5,2)] HALF_D_PLUS_2 [1476] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1483 [(4,2)] HALF_D_PLUS_2 [1476] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
DISCARD 1484 [(5,2)] 0 [1476] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
INJECT_T 1485 [(4,0)] D [] [] [] [] [] [] none
MERGE 1486 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1491,1492,1493,1494] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1487 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1488 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1489 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1490 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1491 [(4,2),(5,2)] D [1486] [] [] [] [((4,2),(5,2))] [1491,1492,1493,1494] CONDITIONAL_S
Y_MEAS 1492 [(5,2)] HALF_D_PLUS_2 [1486] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1493 [(4,2)] HALF_D_PLUS_2 [1486] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
DISCARD 1494 [(5,2)] 0 [1486] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
INJECT_T 1495 [(4,0)] D [] [] [] [] [] [] none
MERGE 1496 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1504,1501,1502,1503] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1497 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1498 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1499 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1500 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1501 [(4,2),(5,2)] D [1496] [] [] [] [((4,2),(5,2))] [1504,1501,1502,1503] CONDITIONAL_S
Y_MEAS 1502 [(5,2)] HALF_D_PLUS_2 [1496] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
IDLE 1503 [(4,2)] HALF_D_PLUS_2 [1496] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
DISCARD 1504 [(5,2)] 0 [1496] [] [] [] [] [1504,1501,1502,1503] CONDITIONAL_S
INJECT_T 1505 [(4,0)] D [] [] [] [] [] [] none
MERGE 1506 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1512,1513,1514,1511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1507 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1508 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1509 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1510 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1511 [(4,2),(5,2)] D [1506] [] [] [] [((4,2),(5,2))] [1512,1513,1514,1511] CONDITIONAL_S
Y_MEAS 1512 [(5,2)] HALF_D_PLUS_2 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
IDLE 1513 [(4,2)] HALF_D_PLUS_2 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
DISCARD 1514 [(5,2)] 0 [1506] [] [] [] [] [1512,1513,1514,1511] CONDITIONAL_S
MERGE 1515 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1515,1516,1517,1518] CONDITIONAL_S
Y_MEAS 1516 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1517 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
DISCARD 1518 [(5,2)] 0 [] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
INJECT_T 1519 [(4,0)] D [] [] [] [] [] [] none
MERGE 1520 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1528,1525,1526,1527] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1521 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1522 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1523 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1524 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1525 [(4,2),(5,2)] D [1520] [] [] [] [((4,2),(5,2))] [1528,1525,1526,1527] CONDITIONAL_S
Y_MEAS 1526 [(5,2)] HALF_D_PLUS_2 [1520] [] [] [] [] [1528,1525,1526,1527] CONDITIONAL_S
IDLE 1527 [(4,2)] HALF_D_PLUS_2 [1520] [] [] [] [] [1528,1525,1526,1527] CONDITIONAL_S
DISCARD 1528 [(5,2)] 0 [1520] [] [] [] [] [1528,1525,1526,1527] CONDITIONAL_S
MERGE 1529 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1529,1530,1531,1532] CONDITIONAL_S
Y_MEAS 1530 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1531 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
DISCARD 1532 [(5,2)] 0 [] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
INJECT_T 1533 [(4,0)] D [] [] [] [] [] [] none
MERGE 1534 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1539,1540,1541,1542] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1535 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1536 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1537 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1538 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1539 [(4,2),(5,2)] D [1534] [] [] [] [((4,2),(5,2))] [1539,1540,1541,1542] CONDITIONAL_S
Y_MEAS 1540 [(5,2)] HALF_D_PLUS_2 [1534] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1541 [(4,2)] HALF_D_PLUS_2 [1534] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
DISCARD 1542 [(5,2)] 0 [1534] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
MERGE 1543 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1544,1545,1546,1543] CONDITIONAL_S
Y_MEAS 1544 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1544,1545,1546,1543] CONDITIONAL_S
IDLE 1545 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1544,1545,1546,1543] CONDITIONAL_S
DISCARD 1546 [(5,2)] 0 [] [] [] [] [] [1544,1545,1546,1543] CONDITIONAL_S
INJECT_T 1547 [(4,0)] D [] [] [] [] [] [] none
MERGE 1548 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1553,1554,1555,1556] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1549 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1550 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1551 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1552 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1553 [(4,2),(5,2)] D [1548] [] [] [] [((4,2),(5,2))] [1553,1554,1555,1556] CONDITIONAL_S
Y_MEAS 1554 [(5,2)] HALF_D_PLUS_2 [1548] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
IDLE 1555 [(4,2)] HALF_D_PLUS_2 [1548] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
DISCARD 1556 [(5,2)] 0 [1548] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
MERGE 1557 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1560,1557,1558,1559] CONDITIONAL_S
Y_MEAS 1558 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
IDLE 1559 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
DISCARD 1560 [(5,2)] 0 [] [] [] [] [] [1560,1557,1558,1559] CONDITIONAL_S
INJECT_T 1561 [(4,0)] D [] [] [] [] [] [] none
MERGE 1562 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1568,1569,1570,1567] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1563 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1564 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1565 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1566 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1567 [(4,2),(5,2)] D [1562] [] [] [] [((4,2),(5,2))] [1568,1569,1570,1567] CONDITIONAL_S
Y_MEAS 1568 [(5,2)] HALF_D_PLUS_2 [1562] [] [] [] [] [1568,1569,1570,1567] CONDITIONAL_S
IDLE 1569 [(4,2)] HALF_D_PLUS_2 [1562] [] [] [] [] [1568,1569,1570,1567] CONDITIONAL_S
DISCARD 1570 [(5,2)] 0 [1562] [] [] [] [] [1568,1569,1570,1567] CONDITIONAL_S
MERGE 1571 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1571,1572,1573,1574] CONDITIONAL_S
Y_MEAS 1572 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1573 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
DISCARD 1574 [(5,2)] 0 [] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
INJECT_T 1575 [(4,0)] D [] [] [] [] [] [] none
MERGE 1576 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1584,1581,1582,1583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1577 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1578 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1579 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1580 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1581 [(4,2),(5,2)] D [1576] [] [] [] [((4,2),(5,2))] [1584,1581,1582,1583] CONDITIONAL_S
Y_MEAS 1582 [(5,2)] HALF_D_PLUS_2 [1576] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
IDLE 1583 [(4,2)] HALF_D_PLUS_2 [1576] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
DISCARD 1584 [(5,2)] 0 [1576] [] [] [] [] [1584,1581,1582,1583] CONDITIONAL_S
MERGE 1585 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1585,1586,1587,1588] CONDITIONAL_S
Y_MEAS 1586 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1587 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
DISCARD 1588 [(5,2)] 0 [] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
INJECT_T 1589 [(4,0)] D [] [] [] [] [] [] none
MERGE 1590 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1595,1596,1597,1598] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1591 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1592 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1593 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1594 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1595 [(4,2),(5,2)] D [1590] [] [] [] [((4,2),(5,2))] [1595,1596,1597,1598] CONDITIONAL_S
Y_MEAS 1596 [(5,2)] HALF_D_PLUS_2 [1590] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1597 [(4,2)] HALF_D_PLUS_2 [1590] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
DISCARD 1598 [(5,2)] 0 [1590] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
MERGE 1599 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1600,1601,1602,1599] CONDITIONAL_S
Y_MEAS 1600 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1600,1601,1602,1599] CONDITIONAL_S
IDLE 1601 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1600,1601,1602,1599] CONDITIONAL_S
DISCARD 1602 [(5,2)] 0 [] [] [] [] [] [1600,1601,1602,1599] CONDITIONAL_S
INJECT_T 1603 [(4,0)] D [] [] [] [] [] [] none
MERGE 1604 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1609,1610,1611,1612] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1605 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1606 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1607 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1608 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1609 [(4,2),(5,2)] D [1604] [] [] [] [((4,2),(5,2))] [1609,1610,1611,1612] CONDITIONAL_S
Y_MEAS 1610 [(5,2)] HALF_D_PLUS_2 [1604] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
IDLE 1611 [(4,2)] HALF_D_PLUS_2 [1604] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
DISCARD 1612 [(5,2)] 0 [1604] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
INJECT_T 1613 [(4,0)] D [] [] [] [] [] [] none
MERGE 1614 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1619,1620,1621,1622] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1615 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1616 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1617 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1618 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1619 [(4,2),(5,2)] D [1614] [] [] [] [((4,2),(5,2))] [1619,1620,1621,1622] CONDITIONAL_S
Y_MEAS 1620 [(5,2)] HALF_D_PLUS_2 [1614] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1621 [(4,2)] HALF_D_PLUS_2 [1614] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
DISCARD 1622 [(5,2)] 0 [1614] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
INJECT_T 1623 [(4,0)] D [] [] [] [] [] [] none
MERGE 1624 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1632,1629,1630,1631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1625 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1626 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1627 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1628 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1629 [(4,2),(5,2)] D [1624] [] [] [] [((4,2),(5,2))] [1632,1629,1630,1631] CONDITIONAL_S
Y_MEAS 1630 [(5,2)] HALF_D_PLUS_2 [1624] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
IDLE 1631 [(4,2)] HALF_D_PLUS_2 [1624] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
DISCARD 1632 [(5,2)] 0 [1624] [] [] [] [] [1632,1629,1630,1631] CONDITIONAL_S
MERGE 1633 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1633,1634,1635,1636] CONDITIONAL_S
Y_MEAS 1634 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
IDLE 1635 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
DISCARD 1636 [(5,2)] 0 [] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
INJECT_T 1637 [(4,0)] D [] [] [] [] [] [] none
MERGE 1638 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1643,1644,1645,1646] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1639 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1640 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1641 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1642 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1643 [(4,2),(5,2)] D [1638] [] [] [] [((4,2),(5,2))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(5,2)] HALF_D_PLUS_2 [1638] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(4,2)] HALF_D_PLUS_2 [1638] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(5,2)] 0 [1638] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
INJECT_T 1647 [(4,0)] D [] [] [] [] [] [] none
MERGE 1648 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1656,1653,1654,1655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1649 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1650 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1651 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1652 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1653 [(4,2),(5,2)] D [1648] [] [] [] [((4,2),(5,2))] [1656,1653,1654,1655] CONDITIONAL_S
Y_MEAS 1654 [(5,2)] HALF_D_PLUS_2 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
IDLE 1655 [(4,2)] HALF_D_PLUS_2 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
DISCARD 1656 [(5,2)] 0 [1648] [] [] [] [] [1656,1653,1654,1655] CONDITIONAL_S
MERGE 1657 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1657,1658,1659,1660] CONDITIONAL_S
Y_MEAS 1658 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
IDLE 1659 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
DISCARD 1660 [(5,2)] 0 [] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
INJECT_T 1661 [(4,0)] D [] [] [] [] [] [] none
MERGE 1662 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1667,1668,1669,1670] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1663 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1664 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1665 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1666 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1667 [(4,2),(5,2)] D [1662] [] [] [] [((4,2),(5,2))] [1667,1668,1669,1670] CONDITIONAL_S
Y_MEAS 1668 [(5,2)] HALF_D_PLUS_2 [1662] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1669 [(4,2)] HALF_D_PLUS_2 [1662] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
DISCARD 1670 [(5,2)] 0 [1662] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
MERGE 1671 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1672,1673,1674,1671] CONDITIONAL_S
Y_MEAS 1672 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1672,1673,1674,1671] CONDITIONAL_S
IDLE 1673 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1672,1673,1674,1671] CONDITIONAL_S
DISCARD 1674 [(5,2)] 0 [] [] [] [] [] [1672,1673,1674,1671] CONDITIONAL_S
INJECT_T 1675 [(4,0)] D [] [] [] [] [] [] none
MERGE 1676 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1681,1682,1683,1684] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1677 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1678 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1679 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1680 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1681 [(4,2),(5,2)] D [1676] [] [] [] [((4,2),(5,2))] [1681,1682,1683,1684] CONDITIONAL_S
Y_MEAS 1682 [(5,2)] HALF_D_PLUS_2 [1676] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
IDLE 1683 [(4,2)] HALF_D_PLUS_2 [1676] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
DISCARD 1684 [(5,2)] 0 [1676] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
MERGE 1685 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1688,1685,1686,1687] CONDITIONAL_S
Y_MEAS 1686 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
IDLE 1687 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
DISCARD 1688 [(5,2)] 0 [] [] [] [] [] [1688,1685,1686,1687] CONDITIONAL_S
INJECT_T 1689 [(4,0)] D [] [] [] [] [] [] none
MERGE 1690 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1696,1697,1698,1695] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1691 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1692 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1693 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1694 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1695 [(4,2),(5,2)] D [1690] [] [] [] [((4,2),(5,2))] [1696,1697,1698,1695] CONDITIONAL_S
Y_MEAS 1696 [(5,2)] HALF_D_PLUS_2 [1690] [] [] [] [] [1696,1697,1698,1695] CONDITIONAL_S
IDLE 1697 [(4,2)] HALF_D_PLUS_2 [1690] [] [] [] [] [1696,1697,1698,1695] CONDITIONAL_S
DISCARD 1698 [(5,2)] 0 [1690] [] [] [] [] [1696,1697,1698,1695] CONDITIONAL_S
INJECT_T 1699 [(4,0)] D [] [] [] [] [] [] none
MERGE 1700 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1705,1706,1707,1708] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1701 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1702 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1703 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1704 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1705 [(4,2),(5,2)] D [1700] [] [] [] [((4,2),(5,2))] [1705,1706,1707,1708] CONDITIONAL_S
Y_MEAS 1706 [(5,2)] HALF_D_PLUS_2 [1700] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1707 [(4,2)] HALF_D_PLUS_2 [1700] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
DISCARD 1708 [(5,2)] 0 [1700] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
MERGE 1709 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1712,1709,1710,1711] CONDITIONAL_S
Y_MEAS 1710 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1712,1709,1710,1711] CONDITIONAL_S
IDLE 1711 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1712,1709,1710,1711] CONDITIONAL_S
DISCARD 1712 [(5,2)] 0 [] [] [] [] [] [1712,1709,1710,1711] CONDITIONAL_S
INJECT_T 1713 [(4,0)] D [] [] [] [] [] [] none
MERGE 1714 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1720,1721,1722,1719] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1715 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1716 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1717 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1718 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1719 [(4,2),(5,2)] D [1714] [] [] [] [((4,2),(5,2))] [1720,1721,1722,1719] CONDITIONAL_S
Y_MEAS 1720 [(5,2)] HALF_D_PLUS_2 [1714] [] [] [] [] [1720,1721,1722,1719] CONDITIONAL_S
IDLE 1721 [(4,2)] HALF_D_PLUS_2 [1714] [] [] [] [] [1720,1721,1722,1719] CONDITIONAL_S
DISCARD 1722 [(5,2)] 0 [1714] [] [] [] [] [1720,1721,1722,1719] CONDITIONAL_S
INJECT_T 1723 [(4,0)] D [] [] [] [] [] [] none
MERGE 1724 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1729,1730,1731,1732] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1725 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1726 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1727 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1728 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1729 [(4,2),(5,2)] D [1724] [] [] [] [((4,2),(5,2))] [1729,1730,1731,1732] CONDITIONAL_S
Y_MEAS 1730 [(5,2)] HALF_D_PLUS_2 [1724] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1731 [(4,2)] HALF_D_PLUS_2 [1724] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
DISCARD 1732 [(5,2)] 0 [1724] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
MERGE 1733 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1736,1733,1734,1735] CONDITIONAL_S
Y_MEAS 1734 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1736,1733,1734,1735] CONDITIONAL_S
IDLE 1735 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1736,1733,1734,1735] CONDITIONAL_S
DISCARD 1736 [(5,2)] 0 [] [] [] [] [] [1736,1733,1734,1735] CONDITIONAL_S
INJECT_T 1737 [(4,0)] D [] [] [] [] [] [] none
MERGE 1738 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1744,1745,1746,1743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1739 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1740 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1741 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1742 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1743 [(4,2),(5,2)] D [1738] [] [] [] [((4,2),(5,2))] [1744,1745,1746,1743] CONDITIONAL_S
Y_MEAS 1744 [(5,2)] HALF_D_PLUS_2 [1738] [] [] [] [] [1744,1745,1746,1743] CONDITIONAL_S
IDLE 1745 [(4,2)] HALF_D_PLUS_2 [1738] [] [] [] [] [1744,1745,1746,1743] CONDITIONAL_S
DISCARD 1746 [(5,2)] 0 [1738] [] [] [] [] [1744,1745,1746,1743] CONDITIONAL_S
INJECT_T 1747 [(4,0)] D [] [] [] [] [] [] none
MERGE 1748 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1753,1754,1755,1756] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1749 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1750 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1751 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1752 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1753 [(4,2),(5,2)] D [1748] [] [] [] [((4,2),(5,2))] [1753,1754,1755,1756] CONDITIONAL_S
Y_MEAS 1754 [(5,2)] HALF_D_PLUS_2 [1748] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1755 [(4,2)] HALF_D_PLUS_2 [1748] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
DISCARD 1756 [(5,2)] 0 [1748] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
INJECT_T 1757 [(4,0)] D [] [] [] [] [] [] none
MERGE 1758 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1763,1764,1765,1766] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1759 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1760 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1761 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1762 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1763 [(4,2),(5,2)] D [1758] [] [] [] [((4,2),(5,2))] [1763,1764,1765,1766] CONDITIONAL_S
Y_MEAS 1764 [(5,2)] HALF_D_PLUS_2 [1758] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1765 [(4,2)] HALF_D_PLUS_2 [1758] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
DISCARD 1766 [(5,2)] 0 [1758] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
INJECT_T 1767 [(4,0)] D [] [] [] [] [] [] none
MERGE 1768 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1776,1773,1774,1775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1769 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1770 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1771 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1772 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1773 [(4,2),(5,2)] D [1768] [] [] [] [((4,2),(5,2))] [1776,1773,1774,1775] CONDITIONAL_S
Y_MEAS 1774 [(5,2)] HALF_D_PLUS_2 [1768] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
IDLE 1775 [(4,2)] HALF_D_PLUS_2 [1768] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
DISCARD 1776 [(5,2)] 0 [1768] [] [] [] [] [1776,1773,1774,1775] CONDITIONAL_S
MERGE 1777 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1777,1778,1779,1780] CONDITIONAL_S
Y_MEAS 1778 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
IDLE 1779 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
DISCARD 1780 [(5,2)] 0 [] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
INJECT_T 1781 [(4,0)] D [] [] [] [] [] [] none
MERGE 1782 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1787,1788,1789,1790] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1783 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1784 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1785 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1786 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1787 [(4,2),(5,2)] D [1782] [] [] [] [((4,2),(5,2))] [1787,1788,1789,1790] CONDITIONAL_S
Y_MEAS 1788 [(5,2)] HALF_D_PLUS_2 [1782] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1789 [(4,2)] HALF_D_PLUS_2 [1782] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
DISCARD 1790 [(5,2)] 0 [1782] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
MERGE 1791 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1792,1793,1794,1791] CONDITIONAL_S
Y_MEAS 1792 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1792,1793,1794,1791] CONDITIONAL_S
IDLE 1793 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1792,1793,1794,1791] CONDITIONAL_S
DISCARD 1794 [(5,2)] 0 [] [] [] [] [] [1792,1793,1794,1791] CONDITIONAL_S
INJECT_T 1795 [(4,0)] D [] [] [] [] [] [] none
MERGE 1796 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1801,1802,1803,1804] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1797 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1798 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1799 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1800 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1801 [(4,2),(5,2)] D [1796] [] [] [] [((4,2),(5,2))] [1801,1802,1803,1804] CONDITIONAL_S
Y_MEAS 1802 [(5,2)] HALF_D_PLUS_2 [1796] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
IDLE 1803 [(4,2)] HALF_D_PLUS_2 [1796] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
DISCARD 1804 [(5,2)] 0 [1796] [] [] [] [] [1801,1802,1803,1804] CONDITIONAL_S
MERGE 1805 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1808,1805,1806,1807] CONDITIONAL_S
Y_MEAS 1806 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1808,1805,1806,1807] CONDITIONAL_S
IDLE 1807 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1808,1805,1806,1807] CONDITIONAL_S
DISCARD 1808 [(5,2)] 0 [] [] [] [] [] [1808,1805,1806,1807] CONDITIONAL_S
INJECT_T 1809 [(4,0)] D [] [] [] [] [] [] none
MERGE 1810 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1816,1817,1818,1815] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1811 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1812 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1813 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1814 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1815 [(4,2),(5,2)] D [1810] [] [] [] [((4,2),(5,2))] [1816,1817,1818,1815] CONDITIONAL_S
Y_MEAS 1816 [(5,2)] HALF_D_PLUS_2 [1810] [] [] [] [] [1816,1817,1818,1815] CONDITIONAL_S
IDLE 1817 [(4,2)] HALF_D_PLUS_2 [1810] [] [] [] [] [1816,1817,1818,1815] CONDITIONAL_S
DISCARD 1818 [(5,2)] 0 [1810] [] [] [] [] [1816,1817,1818,1815] CONDITIONAL_S
INJECT_T 1819 [(4,0)] D [] [] [] [] [] [] none
MERGE 1820 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1825,1826,1827,1828] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1821 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1822 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1823 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1824 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1825 [(4,2),(5,2)] D [1820] [] [] [] [((4,2),(5,2))] [1825,1826,1827,1828] CONDITIONAL_S
Y_MEAS 1826 [(5,2)] HALF_D_PLUS_2 [1820] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
IDLE 1827 [(4,2)] HALF_D_PLUS_2 [1820] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
DISCARD 1828 [(5,2)] 0 [1820] [] [] [] [] [1825,1826,1827,1828] CONDITIONAL_S
INJECT_T 1829 [(4,0)] D [] [] [] [] [] [] none
MERGE 1830 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1835,1836,1837,1838] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1831 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1832 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1833 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1834 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1835 [(4,2),(5,2)] D [1830] [] [] [] [((4,2),(5,2))] [1835,1836,1837,1838] CONDITIONAL_S
Y_MEAS 1836 [(5,2)] HALF_D_PLUS_2 [1830] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1837 [(4,2)] HALF_D_PLUS_2 [1830] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
DISCARD 1838 [(5,2)] 0 [1830] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
MERGE 1839 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1840,1841,1842,1839] CONDITIONAL_S
Y_MEAS 1840 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1840,1841,1842,1839] CONDITIONAL_S
IDLE 1841 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1840,1841,1842,1839] CONDITIONAL_S
DISCARD 1842 [(5,2)] 0 [] [] [] [] [] [1840,1841,1842,1839] CONDITIONAL_S
INJECT_T 1843 [(4,0)] D [] [] [] [] [] [] none
MERGE 1844 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1849,1850,1851,1852] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1845 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1846 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1847 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1848 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1849 [(4,2),(5,2)] D [1844] [] [] [] [((4,2),(5,2))] [1849,1850,1851,1852] CONDITIONAL_S
Y_MEAS 1850 [(5,2)] HALF_D_PLUS_2 [1844] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
IDLE 1851 [(4,2)] HALF_D_PLUS_2 [1844] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
DISCARD 1852 [(5,2)] 0 [1844] [] [] [] [] [1849,1850,1851,1852] CONDITIONAL_S
INJECT_T 1853 [(4,0)] D [] [] [] [] [] [] none
MERGE 1854 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1859,1860,1861,1862] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1855 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1856 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1857 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1858 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1859 [(4,2),(5,2)] D [1854] [] [] [] [((4,2),(5,2))] [1859,1860,1861,1862] CONDITIONAL_S
Y_MEAS 1860 [(5,2)] HALF_D_PLUS_2 [1854] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1861 [(4,2)] HALF_D_PLUS_2 [1854] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
DISCARD 1862 [(5,2)] 0 [1854] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
INJECT_T 1863 [(4,0)] D [] [] [] [] [] [] none
MERGE 1864 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1872,1869,1870,1871] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1865 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1866 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1867 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1868 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1869 [(4,2),(5,2)] D [1864] [] [] [] [((4,2),(5,2))] [1872,1869,1870,1871] CONDITIONAL_S
Y_MEAS 1870 [(5,2)] HALF_D_PLUS_2 [1864] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
IDLE 1871 [(4,2)] HALF_D_PLUS_2 [1864] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
DISCARD 1872 [(5,2)] 0 [1864] [] [] [] [] [1872,1869,1870,1871] CONDITIONAL_S
INJECT_T 1873 [(4,0)] D [] [] [] [] [] [] none
MERGE 1874 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1880,1881,1882,1879] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1875 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1876 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1877 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1878 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1879 [(4,2),(5,2)] D [1874] [] [] [] [((4,2),(5,2))] [1880,1881,1882,1879] CONDITIONAL_S
Y_MEAS 1880 [(5,2)] HALF_D_PLUS_2 [1874] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
IDLE 1881 [(4,2)] HALF_D_PLUS_2 [1874] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
DISCARD 1882 [(5,2)] 0 [1874] [] [] [] [] [1880,1881,1882,1879] CONDITIONAL_S
INJECT_T 1883 [(4,0)] D [] [] [] [] [] [] none
MERGE 1884 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1889,1890,1891,1892] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1885 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1886 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1887 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1888 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1889 [(4,2),(5,2)] D [1884] [] [] [] [((4,2),(5,2))] [1889,1890,1891,1892] CONDITIONAL_S
Y_MEAS 1890 [(5,2)] HALF_D_PLUS_2 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
IDLE 1891 [(4,2)] HALF_D_PLUS_2 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
DISCARD 1892 [(5,2)] 0 [1884] [] [] [] [] [1889,1890,1891,1892] CONDITIONAL_S
INJECT_T 1893 [(4,0)] D [] [] [] [] [] [] none
MERGE 1894 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1899,1900,1901,1902] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1895 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1896 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1897 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1898 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1899 [(4,2),(5,2)] D [1894] [] [] [] [((4,2),(5,2))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(5,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(4,2)] HALF_D_PLUS_2 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(5,2)] 0 [1894] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
INJECT_T 1903 [(4,0)] D [] [] [] [] [] [] none
MERGE 1904 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1912,1909,1910,1911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1905 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1906 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1907 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1908 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1909 [(4,2),(5,2)] D [1904] [] [] [] [((4,2),(5,2))] [1912,1909,1910,1911] CONDITIONAL_S
Y_MEAS 1910 [(5,2)] HALF_D_PLUS_2 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
IDLE 1911 [(4,2)] HALF_D_PLUS_2 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
DISCARD 1912 [(5,2)] 0 [1904] [] [] [] [] [1912,1909,1910,1911] CONDITIONAL_S
MERGE 1913 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1913,1914,1915,1916] CONDITIONAL_S
Y_MEAS 1914 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
IDLE 1915 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
DISCARD 1916 [(5,2)] 0 [] [] [] [] [] [1913,1914,1915,1916] CONDITIONAL_S
INJECT_T 1917 [(4,0)] D [] [] [] [] [] [] none
MERGE 1918 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1923,1924,1925,1926] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1919 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1920 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1921 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1922 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1923 [(4,2),(5,2)] D [1918] [] [] [] [((4,2),(5,2))] [1923,1924,1925,1926] CONDITIONAL_S
Y_MEAS 1924 [(5,2)] HALF_D_PLUS_2 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1925 [(4,2)] HALF_D_PLUS_2 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
DISCARD 1926 [(5,2)] 0 [1918] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
INJECT_T 1927 [(4,0)] D [] [] [] [] [] [] none
MERGE 1928 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1936,1933,1934,1935] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1929 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1930 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1931 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1932 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1933 [(4,2),(5,2)] D [1928] [] [] [] [((4,2),(5,2))] [1936,1933,1934,1935] CONDITIONAL_S
Y_MEAS 1934 [(5,2)] HALF_D_PLUS_2 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
IDLE 1935 [(4,2)] HALF_D_PLUS_2 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
DISCARD 1936 [(5,2)] 0 [1928] [] [] [] [] [1936,1933,1934,1935] CONDITIONAL_S
MERGE 1937 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1937,1938,1939,1940] CONDITIONAL_S
Y_MEAS 1938 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
IDLE 1939 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
DISCARD 1940 [(5,2)] 0 [] [] [] [] [] [1937,1938,1939,1940] CONDITIONAL_S
INJECT_T 1941 [(4,0)] D [] [] [] [] [] [] none
MERGE 1942 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1947,1948,1949,1950] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1943 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1944 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1945 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1946 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1947 [(4,2),(5,2)] D [1942] [] [] [] [((4,2),(5,2))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(5,2)] HALF_D_PLUS_2 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(4,2)] HALF_D_PLUS_2 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(5,2)] 0 [1942] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
MERGE 1951 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1952,1953,1954,1951] CONDITIONAL_S
Y_MEAS 1952 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1952,1953,1954,1951] CONDITIONAL_S
IDLE 1953 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1952,1953,1954,1951] CONDITIONAL_S
DISCARD 1954 [(5,2)] 0 [] [] [] [] [] [1952,1953,1954,1951] CONDITIONAL_S
INJECT_T 1955 [(4,0)] D [] [] [] [] [] [] none
MERGE 1956 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1961,1962,1963,1964] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1957 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1958 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1959 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1960 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1961 [(4,2),(5,2)] D [1956] [] [] [] [((4,2),(5,2))] [1961,1962,1963,1964] CONDITIONAL_S
Y_MEAS 1962 [(5,2)] HALF_D_PLUS_2 [1956] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
IDLE 1963 [(4,2)] HALF_D_PLUS_2 [1956] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
DISCARD 1964 [(5,2)] 0 [1956] [] [] [] [] [1961,1962,1963,1964] CONDITIONAL_S
INJECT_T 1965 [(4,0)] D [] [] [] [] [] [] none
MERGE 1966 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1971,1972,1973,1974] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1967 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1968 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1969 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1970 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1971 [(4,2),(5,2)] D [1966] [] [] [] [((4,2),(5,2))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(5,2)] HALF_D_PLUS_2 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(4,2)] HALF_D_PLUS_2 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(5,2)] 0 [1966] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
MERGE 1975 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1976,1977,1978,1975] CONDITIONAL_S
Y_MEAS 1976 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1976,1977,1978,1975] CONDITIONAL_S
IDLE 1977 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1976,1977,1978,1975] CONDITIONAL_S
DISCARD 1978 [(5,2)] 0 [] [] [] [] [] [1976,1977,1978,1975] CONDITIONAL_S
INJECT_T 1979 [(4,0)] D [] [] [] [] [] [] none
MERGE 1980 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [1985,1986,1987,1988] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1981 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1982 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1983 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1984 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1985 [(4,2),(5,2)] D [1980] [] [] [] [((4,2),(5,2))] [1985,1986,1987,1988] CONDITIONAL_S
Y_MEAS 1986 [(5,2)] HALF_D_PLUS_2 [1980] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
IDLE 1987 [(4,2)] HALF_D_PLUS_2 [1980] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
DISCARD 1988 [(5,2)] 0 [1980] [] [] [] [] [1985,1986,1987,1988] CONDITIONAL_S
MERGE 1989 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [1992,1989,1990,1991] CONDITIONAL_S
Y_MEAS 1990 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [1992,1989,1990,1991] CONDITIONAL_S
IDLE 1991 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [1992,1989,1990,1991] CONDITIONAL_S
DISCARD 1992 [(5,2)] 0 [] [] [] [] [] [1992,1989,1990,1991] CONDITIONAL_S
INJECT_T 1993 [(4,0)] D [] [] [] [] [] [] none
MERGE 1994 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2000,2001,2002,1999] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 1995 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 1996 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 1997 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 1998 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 1999 [(4,2),(5,2)] D [1994] [] [] [] [((4,2),(5,2))] [2000,2001,2002,1999] CONDITIONAL_S
Y_MEAS 2000 [(5,2)] HALF_D_PLUS_2 [1994] [] [] [] [] [2000,2001,2002,1999] CONDITIONAL_S
IDLE 2001 [(4,2)] HALF_D_PLUS_2 [1994] [] [] [] [] [2000,2001,2002,1999] CONDITIONAL_S
DISCARD 2002 [(5,2)] 0 [1994] [] [] [] [] [2000,2001,2002,1999] CONDITIONAL_S
MERGE 2003 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2003,2004,2005,2006] CONDITIONAL_S
Y_MEAS 2004 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2005 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
DISCARD 2006 [(5,2)] 0 [] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
INJECT_T 2007 [(4,0)] D [] [] [] [] [] [] none
MERGE 2008 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2016,2013,2014,2015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2009 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2010 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2011 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2012 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2013 [(4,2),(5,2)] D [2008] [] [] [] [((4,2),(5,2))] [2016,2013,2014,2015] CONDITIONAL_S
Y_MEAS 2014 [(5,2)] HALF_D_PLUS_2 [2008] [] [] [] [] [2016,2013,2014,2015] CONDITIONAL_S
IDLE 2015 [(4,2)] HALF_D_PLUS_2 [2008] [] [] [] [] [2016,2013,2014,2015] CONDITIONAL_S
DISCARD 2016 [(5,2)] 0 [2008] [] [] [] [] [2016,2013,2014,2015] CONDITIONAL_S
INJECT_T 2017 [(4,0)] D [] [] [] [] [] [] none
MERGE 2018 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2024,2025,2026,2023] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2019 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2020 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2021 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2022 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2023 [(4,2),(5,2)] D [2018] [] [] [] [((4,2),(5,2))] [2024,2025,2026,2023] CONDITIONAL_S
Y_MEAS 2024 [(5,2)] HALF_D_PLUS_2 [2018] [] [] [] [] [2024,2025,2026,2023] CONDITIONAL_S
IDLE 2025 [(4,2)] HALF_D_PLUS_2 [2018] [] [] [] [] [2024,2025,2026,2023] CONDITIONAL_S
DISCARD 2026 [(5,2)] 0 [2018] [] [] [] [] [2024,2025,2026,2023] CONDITIONAL_S
MERGE 2027 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2027,2028,2029,2030] CONDITIONAL_S
Y_MEAS 2028 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2029 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
DISCARD 2030 [(5,2)] 0 [] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
INJECT_T 2031 [(4,0)] D [] [] [] [] [] [] none
MERGE 2032 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2040,2037,2038,2039] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2033 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2034 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2035 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2036 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2037 [(4,2),(5,2)] D [2032] [] [] [] [((4,2),(5,2))] [2040,2037,2038,2039] CONDITIONAL_S
Y_MEAS 2038 [(5,2)] HALF_D_PLUS_2 [2032] [] [] [] [] [2040,2037,2038,2039] CONDITIONAL_S
IDLE 2039 [(4,2)] HALF_D_PLUS_2 [2032] [] [] [] [] [2040,2037,2038,2039] CONDITIONAL_S
DISCARD 2040 [(5,2)] 0 [2032] [] [] [] [] [2040,2037,2038,2039] CONDITIONAL_S
INJECT_T 2041 [(4,0)] D [] [] [] [] [] [] none
MERGE 2042 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2048,2049,2050,2047] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2043 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2044 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2045 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2046 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2047 [(4,2),(5,2)] D [2042] [] [] [] [((4,2),(5,2))] [2048,2049,2050,2047] CONDITIONAL_S
Y_MEAS 2048 [(5,2)] HALF_D_PLUS_2 [2042] [] [] [] [] [2048,2049,2050,2047] CONDITIONAL_S
IDLE 2049 [(4,2)] HALF_D_PLUS_2 [2042] [] [] [] [] [2048,2049,2050,2047] CONDITIONAL_S
DISCARD 2050 [(5,2)] 0 [2042] [] [] [] [] [2048,2049,2050,2047] CONDITIONAL_S
MERGE 2051 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2051,2052,2053,2054] CONDITIONAL_S
Y_MEAS 2052 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2053 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
DISCARD 2054 [(5,2)] 0 [] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
INJECT_T 2055 [(4,0)] D [] [] [] [] [] [] none
MERGE 2056 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2064,2061,2062,2063] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2057 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2058 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2059 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2060 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2061 [(4,2),(5,2)] D [2056] [] [] [] [((4,2),(5,2))] [2064,2061,2062,2063] CONDITIONAL_S
Y_MEAS 2062 [(5,2)] HALF_D_PLUS_2 [2056] [] [] [] [] [2064,2061,2062,2063] CONDITIONAL_S
IDLE 2063 [(4,2)] HALF_D_PLUS_2 [2056] [] [] [] [] [2064,2061,2062,2063] CONDITIONAL_S
DISCARD 2064 [(5,2)] 0 [2056] [] [] [] [] [2064,2061,2062,2063] CONDITIONAL_S
MERGE 2065 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2065,2066,2067,2068] CONDITIONAL_S
Y_MEAS 2066 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
IDLE 2067 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
DISCARD 2068 [(5,2)] 0 [] [] [] [] [] [2065,2066,2067,2068] CONDITIONAL_S
INJECT_T 2069 [(4,0)] D [] [] [] [] [] [] none
MERGE 2070 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2075,2076,2077,2078] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2071 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2072 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2073 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2074 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2075 [(4,2),(5,2)] D [2070] [] [] [] [((4,2),(5,2))] [2075,2076,2077,2078] CONDITIONAL_S
Y_MEAS 2076 [(5,2)] HALF_D_PLUS_2 [2070] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2077 [(4,2)] HALF_D_PLUS_2 [2070] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
DISCARD 2078 [(5,2)] 0 [2070] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
INJECT_T 2079 [(4,0)] D [] [] [] [] [] [] none
MERGE 2080 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2088,2085,2086,2087] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2081 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2082 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2083 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2084 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2085 [(4,2),(5,2)] D [2080] [] [] [] [((4,2),(5,2))] [2088,2085,2086,2087] CONDITIONAL_S
Y_MEAS 2086 [(5,2)] HALF_D_PLUS_2 [2080] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
IDLE 2087 [(4,2)] HALF_D_PLUS_2 [2080] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
DISCARD 2088 [(5,2)] 0 [2080] [] [] [] [] [2088,2085,2086,2087] CONDITIONAL_S
MERGE 2089 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2089,2090,2091,2092] CONDITIONAL_S
Y_MEAS 2090 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
IDLE 2091 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
DISCARD 2092 [(5,2)] 0 [] [] [] [] [] [2089,2090,2091,2092] CONDITIONAL_S
INJECT_T 2093 [(4,0)] D [] [] [] [] [] [] none
MERGE 2094 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2099,2100,2101,2102] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2095 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2096 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2097 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2098 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2099 [(4,2),(5,2)] D [2094] [] [] [] [((4,2),(5,2))] [2099,2100,2101,2102] CONDITIONAL_S
Y_MEAS 2100 [(5,2)] HALF_D_PLUS_2 [2094] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2101 [(4,2)] HALF_D_PLUS_2 [2094] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
DISCARD 2102 [(5,2)] 0 [2094] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
INJECT_T 2103 [(4,0)] D [] [] [] [] [] [] none
MERGE 2104 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2112,2109,2110,2111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2105 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2106 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2107 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2108 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2109 [(4,2),(5,2)] D [2104] [] [] [] [((4,2),(5,2))] [2112,2109,2110,2111] CONDITIONAL_S
Y_MEAS 2110 [(5,2)] HALF_D_PLUS_2 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
IDLE 2111 [(4,2)] HALF_D_PLUS_2 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
DISCARD 2112 [(5,2)] 0 [2104] [] [] [] [] [2112,2109,2110,2111] CONDITIONAL_S
MERGE 2113 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2113,2114,2115,2116] CONDITIONAL_S
Y_MEAS 2114 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
IDLE 2115 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
DISCARD 2116 [(5,2)] 0 [] [] [] [] [] [2113,2114,2115,2116] CONDITIONAL_S
INJECT_T 2117 [(4,0)] D [] [] [] [] [] [] none
MERGE 2118 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2123,2124,2125,2126] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2119 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2120 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2121 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2122 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2123 [(4,2),(5,2)] D [2118] [] [] [] [((4,2),(5,2))] [2123,2124,2125,2126] CONDITIONAL_S
Y_MEAS 2124 [(5,2)] HALF_D_PLUS_2 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2125 [(4,2)] HALF_D_PLUS_2 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
DISCARD 2126 [(5,2)] 0 [2118] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
INJECT_T 2127 [(4,0)] D [] [] [] [] [] [] none
MERGE 2128 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2136,2133,2134,2135] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2129 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2130 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2131 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2132 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2133 [(4,2),(5,2)] D [2128] [] [] [] [((4,2),(5,2))] [2136,2133,2134,2135] CONDITIONAL_S
Y_MEAS 2134 [(5,2)] HALF_D_PLUS_2 [2128] [] [] [] [] [2136,2133,2134,2135] CONDITIONAL_S
IDLE 2135 [(4,2)] HALF_D_PLUS_2 [2128] [] [] [] [] [2136,2133,2134,2135] CONDITIONAL_S
DISCARD 2136 [(5,2)] 0 [2128] [] [] [] [] [2136,2133,2134,2135] CONDITIONAL_S
INJECT_T 2137 [(4,0)] D [] [] [] [] [] [] none
MERGE 2138 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2144,2145,2146,2143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2139 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2140 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2141 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2142 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2143 [(4,2),(5,2)] D [2138] [] [] [] [((4,2),(5,2))] [2144,2145,2146,2143] CONDITIONAL_S
Y_MEAS 2144 [(5,2)] HALF_D_PLUS_2 [2138] [] [] [] [] [2144,2145,2146,2143] CONDITIONAL_S
IDLE 2145 [(4,2)] HALF_D_PLUS_2 [2138] [] [] [] [] [2144,2145,2146,2143] CONDITIONAL_S
DISCARD 2146 [(5,2)] 0 [2138] [] [] [] [] [2144,2145,2146,2143] CONDITIONAL_S
INJECT_T 2147 [(4,0)] D [] [] [] [] [] [] none
MERGE 2148 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2153,2154,2155,2156] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2149 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2150 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2151 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2152 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2153 [(4,2),(5,2)] D [2148] [] [] [] [((4,2),(5,2))] [2153,2154,2155,2156] CONDITIONAL_S
Y_MEAS 2154 [(5,2)] HALF_D_PLUS_2 [2148] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
IDLE 2155 [(4,2)] HALF_D_PLUS_2 [2148] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
DISCARD 2156 [(5,2)] 0 [2148] [] [] [] [] [2153,2154,2155,2156] CONDITIONAL_S
INJECT_T 2157 [(4,0)] D [] [] [] [] [] [] none
MERGE 2158 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2163,2164,2165,2166] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2159 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2160 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2161 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2162 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2163 [(4,2),(5,2)] D [2158] [] [] [] [((4,2),(5,2))] [2163,2164,2165,2166] CONDITIONAL_S
Y_MEAS 2164 [(5,2)] HALF_D_PLUS_2 [2158] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2165 [(4,2)] HALF_D_PLUS_2 [2158] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
DISCARD 2166 [(5,2)] 0 [2158] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
INJECT_T 2167 [(4,0)] D [] [] [] [] [] [] none
MERGE 2168 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2176,2173,2174,2175] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2169 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2170 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2171 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2172 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2173 [(4,2),(5,2)] D [2168] [] [] [] [((4,2),(5,2))] [2176,2173,2174,2175] CONDITIONAL_S
Y_MEAS 2174 [(5,2)] HALF_D_PLUS_2 [2168] [] [] [] [] [2176,2173,2174,2175] CONDITIONAL_S
IDLE 2175 [(4,2)] HALF_D_PLUS_2 [2168] [] [] [] [] [2176,2173,2174,2175] CONDITIONAL_S
DISCARD 2176 [(5,2)] 0 [2168] [] [] [] [] [2176,2173,2174,2175] CONDITIONAL_S
INJECT_T 2177 [(4,0)] D [] [] [] [] [] [] none
MERGE 2178 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2184,2185,2186,2183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2179 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2180 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2181 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2182 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2183 [(4,2),(5,2)] D [2178] [] [] [] [((4,2),(5,2))] [2184,2185,2186,2183] CONDITIONAL_S
Y_MEAS 2184 [(5,2)] HALF_D_PLUS_2 [2178] [] [] [] [] [2184,2185,2186,2183] CONDITIONAL_S
IDLE 2185 [(4,2)] HALF_D_PLUS_2 [2178] [] [] [] [] [2184,2185,2186,2183] CONDITIONAL_S
DISCARD 2186 [(5,2)] 0 [2178] [] [] [] [] [2184,2185,2186,2183] CONDITIONAL_S
MERGE 2187 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2187,2188,2189,2190] CONDITIONAL_S
Y_MEAS 2188 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2189 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
DISCARD 2190 [(5,2)] 0 [] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
INJECT_T 2191 [(4,0)] D [] [] [] [] [] [] none
MERGE 2192 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2200,2197,2198,2199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2193 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2194 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2195 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2196 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2197 [(4,2),(5,2)] D [2192] [] [] [] [((4,2),(5,2))] [2200,2197,2198,2199] CONDITIONAL_S
Y_MEAS 2198 [(5,2)] HALF_D_PLUS_2 [2192] [] [] [] [] [2200,2197,2198,2199] CONDITIONAL_S
IDLE 2199 [(4,2)] HALF_D_PLUS_2 [2192] [] [] [] [] [2200,2197,2198,2199] CONDITIONAL_S
DISCARD 2200 [(5,2)] 0 [2192] [] [] [] [] [2200,2197,2198,2199] CONDITIONAL_S
MERGE 2201 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2201,2202,2203,2204] CONDITIONAL_S
Y_MEAS 2202 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
IDLE 2203 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
DISCARD 2204 [(5,2)] 0 [] [] [] [] [] [2201,2202,2203,2204] CONDITIONAL_S
INJECT_T 2205 [(4,0)] D [] [] [] [] [] [] none
MERGE 2206 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2211,2212,2213,2214] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2207 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2208 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2209 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2210 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2211 [(4,2),(5,2)] D [2206] [] [] [] [((4,2),(5,2))] [2211,2212,2213,2214] CONDITIONAL_S
Y_MEAS 2212 [(5,2)] HALF_D_PLUS_2 [2206] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2213 [(4,2)] HALF_D_PLUS_2 [2206] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
DISCARD 2214 [(5,2)] 0 [2206] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
MERGE 2215 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2216,2217,2218,2215] CONDITIONAL_S
Y_MEAS 2216 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2216,2217,2218,2215] CONDITIONAL_S
IDLE 2217 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2216,2217,2218,2215] CONDITIONAL_S
DISCARD 2218 [(5,2)] 0 [] [] [] [] [] [2216,2217,2218,2215] CONDITIONAL_S
INJECT_T 2219 [(4,0)] D [] [] [] [] [] [] none
MERGE 2220 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2225,2226,2227,2228] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2221 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2222 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2223 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2224 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2225 [(4,2),(5,2)] D [2220] [] [] [] [((4,2),(5,2))] [2225,2226,2227,2228] CONDITIONAL_S
Y_MEAS 2226 [(5,2)] HALF_D_PLUS_2 [2220] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
IDLE 2227 [(4,2)] HALF_D_PLUS_2 [2220] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
DISCARD 2228 [(5,2)] 0 [2220] [] [] [] [] [2225,2226,2227,2228] CONDITIONAL_S
INJECT_T 2229 [(4,0)] D [] [] [] [] [] [] none
MERGE 2230 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2235,2236,2237,2238] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2231 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2232 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2233 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2234 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2235 [(4,2),(5,2)] D [2230] [] [] [] [((4,2),(5,2))] [2235,2236,2237,2238] CONDITIONAL_S
Y_MEAS 2236 [(5,2)] HALF_D_PLUS_2 [2230] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2237 [(4,2)] HALF_D_PLUS_2 [2230] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
DISCARD 2238 [(5,2)] 0 [2230] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
INJECT_T 2239 [(4,0)] D [] [] [] [] [] [] none
MERGE 2240 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2248,2245,2246,2247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2241 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2242 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2243 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2244 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2245 [(4,2),(5,2)] D [2240] [] [] [] [((4,2),(5,2))] [2248,2245,2246,2247] CONDITIONAL_S
Y_MEAS 2246 [(5,2)] HALF_D_PLUS_2 [2240] [] [] [] [] [2248,2245,2246,2247] CONDITIONAL_S
IDLE 2247 [(4,2)] HALF_D_PLUS_2 [2240] [] [] [] [] [2248,2245,2246,2247] CONDITIONAL_S
DISCARD 2248 [(5,2)] 0 [2240] [] [] [] [] [2248,2245,2246,2247] CONDITIONAL_S
MERGE 2249 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2249,2250,2251,2252] CONDITIONAL_S
Y_MEAS 2250 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
IDLE 2251 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
DISCARD 2252 [(5,2)] 0 [] [] [] [] [] [2249,2250,2251,2252] CONDITIONAL_S
INJECT_T 2253 [(4,0)] D [] [] [] [] [] [] none
MERGE 2254 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2259,2260,2261,2262] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2255 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2256 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2257 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2258 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2259 [(4,2),(5,2)] D [2254] [] [] [] [((4,2),(5,2))] [2259,2260,2261,2262] CONDITIONAL_S
Y_MEAS 2260 [(5,2)] HALF_D_PLUS_2 [2254] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2261 [(4,2)] HALF_D_PLUS_2 [2254] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
DISCARD 2262 [(5,2)] 0 [2254] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
MERGE 2263 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2264,2265,2266,2263] CONDITIONAL_S
Y_MEAS 2264 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2264,2265,2266,2263] CONDITIONAL_S
IDLE 2265 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2264,2265,2266,2263] CONDITIONAL_S
DISCARD 2266 [(5,2)] 0 [] [] [] [] [] [2264,2265,2266,2263] CONDITIONAL_S
INJECT_T 2267 [(4,0)] D [] [] [] [] [] [] none
MERGE 2268 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2273,2274,2275,2276] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2269 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2270 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2271 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2272 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2273 [(4,2),(5,2)] D [2268] [] [] [] [((4,2),(5,2))] [2273,2274,2275,2276] CONDITIONAL_S
Y_MEAS 2274 [(5,2)] HALF_D_PLUS_2 [2268] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
IDLE 2275 [(4,2)] HALF_D_PLUS_2 [2268] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
DISCARD 2276 [(5,2)] 0 [2268] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
INJECT_T 2277 [(4,0)] D [] [] [] [] [] [] none
MERGE 2278 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2283,2284,2285,2286] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2279 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2280 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2281 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2282 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2283 [(4,2),(5,2)] D [2278] [] [] [] [((4,2),(5,2))] [2283,2284,2285,2286] CONDITIONAL_S
Y_MEAS 2284 [(5,2)] HALF_D_PLUS_2 [2278] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2285 [(4,2)] HALF_D_PLUS_2 [2278] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
DISCARD 2286 [(5,2)] 0 [2278] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
MERGE 2287 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2288,2289,2290,2287] CONDITIONAL_S
Y_MEAS 2288 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2288,2289,2290,2287] CONDITIONAL_S
IDLE 2289 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2288,2289,2290,2287] CONDITIONAL_S
DISCARD 2290 [(5,2)] 0 [] [] [] [] [] [2288,2289,2290,2287] CONDITIONAL_S
INJECT_T 2291 [(4,0)] D [] [] [] [] [] [] none
MERGE 2292 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2297,2298,2299,2300] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2293 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2294 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2295 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2296 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2297 [(4,2),(5,2)] D [2292] [] [] [] [((4,2),(5,2))] [2297,2298,2299,2300] CONDITIONAL_S
Y_MEAS 2298 [(5,2)] HALF_D_PLUS_2 [2292] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
IDLE 2299 [(4,2)] HALF_D_PLUS_2 [2292] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
DISCARD 2300 [(5,2)] 0 [2292] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
MERGE 2301 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2304,2301,2302,2303] CONDITIONAL_S
Y_MEAS 2302 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
IDLE 2303 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
DISCARD 2304 [(5,2)] 0 [] [] [] [] [] [2304,2301,2302,2303] CONDITIONAL_S
INJECT_T 2305 [(4,0)] D [] [] [] [] [] [] none
MERGE 2306 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2312,2313,2314,2311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2307 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2308 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2309 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2310 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2311 [(4,2),(5,2)] D [2306] [] [] [] [((4,2),(5,2))] [2312,2313,2314,2311] CONDITIONAL_S
Y_MEAS 2312 [(5,2)] HALF_D_PLUS_2 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
IDLE 2313 [(4,2)] HALF_D_PLUS_2 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
DISCARD 2314 [(5,2)] 0 [2306] [] [] [] [] [2312,2313,2314,2311] CONDITIONAL_S
INJECT_T 2315 [(4,0)] D [] [] [] [] [] [] none
MERGE 2316 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2321,2322,2323,2324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2317 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2318 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2319 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2320 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2321 [(4,2),(5,2)] D [2316] [] [] [] [((4,2),(5,2))] [2321,2322,2323,2324] CONDITIONAL_S
Y_MEAS 2322 [(5,2)] HALF_D_PLUS_2 [2316] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
IDLE 2323 [(4,2)] HALF_D_PLUS_2 [2316] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
DISCARD 2324 [(5,2)] 0 [2316] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
INJECT_T 2325 [(4,0)] D [] [] [] [] [] [] none
MERGE 2326 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2331,2332,2333,2334] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2327 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2328 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2329 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2330 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2331 [(4,2),(5,2)] D [2326] [] [] [] [((4,2),(5,2))] [2331,2332,2333,2334] CONDITIONAL_S
Y_MEAS 2332 [(5,2)] HALF_D_PLUS_2 [2326] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
IDLE 2333 [(4,2)] HALF_D_PLUS_2 [2326] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
DISCARD 2334 [(5,2)] 0 [2326] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
MERGE 2335 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2336,2337,2338,2335] CONDITIONAL_S
Y_MEAS 2336 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
IDLE 2337 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
DISCARD 2338 [(5,2)] 0 [] [] [] [] [] [2336,2337,2338,2335] CONDITIONAL_S
MERGE 2339 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 2340 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2341 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2342 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2343 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2344 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2345 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2346 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2347 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2348 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2349 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 2350 [(3,8),(3,4),(4,3),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 2351 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 2352 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 2353 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 2354 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 2355 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 2356 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 2357 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2358 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 2359 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 2360 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 2361 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2361,2362,2363,2364] CONDITIONAL_S
Y_MEAS 2362 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
IDLE 2363 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
DISCARD 2364 [(5,2)] 0 [] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
MERGE 2365 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 2366 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 2367 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2368,2369,2370,2367] CONDITIONAL_S
Y_MEAS 2368 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
IDLE 2369 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
DISCARD 2370 [(5,4)] 0 [] [] [] [] [] [2368,2369,2370,2367] CONDITIONAL_S
MERGE 2371 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2371,2372,2373,2374] CONDITIONAL_S
Y_MEAS 2372 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
IDLE 2373 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
DISCARD 2374 [(5,4)] 0 [] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
INJECT_T 2375 [(4,0)] D [] [] [] [] [] [] none
MERGE 2376 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2384,2381,2382,2383] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2377 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2378 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2379 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2380 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2381 [(4,2),(5,2)] D [2376] [] [] [] [((4,2),(5,2))] [2384,2381,2382,2383] CONDITIONAL_S
Y_MEAS 2382 [(5,2)] HALF_D_PLUS_2 [2376] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
IDLE 2383 [(4,2)] HALF_D_PLUS_2 [2376] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
DISCARD 2384 [(5,2)] 0 [2376] [] [] [] [] [2384,2381,2382,2383] CONDITIONAL_S
MERGE 2385 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2385,2386,2387,2388] CONDITIONAL_S
Y_MEAS 2386 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
IDLE 2387 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
DISCARD 2388 [(5,4)] 0 [] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
INJECT_T 2389 [(0,4)] D [] [] [] [] [] [] none
MERGE 2390 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2400,2397,2398,2399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2391 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2392 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2393 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2394 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2395 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2396 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2397 [(4,4),(5,4)] D [2390] [] [] [] [((4,4),(5,4))] [2400,2397,2398,2399] CONDITIONAL_S
Y_MEAS 2398 [(5,4)] HALF_D_PLUS_2 [2390] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
IDLE 2399 [(4,4)] HALF_D_PLUS_2 [2390] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
DISCARD 2400 [(5,4)] 0 [2390] [] [] [] [] [2400,2397,2398,2399] CONDITIONAL_S
MERGE 2401 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2401,2402,2403,2404] CONDITIONAL_S
Y_MEAS 2402 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2403 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
DISCARD 2404 [(5,2)] 0 [] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
INJECT_T 2405 [(4,0)] D [] [] [] [] [] [] none
MERGE 2406 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2411,2412,2413,2414] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2407 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2408 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2409 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2410 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2411 [(4,2),(5,2)] D [2406] [] [] [] [((4,2),(5,2))] [2411,2412,2413,2414] CONDITIONAL_S
Y_MEAS 2412 [(5,2)] HALF_D_PLUS_2 [2406] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2413 [(4,2)] HALF_D_PLUS_2 [2406] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
DISCARD 2414 [(5,2)] 0 [2406] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
MERGE 2415 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2416,2417,2418,2415] CONDITIONAL_S
Y_MEAS 2416 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2416,2417,2418,2415] CONDITIONAL_S
IDLE 2417 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2416,2417,2418,2415] CONDITIONAL_S
DISCARD 2418 [(5,4)] 0 [] [] [] [] [] [2416,2417,2418,2415] CONDITIONAL_S
INJECT_T 2419 [(0,4)] D [] [] [] [] [] [] none
MERGE 2420 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2433,2434,2435,2436] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2421 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2422 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2423 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2424 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2425 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2426 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2427 [(4,0)] D [] [] [] [] [] [] none
MERGE 2428 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2440,2437,2438,2439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2429 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2430 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2431 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2432 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2433 [(4,4),(5,4)] D [2420] [] [] [] [((4,4),(5,4))] [2433,2434,2435,2436] CONDITIONAL_S
Y_MEAS 2434 [(5,4)] HALF_D_PLUS_2 [2420] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2435 [(4,4)] HALF_D_PLUS_2 [2420] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
DISCARD 2436 [(5,4)] 0 [2420] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
MERGE 2437 [(4,2),(5,2)] D [2428] [] [] [] [((4,2),(5,2))] [2440,2437,2438,2439] CONDITIONAL_S
Y_MEAS 2438 [(5,2)] HALF_D_PLUS_2 [2428] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
IDLE 2439 [(4,2)] HALF_D_PLUS_2 [2428] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
DISCARD 2440 [(5,2)] 0 [2428] [] [] [] [] [2440,2437,2438,2439] CONDITIONAL_S
MERGE 2441 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2441,2442,2443,2444] CONDITIONAL_S
Y_MEAS 2442 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2443 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
DISCARD 2444 [(5,4)] 0 [] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
INJECT_T 2445 [(0,4)] D [] [] [] [] [] [] none
MERGE 2446 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2464,2465,2466,2463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2447 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2448 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2449 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2450 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2451 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2452 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2453 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2456,2453,2454,2455] CONDITIONAL_S
Y_MEAS 2454 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
IDLE 2455 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
DISCARD 2456 [(5,2)] 0 [] [] [] [] [] [2456,2453,2454,2455] CONDITIONAL_S
INJECT_T 2457 [(4,0)] D [] [] [] [] [] [] none
MERGE 2458 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2467,2468,2469,2470] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2459 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2460 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2461 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2462 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2463 [(4,4),(5,4)] D [2446] [] [] [] [((4,4),(5,4))] [2464,2465,2466,2463] CONDITIONAL_S
Y_MEAS 2464 [(5,4)] HALF_D_PLUS_2 [2446] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
IDLE 2465 [(4,4)] HALF_D_PLUS_2 [2446] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
DISCARD 2466 [(5,4)] 0 [2446] [] [] [] [] [2464,2465,2466,2463] CONDITIONAL_S
MERGE 2467 [(4,2),(5,2)] D [2458] [] [] [] [((4,2),(5,2))] [2467,2468,2469,2470] CONDITIONAL_S
Y_MEAS 2468 [(5,2)] HALF_D_PLUS_2 [2458] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
IDLE 2469 [(4,2)] HALF_D_PLUS_2 [2458] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
DISCARD 2470 [(5,2)] 0 [2458] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
INJECT_T 2471 [(0,4)] D [] [] [] [] [] [] none
MERGE 2472 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2480,2481,2482,2479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2473 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2474 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2475 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2476 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2477 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2478 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2479 [(4,4),(5,4)] D [2472] [] [] [] [((4,4),(5,4))] [2480,2481,2482,2479] CONDITIONAL_S
Y_MEAS 2480 [(5,4)] HALF_D_PLUS_2 [2472] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
IDLE 2481 [(4,4)] HALF_D_PLUS_2 [2472] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
DISCARD 2482 [(5,4)] 0 [2472] [] [] [] [] [2480,2481,2482,2479] CONDITIONAL_S
MERGE 2483 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2483,2484,2485,2486] CONDITIONAL_S
Y_MEAS 2484 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
IDLE 2485 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
DISCARD 2486 [(5,2)] 0 [] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
INJECT_T 2487 [(4,0)] D [] [] [] [] [] [] none
MERGE 2488 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2496,2493,2494,2495] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2489 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2490 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2491 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2492 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2493 [(4,2),(5,2)] D [2488] [] [] [] [((4,2),(5,2))] [2496,2493,2494,2495] CONDITIONAL_S
Y_MEAS 2494 [(5,2)] HALF_D_PLUS_2 [2488] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
IDLE 2495 [(4,2)] HALF_D_PLUS_2 [2488] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
DISCARD 2496 [(5,2)] 0 [2488] [] [] [] [] [2496,2493,2494,2495] CONDITIONAL_S
MERGE 2497 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2497,2498,2499,2500] CONDITIONAL_S
Y_MEAS 2498 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2499 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
DISCARD 2500 [(5,4)] 0 [] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
INJECT_T 2501 [(0,4)] D [] [] [] [] [] [] none
MERGE 2502 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2515,2516,2517,2518] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2503 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2504 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2505 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2506 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2507 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2508 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2509 [(4,0)] D [] [] [] [] [] [] none
MERGE 2510 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2520,2521,2522,2519] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2511 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2512 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2513 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2514 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2515 [(4,4),(5,4)] D [2502] [] [] [] [((4,4),(5,4))] [2515,2516,2517,2518] CONDITIONAL_S
Y_MEAS 2516 [(5,4)] HALF_D_PLUS_2 [2502] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2517 [(4,4)] HALF_D_PLUS_2 [2502] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
DISCARD 2518 [(5,4)] 0 [2502] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
MERGE 2519 [(4,2),(5,2)] D [2510] [] [] [] [((4,2),(5,2))] [2520,2521,2522,2519] CONDITIONAL_S
Y_MEAS 2520 [(5,2)] HALF_D_PLUS_2 [2510] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
IDLE 2521 [(4,2)] HALF_D_PLUS_2 [2510] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
DISCARD 2522 [(5,2)] 0 [2510] [] [] [] [] [2520,2521,2522,2519] CONDITIONAL_S
INJECT_T 2523 [(0,4)] D [] [] [] [] [] [] none
MERGE 2524 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2531,2532,2533,2534] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2525 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2526 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2527 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2528 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2529 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2530 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2531 [(4,4),(5,4)] D [2524] [] [] [] [((4,4),(5,4))] [2531,2532,2533,2534] CONDITIONAL_S
Y_MEAS 2532 [(5,4)] HALF_D_PLUS_2 [2524] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2533 [(4,4)] HALF_D_PLUS_2 [2524] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
DISCARD 2534 [(5,4)] 0 [2524] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
MERGE 2535 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2536,2537,2538,2535] CONDITIONAL_S
Y_MEAS 2536 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2536,2537,2538,2535] CONDITIONAL_S
IDLE 2537 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2536,2537,2538,2535] CONDITIONAL_S
DISCARD 2538 [(5,2)] 0 [] [] [] [] [] [2536,2537,2538,2535] CONDITIONAL_S
INJECT_T 2539 [(4,0)] D [] [] [] [] [] [] none
MERGE 2540 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2545,2546,2547,2548] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2541 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2542 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2543 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2544 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2545 [(4,2),(5,2)] D [2540] [] [] [] [((4,2),(5,2))] [2545,2546,2547,2548] CONDITIONAL_S
Y_MEAS 2546 [(5,2)] HALF_D_PLUS_2 [2540] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
IDLE 2547 [(4,2)] HALF_D_PLUS_2 [2540] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
DISCARD 2548 [(5,2)] 0 [2540] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
INJECT_T 2549 [(0,4)] D [] [] [] [] [] [] none
MERGE 2550 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2560,2557,2558,2559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2551 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2552 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2553 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2554 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2555 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2556 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2557 [(4,4),(5,4)] D [2550] [] [] [] [((4,4),(5,4))] [2560,2557,2558,2559] CONDITIONAL_S
Y_MEAS 2558 [(5,4)] HALF_D_PLUS_2 [2550] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
IDLE 2559 [(4,4)] HALF_D_PLUS_2 [2550] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
DISCARD 2560 [(5,4)] 0 [2550] [] [] [] [] [2560,2557,2558,2559] CONDITIONAL_S
MERGE 2561 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2561,2562,2563,2564] CONDITIONAL_S
Y_MEAS 2562 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
IDLE 2563 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
DISCARD 2564 [(5,2)] 0 [] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
INJECT_T 2565 [(4,0)] D [] [] [] [] [] [] none
MERGE 2566 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2579,2580,2581,2582] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2567 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2568 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2569 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2570 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2571 [(0,4)] D [] [] [] [] [] [] none
MERGE 2572 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2584,2585,2586,2583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2573 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2574 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2575 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2576 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2577 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2578 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2579 [(4,2),(5,2)] D [2566] [] [] [] [((4,2),(5,2))] [2579,2580,2581,2582] CONDITIONAL_S
Y_MEAS 2580 [(5,2)] HALF_D_PLUS_2 [2566] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
IDLE 2581 [(4,2)] HALF_D_PLUS_2 [2566] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
DISCARD 2582 [(5,2)] 0 [2566] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
MERGE 2583 [(4,4),(5,4)] D [2572] [] [] [] [((4,4),(5,4))] [2584,2585,2586,2583] CONDITIONAL_S
Y_MEAS 2584 [(5,4)] HALF_D_PLUS_2 [2572] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
IDLE 2585 [(4,4)] HALF_D_PLUS_2 [2572] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
DISCARD 2586 [(5,4)] 0 [2572] [] [] [] [] [2584,2585,2586,2583] CONDITIONAL_S
INJECT_T 2587 [(0,4)] D [] [] [] [] [] [] none
MERGE 2588 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2608,2605,2606,2607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2589 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2590 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2591 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2592 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2593 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2594 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2595 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2595,2596,2597,2598] CONDITIONAL_S
Y_MEAS 2596 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2597 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
DISCARD 2598 [(5,2)] 0 [] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
INJECT_T 2599 [(4,0)] D [] [] [] [] [] [] none
MERGE 2600 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2609,2610,2611,2612] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2601 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2602 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2603 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2604 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2605 [(4,4),(5,4)] D [2588] [] [] [] [((4,4),(5,4))] [2608,2605,2606,2607] CONDITIONAL_S
Y_MEAS 2606 [(5,4)] HALF_D_PLUS_2 [2588] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
IDLE 2607 [(4,4)] HALF_D_PLUS_2 [2588] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
DISCARD 2608 [(5,4)] 0 [2588] [] [] [] [] [2608,2605,2606,2607] CONDITIONAL_S
MERGE 2609 [(4,2),(5,2)] D [2600] [] [] [] [((4,2),(5,2))] [2609,2610,2611,2612] CONDITIONAL_S
Y_MEAS 2610 [(5,2)] HALF_D_PLUS_2 [2600] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
IDLE 2611 [(4,2)] HALF_D_PLUS_2 [2600] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
DISCARD 2612 [(5,2)] 0 [2600] [] [] [] [] [2609,2610,2611,2612] CONDITIONAL_S
MERGE 2613 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2616,2613,2614,2615] CONDITIONAL_S
Y_MEAS 2614 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2616,2613,2614,2615] CONDITIONAL_S
IDLE 2615 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2616,2613,2614,2615] CONDITIONAL_S
DISCARD 2616 [(5,4)] 0 [] [] [] [] [] [2616,2613,2614,2615] CONDITIONAL_S
INJECT_T 2617 [(0,4)] D [] [] [] [] [] [] none
MERGE 2618 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2635,2636,2637,2638] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2619 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2620 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2621 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2622 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2623 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2624 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2625 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2625,2626,2627,2628] CONDITIONAL_S
Y_MEAS 2626 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
IDLE 2627 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
DISCARD 2628 [(5,2)] 0 [] [] [] [] [] [2625,2626,2627,2628] CONDITIONAL_S
INJECT_T 2629 [(4,0)] D [] [] [] [] [] [] none
MERGE 2630 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2640,2641,2642,2639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2631 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2632 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2633 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2634 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2635 [(4,4),(5,4)] D [2618] [] [] [] [((4,4),(5,4))] [2635,2636,2637,2638] CONDITIONAL_S
Y_MEAS 2636 [(5,4)] HALF_D_PLUS_2 [2618] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2637 [(4,4)] HALF_D_PLUS_2 [2618] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
DISCARD 2638 [(5,4)] 0 [2618] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
MERGE 2639 [(4,2),(5,2)] D [2630] [] [] [] [((4,2),(5,2))] [2640,2641,2642,2639] CONDITIONAL_S
Y_MEAS 2640 [(5,2)] HALF_D_PLUS_2 [2630] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
IDLE 2641 [(4,2)] HALF_D_PLUS_2 [2630] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
DISCARD 2642 [(5,2)] 0 [2630] [] [] [] [] [2640,2641,2642,2639] CONDITIONAL_S
INJECT_T 2643 [(0,4)] D [] [] [] [] [] [] none
MERGE 2644 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2657,2658,2659,2660] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2645 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2646 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2647 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2648 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2649 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2650 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 2651 [(4,0)] D [] [] [] [] [] [] none
MERGE 2652 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2664,2661,2662,2663] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2653 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2654 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2655 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2656 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2657 [(4,4),(5,4)] D [2644] [] [] [] [((4,4),(5,4))] [2657,2658,2659,2660] CONDITIONAL_S
Y_MEAS 2658 [(5,4)] HALF_D_PLUS_2 [2644] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
IDLE 2659 [(4,4)] HALF_D_PLUS_2 [2644] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
DISCARD 2660 [(5,4)] 0 [2644] [] [] [] [] [2657,2658,2659,2660] CONDITIONAL_S
MERGE 2661 [(4,2),(5,2)] D [2652] [] [] [] [((4,2),(5,2))] [2664,2661,2662,2663] CONDITIONAL_S
Y_MEAS 2662 [(5,2)] HALF_D_PLUS_2 [2652] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
IDLE 2663 [(4,2)] HALF_D_PLUS_2 [2652] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
DISCARD 2664 [(5,2)] 0 [2652] [] [] [] [] [2664,2661,2662,2663] CONDITIONAL_S
INJECT_T 2665 [(4,0)] D [] [] [] [] [] [] none
MERGE 2666 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2683,2684,2685,2686] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2667 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2668 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2669 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2670 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2671 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2672,2673,2674,2671] CONDITIONAL_S
Y_MEAS 2672 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
IDLE 2673 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
DISCARD 2674 [(5,4)] 0 [] [] [] [] [] [2672,2673,2674,2671] CONDITIONAL_S
INJECT_T 2675 [(0,4)] D [] [] [] [] [] [] none
MERGE 2676 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2688,2689,2690,2687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2677 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2678 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2679 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2680 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2681 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2682 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2683 [(4,2),(5,2)] D [2666] [] [] [] [((4,2),(5,2))] [2683,2684,2685,2686] CONDITIONAL_S
Y_MEAS 2684 [(5,2)] HALF_D_PLUS_2 [2666] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2685 [(4,2)] HALF_D_PLUS_2 [2666] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
DISCARD 2686 [(5,2)] 0 [2666] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
MERGE 2687 [(4,4),(5,4)] D [2676] [] [] [] [((4,4),(5,4))] [2688,2689,2690,2687] CONDITIONAL_S
Y_MEAS 2688 [(5,4)] HALF_D_PLUS_2 [2676] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
IDLE 2689 [(4,4)] HALF_D_PLUS_2 [2676] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
DISCARD 2690 [(5,4)] 0 [2676] [] [] [] [] [2688,2689,2690,2687] CONDITIONAL_S
INJECT_T 2691 [(4,0)] D [] [] [] [] [] [] none
MERGE 2692 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2697,2698,2699,2700] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2693 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2694 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2695 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2696 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2697 [(4,2),(5,2)] D [2692] [] [] [] [((4,2),(5,2))] [2697,2698,2699,2700] CONDITIONAL_S
Y_MEAS 2698 [(5,2)] HALF_D_PLUS_2 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
IDLE 2699 [(4,2)] HALF_D_PLUS_2 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
DISCARD 2700 [(5,2)] 0 [2692] [] [] [] [] [2697,2698,2699,2700] CONDITIONAL_S
MERGE 2701 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2704,2701,2702,2703] CONDITIONAL_S
Y_MEAS 2702 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
IDLE 2703 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
DISCARD 2704 [(5,4)] 0 [] [] [] [] [] [2704,2701,2702,2703] CONDITIONAL_S
INJECT_T 2705 [(0,4)] D [] [] [] [] [] [] none
MERGE 2706 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2713,2714,2715,2716] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2707 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2708 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2709 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2710 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2711 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2713 [(4,4),(5,4)] D [2706] [] [] [] [((4,4),(5,4))] [2713,2714,2715,2716] CONDITIONAL_S
Y_MEAS 2714 [(5,4)] HALF_D_PLUS_2 [2706] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
IDLE 2715 [(4,4)] HALF_D_PLUS_2 [2706] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
DISCARD 2716 [(5,4)] 0 [2706] [] [] [] [] [2713,2714,2715,2716] CONDITIONAL_S
MERGE 2717 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2720,2717,2718,2719] CONDITIONAL_S
Y_MEAS 2718 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2720,2717,2718,2719] CONDITIONAL_S
IDLE 2719 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2720,2717,2718,2719] CONDITIONAL_S
DISCARD 2720 [(5,2)] 0 [] [] [] [] [] [2720,2717,2718,2719] CONDITIONAL_S
INJECT_T 2721 [(4,0)] D [] [] [] [] [] [] none
MERGE 2722 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2736,2737,2738,2735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2723 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2724 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2725 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2726 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2727 [(0,4)] D [] [] [] [] [] [] none
MERGE 2728 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2739,2740,2741,2742] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2729 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2730 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2731 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2732 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2733 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2734 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2735 [(4,2),(5,2)] D [2722] [] [] [] [((4,2),(5,2))] [2736,2737,2738,2735] CONDITIONAL_S
Y_MEAS 2736 [(5,2)] HALF_D_PLUS_2 [2722] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
IDLE 2737 [(4,2)] HALF_D_PLUS_2 [2722] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
DISCARD 2738 [(5,2)] 0 [2722] [] [] [] [] [2736,2737,2738,2735] CONDITIONAL_S
MERGE 2739 [(4,4),(5,4)] D [2728] [] [] [] [((4,4),(5,4))] [2739,2740,2741,2742] CONDITIONAL_S
Y_MEAS 2740 [(5,4)] HALF_D_PLUS_2 [2728] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2741 [(4,4)] HALF_D_PLUS_2 [2728] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
DISCARD 2742 [(5,4)] 0 [2728] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
INJECT_T 2743 [(0,4)] D [] [] [] [] [] [] none
MERGE 2744 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2761,2762,2763,2764] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2745 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2746 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2747 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2748 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2749 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2750 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2751 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2752,2753,2754,2751] CONDITIONAL_S
Y_MEAS 2752 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
IDLE 2753 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
DISCARD 2754 [(5,2)] 0 [] [] [] [] [] [2752,2753,2754,2751] CONDITIONAL_S
INJECT_T 2755 [(4,0)] D [] [] [] [] [] [] none
MERGE 2756 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2768,2765,2766,2767] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2757 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2758 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2759 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2760 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2761 [(4,4),(5,4)] D [2744] [] [] [] [((4,4),(5,4))] [2761,2762,2763,2764] CONDITIONAL_S
Y_MEAS 2762 [(5,4)] HALF_D_PLUS_2 [2744] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
IDLE 2763 [(4,4)] HALF_D_PLUS_2 [2744] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
DISCARD 2764 [(5,4)] 0 [2744] [] [] [] [] [2761,2762,2763,2764] CONDITIONAL_S
MERGE 2765 [(4,2),(5,2)] D [2756] [] [] [] [((4,2),(5,2))] [2768,2765,2766,2767] CONDITIONAL_S
Y_MEAS 2766 [(5,2)] HALF_D_PLUS_2 [2756] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
IDLE 2767 [(4,2)] HALF_D_PLUS_2 [2756] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
DISCARD 2768 [(5,2)] 0 [2756] [] [] [] [] [2768,2765,2766,2767] CONDITIONAL_S
INJECT_T 2769 [(4,0)] D [] [] [] [] [] [] none
MERGE 2770 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2787,2788,2789,2790] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2771 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2772 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2773 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2774 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2775 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2776,2777,2778,2775] CONDITIONAL_S
Y_MEAS 2776 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
IDLE 2777 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
DISCARD 2778 [(5,4)] 0 [] [] [] [] [] [2776,2777,2778,2775] CONDITIONAL_S
INJECT_T 2779 [(0,4)] D [] [] [] [] [] [] none
MERGE 2780 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2792,2793,2794,2791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2781 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2782 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2783 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2784 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2785 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2786 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2787 [(4,2),(5,2)] D [2770] [] [] [] [((4,2),(5,2))] [2787,2788,2789,2790] CONDITIONAL_S
Y_MEAS 2788 [(5,2)] HALF_D_PLUS_2 [2770] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2789 [(4,2)] HALF_D_PLUS_2 [2770] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
DISCARD 2790 [(5,2)] 0 [2770] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
MERGE 2791 [(4,4),(5,4)] D [2780] [] [] [] [((4,4),(5,4))] [2792,2793,2794,2791] CONDITIONAL_S
Y_MEAS 2792 [(5,4)] HALF_D_PLUS_2 [2780] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
IDLE 2793 [(4,4)] HALF_D_PLUS_2 [2780] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
DISCARD 2794 [(5,4)] 0 [2780] [] [] [] [] [2792,2793,2794,2791] CONDITIONAL_S
INJECT_T 2795 [(0,4)] D [] [] [] [] [] [] none
MERGE 2796 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2816,2813,2814,2815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2797 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2798 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2799 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2800 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2801 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2802 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2803 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2803,2804,2805,2806] CONDITIONAL_S
Y_MEAS 2804 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
IDLE 2805 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
DISCARD 2806 [(5,2)] 0 [] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
INJECT_T 2807 [(4,0)] D [] [] [] [] [] [] none
MERGE 2808 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2817,2818,2819,2820] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2809 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2810 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2811 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2812 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2813 [(4,4),(5,4)] D [2796] [] [] [] [((4,4),(5,4))] [2816,2813,2814,2815] CONDITIONAL_S
Y_MEAS 2814 [(5,4)] HALF_D_PLUS_2 [2796] [] [] [] [] [2816,2813,2814,2815] CONDITIONAL_S
IDLE 2815 [(4,4)] HALF_D_PLUS_2 [2796] [] [] [] [] [2816,2813,2814,2815] CONDITIONAL_S
DISCARD 2816 [(5,4)] 0 [2796] [] [] [] [] [2816,2813,2814,2815] CONDITIONAL_S
MERGE 2817 [(4,2),(5,2)] D [2808] [] [] [] [((4,2),(5,2))] [2817,2818,2819,2820] CONDITIONAL_S
Y_MEAS 2818 [(5,2)] HALF_D_PLUS_2 [2808] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
IDLE 2819 [(4,2)] HALF_D_PLUS_2 [2808] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
DISCARD 2820 [(5,2)] 0 [2808] [] [] [] [] [2817,2818,2819,2820] CONDITIONAL_S
INJECT_T 2821 [(0,4)] D [] [] [] [] [] [] none
MERGE 2822 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2832,2829,2830,2831] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2823 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2824 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2825 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2826 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2827 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2828 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2829 [(4,4),(5,4)] D [2822] [] [] [] [((4,4),(5,4))] [2832,2829,2830,2831] CONDITIONAL_S
Y_MEAS 2830 [(5,4)] HALF_D_PLUS_2 [2822] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
IDLE 2831 [(4,4)] HALF_D_PLUS_2 [2822] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
DISCARD 2832 [(5,4)] 0 [2822] [] [] [] [] [2832,2829,2830,2831] CONDITIONAL_S
MERGE 2833 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2833,2834,2835,2836] CONDITIONAL_S
Y_MEAS 2834 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
IDLE 2835 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
DISCARD 2836 [(5,2)] 0 [] [] [] [] [] [2833,2834,2835,2836] CONDITIONAL_S
INJECT_T 2837 [(4,0)] D [] [] [] [] [] [] none
MERGE 2838 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2843,2844,2845,2846] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2839 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2840 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2841 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2842 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2843 [(4,2),(5,2)] D [2838] [] [] [] [((4,2),(5,2))] [2843,2844,2845,2846] CONDITIONAL_S
Y_MEAS 2844 [(5,2)] HALF_D_PLUS_2 [2838] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
IDLE 2845 [(4,2)] HALF_D_PLUS_2 [2838] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
DISCARD 2846 [(5,2)] 0 [2838] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
INJECT_T 2847 [(0,4)] D [] [] [] [] [] [] none
MERGE 2848 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2856,2857,2858,2855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2849 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2850 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2851 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2852 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2853 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2854 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2855 [(4,4),(5,4)] D [2848] [] [] [] [((4,4),(5,4))] [2856,2857,2858,2855] CONDITIONAL_S
Y_MEAS 2856 [(5,4)] HALF_D_PLUS_2 [2848] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
IDLE 2857 [(4,4)] HALF_D_PLUS_2 [2848] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
DISCARD 2858 [(5,4)] 0 [2848] [] [] [] [] [2856,2857,2858,2855] CONDITIONAL_S
MERGE 2859 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2859,2860,2861,2862] CONDITIONAL_S
Y_MEAS 2860 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2861 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
DISCARD 2862 [(5,2)] 0 [] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
INJECT_T 2863 [(4,0)] D [] [] [] [] [] [] none
MERGE 2864 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2880,2877,2878,2879] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2865 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2866 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2867 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2868 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2869 [(0,4)] D [] [] [] [] [] [] none
MERGE 2870 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2881,2882,2883,2884] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2871 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2872 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2873 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2874 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2875 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2876 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2877 [(4,2),(5,2)] D [2864] [] [] [] [((4,2),(5,2))] [2880,2877,2878,2879] CONDITIONAL_S
Y_MEAS 2878 [(5,2)] HALF_D_PLUS_2 [2864] [] [] [] [] [2880,2877,2878,2879] CONDITIONAL_S
IDLE 2879 [(4,2)] HALF_D_PLUS_2 [2864] [] [] [] [] [2880,2877,2878,2879] CONDITIONAL_S
DISCARD 2880 [(5,2)] 0 [2864] [] [] [] [] [2880,2877,2878,2879] CONDITIONAL_S
MERGE 2881 [(4,4),(5,4)] D [2870] [] [] [] [((4,4),(5,4))] [2881,2882,2883,2884] CONDITIONAL_S
Y_MEAS 2882 [(5,4)] HALF_D_PLUS_2 [2870] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
IDLE 2883 [(4,4)] HALF_D_PLUS_2 [2870] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
DISCARD 2884 [(5,4)] 0 [2870] [] [] [] [] [2881,2882,2883,2884] CONDITIONAL_S
MERGE 2885 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [2888,2885,2886,2887] CONDITIONAL_S
Y_MEAS 2886 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [2888,2885,2886,2887] CONDITIONAL_S
IDLE 2887 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [2888,2885,2886,2887] CONDITIONAL_S
DISCARD 2888 [(5,2)] 0 [] [] [] [] [] [2888,2885,2886,2887] CONDITIONAL_S
INJECT_T 2889 [(4,0)] D [] [] [] [] [] [] none
MERGE 2890 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2907,2908,2909,2910] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2891 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2892 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2893 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2894 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2895 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2896,2897,2898,2895] CONDITIONAL_S
Y_MEAS 2896 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
IDLE 2897 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
DISCARD 2898 [(5,4)] 0 [] [] [] [] [] [2896,2897,2898,2895] CONDITIONAL_S
INJECT_T 2899 [(0,4)] D [] [] [] [] [] [] none
MERGE 2900 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2912,2913,2914,2911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2901 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2902 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2903 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2904 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2905 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2906 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2907 [(4,2),(5,2)] D [2890] [] [] [] [((4,2),(5,2))] [2907,2908,2909,2910] CONDITIONAL_S
Y_MEAS 2908 [(5,2)] HALF_D_PLUS_2 [2890] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2909 [(4,2)] HALF_D_PLUS_2 [2890] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
DISCARD 2910 [(5,2)] 0 [2890] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
MERGE 2911 [(4,4),(5,4)] D [2900] [] [] [] [((4,4),(5,4))] [2912,2913,2914,2911] CONDITIONAL_S
Y_MEAS 2912 [(5,4)] HALF_D_PLUS_2 [2900] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
IDLE 2913 [(4,4)] HALF_D_PLUS_2 [2900] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
DISCARD 2914 [(5,4)] 0 [2900] [] [] [] [] [2912,2913,2914,2911] CONDITIONAL_S
INJECT_T 2915 [(4,0)] D [] [] [] [] [] [] none
MERGE 2916 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2929,2930,2931,2932] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2917 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2918 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2919 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2920 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 2921 [(0,4)] D [] [] [] [] [] [] none
MERGE 2922 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2936,2933,2934,2935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2923 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2924 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2925 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2926 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2927 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2928 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2929 [(4,2),(5,2)] D [2916] [] [] [] [((4,2),(5,2))] [2929,2930,2931,2932] CONDITIONAL_S
Y_MEAS 2930 [(5,2)] HALF_D_PLUS_2 [2916] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
IDLE 2931 [(4,2)] HALF_D_PLUS_2 [2916] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
DISCARD 2932 [(5,2)] 0 [2916] [] [] [] [] [2929,2930,2931,2932] CONDITIONAL_S
MERGE 2933 [(4,4),(5,4)] D [2922] [] [] [] [((4,4),(5,4))] [2936,2933,2934,2935] CONDITIONAL_S
Y_MEAS 2934 [(5,4)] HALF_D_PLUS_2 [2922] [] [] [] [] [2936,2933,2934,2935] CONDITIONAL_S
IDLE 2935 [(4,4)] HALF_D_PLUS_2 [2922] [] [] [] [] [2936,2933,2934,2935] CONDITIONAL_S
DISCARD 2936 [(5,4)] 0 [2922] [] [] [] [] [2936,2933,2934,2935] CONDITIONAL_S
INJECT_T 2937 [(4,0)] D [] [] [] [] [] [] none
MERGE 2938 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2944,2945,2946,2943] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2939 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2940 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2941 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2942 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2943 [(4,2),(5,2)] D [2938] [] [] [] [((4,2),(5,2))] [2944,2945,2946,2943] CONDITIONAL_S
Y_MEAS 2944 [(5,2)] HALF_D_PLUS_2 [2938] [] [] [] [] [2944,2945,2946,2943] CONDITIONAL_S
IDLE 2945 [(4,2)] HALF_D_PLUS_2 [2938] [] [] [] [] [2944,2945,2946,2943] CONDITIONAL_S
DISCARD 2946 [(5,2)] 0 [2938] [] [] [] [] [2944,2945,2946,2943] CONDITIONAL_S
MERGE 2947 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [2947,2948,2949,2950] CONDITIONAL_S
Y_MEAS 2948 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
IDLE 2949 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
DISCARD 2950 [(5,4)] 0 [] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
INJECT_T 2951 [(0,4)] D [] [] [] [] [] [] none
MERGE 2952 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2960,2961,2962,2959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2953 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2954 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2955 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2956 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2957 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2958 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2959 [(4,4),(5,4)] D [2952] [] [] [] [((4,4),(5,4))] [2960,2961,2962,2959] CONDITIONAL_S
Y_MEAS 2960 [(5,4)] HALF_D_PLUS_2 [2952] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
IDLE 2961 [(4,4)] HALF_D_PLUS_2 [2952] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
DISCARD 2962 [(5,4)] 0 [2952] [] [] [] [] [2960,2961,2962,2959] CONDITIONAL_S
INJECT_T 2963 [(4,0)] D [] [] [] [] [] [] none
MERGE 2964 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2969,2970,2971,2972] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2965 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2966 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2967 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2968 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2969 [(4,2),(5,2)] D [2964] [] [] [] [((4,2),(5,2))] [2969,2970,2971,2972] CONDITIONAL_S
Y_MEAS 2970 [(5,2)] HALF_D_PLUS_2 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
IDLE 2971 [(4,2)] HALF_D_PLUS_2 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
DISCARD 2972 [(5,2)] 0 [2964] [] [] [] [] [2969,2970,2971,2972] CONDITIONAL_S
INJECT_T 2973 [(0,4)] D [] [] [] [] [] [] none
MERGE 2974 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [2984,2981,2982,2983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2975 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2976 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2977 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 2978 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 2979 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 2980 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 2981 [(4,4),(5,4)] D [2974] [] [] [] [((4,4),(5,4))] [2984,2981,2982,2983] CONDITIONAL_S
Y_MEAS 2982 [(5,4)] HALF_D_PLUS_2 [2974] [] [] [] [] [2984,2981,2982,2983] CONDITIONAL_S
IDLE 2983 [(4,4)] HALF_D_PLUS_2 [2974] [] [] [] [] [2984,2981,2982,2983] CONDITIONAL_S
DISCARD 2984 [(5,4)] 0 [2974] [] [] [] [] [2984,2981,2982,2983] CONDITIONAL_S
INJECT_T 2985 [(4,0)] D [] [] [] [] [] [] none
MERGE 2986 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [2992,2993,2994,2991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 2987 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 2988 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 2989 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 2990 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 2991 [(4,2),(5,2)] D [2986] [] [] [] [((4,2),(5,2))] [2992,2993,2994,2991] CONDITIONAL_S
Y_MEAS 2992 [(5,2)] HALF_D_PLUS_2 [2986] [] [] [] [] [2992,2993,2994,2991] CONDITIONAL_S
IDLE 2993 [(4,2)] HALF_D_PLUS_2 [2986] [] [] [] [] [2992,2993,2994,2991] CONDITIONAL_S
DISCARD 2994 [(5,2)] 0 [2986] [] [] [] [] [2992,2993,2994,2991] CONDITIONAL_S
INJECT_T 2995 [(0,4)] D [] [] [] [] [] [] none
MERGE 2996 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3003,3004,3005,3006] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 2997 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 2998 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 2999 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3000 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3001 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3002 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3003 [(4,4),(5,4)] D [2996] [] [] [] [((4,4),(5,4))] [3003,3004,3005,3006] CONDITIONAL_S
Y_MEAS 3004 [(5,4)] HALF_D_PLUS_2 [2996] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3005 [(4,4)] HALF_D_PLUS_2 [2996] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
DISCARD 3006 [(5,4)] 0 [2996] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
INJECT_T 3007 [(4,0)] D [] [] [] [] [] [] none
MERGE 3008 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3016,3013,3014,3015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3009 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3010 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3011 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3012 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3013 [(4,2),(5,2)] D [3008] [] [] [] [((4,2),(5,2))] [3016,3013,3014,3015] CONDITIONAL_S
Y_MEAS 3014 [(5,2)] HALF_D_PLUS_2 [3008] [] [] [] [] [3016,3013,3014,3015] CONDITIONAL_S
IDLE 3015 [(4,2)] HALF_D_PLUS_2 [3008] [] [] [] [] [3016,3013,3014,3015] CONDITIONAL_S
DISCARD 3016 [(5,2)] 0 [3008] [] [] [] [] [3016,3013,3014,3015] CONDITIONAL_S
INJECT_T 3017 [(0,4)] D [] [] [] [] [] [] none
MERGE 3018 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3025,3026,3027,3028] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3019 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3020 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3021 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3022 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3023 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3024 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3025 [(4,4),(5,4)] D [3018] [] [] [] [((4,4),(5,4))] [3025,3026,3027,3028] CONDITIONAL_S
Y_MEAS 3026 [(5,4)] HALF_D_PLUS_2 [3018] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3027 [(4,4)] HALF_D_PLUS_2 [3018] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
DISCARD 3028 [(5,4)] 0 [3018] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
INJECT_T 3029 [(4,0)] D [] [] [] [] [] [] none
MERGE 3030 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3035,3036,3037,3038] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3031 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3032 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3033 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3034 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3035 [(4,2),(5,2)] D [3030] [] [] [] [((4,2),(5,2))] [3035,3036,3037,3038] CONDITIONAL_S
Y_MEAS 3036 [(5,2)] HALF_D_PLUS_2 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3037 [(4,2)] HALF_D_PLUS_2 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
DISCARD 3038 [(5,2)] 0 [3030] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
INJECT_T 3039 [(0,4)] D [] [] [] [] [] [] none
MERGE 3040 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3048,3049,3050,3047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3041 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3042 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3043 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3044 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3045 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3046 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3047 [(4,4),(5,4)] D [3040] [] [] [] [((4,4),(5,4))] [3048,3049,3050,3047] CONDITIONAL_S
Y_MEAS 3048 [(5,4)] HALF_D_PLUS_2 [3040] [] [] [] [] [3048,3049,3050,3047] CONDITIONAL_S
IDLE 3049 [(4,4)] HALF_D_PLUS_2 [3040] [] [] [] [] [3048,3049,3050,3047] CONDITIONAL_S
DISCARD 3050 [(5,4)] 0 [3040] [] [] [] [] [3048,3049,3050,3047] CONDITIONAL_S
MERGE 3051 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3051,3052,3053,3054] CONDITIONAL_S
Y_MEAS 3052 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3053 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
DISCARD 3054 [(5,2)] 0 [] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
INJECT_T 3055 [(4,0)] D [] [] [] [] [] [] none
MERGE 3056 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3072,3069,3070,3071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3057 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3058 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3059 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3060 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3061 [(0,4)] D [] [] [] [] [] [] none
MERGE 3062 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3073,3074,3075,3076] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3063 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3064 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3065 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3066 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3067 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3068 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3069 [(4,2),(5,2)] D [3056] [] [] [] [((4,2),(5,2))] [3072,3069,3070,3071] CONDITIONAL_S
Y_MEAS 3070 [(5,2)] HALF_D_PLUS_2 [3056] [] [] [] [] [3072,3069,3070,3071] CONDITIONAL_S
IDLE 3071 [(4,2)] HALF_D_PLUS_2 [3056] [] [] [] [] [3072,3069,3070,3071] CONDITIONAL_S
DISCARD 3072 [(5,2)] 0 [3056] [] [] [] [] [3072,3069,3070,3071] CONDITIONAL_S
MERGE 3073 [(4,4),(5,4)] D [3062] [] [] [] [((4,4),(5,4))] [3073,3074,3075,3076] CONDITIONAL_S
Y_MEAS 3074 [(5,4)] HALF_D_PLUS_2 [3062] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3075 [(4,4)] HALF_D_PLUS_2 [3062] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
DISCARD 3076 [(5,4)] 0 [3062] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
MERGE 3077 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3080,3077,3078,3079] CONDITIONAL_S
Y_MEAS 3078 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
IDLE 3079 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
DISCARD 3080 [(5,2)] 0 [] [] [] [] [] [3080,3077,3078,3079] CONDITIONAL_S
INJECT_T 3081 [(4,0)] D [] [] [] [] [] [] none
MERGE 3082 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3099,3100,3101,3102] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3083 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3084 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3085 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3086 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3087 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3088,3089,3090,3087] CONDITIONAL_S
Y_MEAS 3088 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3088,3089,3090,3087] CONDITIONAL_S
IDLE 3089 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3088,3089,3090,3087] CONDITIONAL_S
DISCARD 3090 [(5,4)] 0 [] [] [] [] [] [3088,3089,3090,3087] CONDITIONAL_S
INJECT_T 3091 [(0,4)] D [] [] [] [] [] [] none
MERGE 3092 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3104,3105,3106,3103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3093 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3094 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3095 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3096 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3097 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3098 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3099 [(4,2),(5,2)] D [3082] [] [] [] [((4,2),(5,2))] [3099,3100,3101,3102] CONDITIONAL_S
Y_MEAS 3100 [(5,2)] HALF_D_PLUS_2 [3082] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
IDLE 3101 [(4,2)] HALF_D_PLUS_2 [3082] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
DISCARD 3102 [(5,2)] 0 [3082] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
MERGE 3103 [(4,4),(5,4)] D [3092] [] [] [] [((4,4),(5,4))] [3104,3105,3106,3103] CONDITIONAL_S
Y_MEAS 3104 [(5,4)] HALF_D_PLUS_2 [3092] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
IDLE 3105 [(4,4)] HALF_D_PLUS_2 [3092] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
DISCARD 3106 [(5,4)] 0 [3092] [] [] [] [] [3104,3105,3106,3103] CONDITIONAL_S
INJECT_T 3107 [(4,0)] D [] [] [] [] [] [] none
MERGE 3108 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3121,3122,3123,3124] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3109 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3110 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3111 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3112 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3113 [(0,4)] D [] [] [] [] [] [] none
MERGE 3114 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3128,3125,3126,3127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3115 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3116 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3117 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3118 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3119 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3120 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3121 [(4,2),(5,2)] D [3108] [] [] [] [((4,2),(5,2))] [3121,3122,3123,3124] CONDITIONAL_S
Y_MEAS 3122 [(5,2)] HALF_D_PLUS_2 [3108] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3123 [(4,2)] HALF_D_PLUS_2 [3108] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
DISCARD 3124 [(5,2)] 0 [3108] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
MERGE 3125 [(4,4),(5,4)] D [3114] [] [] [] [((4,4),(5,4))] [3128,3125,3126,3127] CONDITIONAL_S
Y_MEAS 3126 [(5,4)] HALF_D_PLUS_2 [3114] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
IDLE 3127 [(4,4)] HALF_D_PLUS_2 [3114] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
DISCARD 3128 [(5,4)] 0 [3114] [] [] [] [] [3128,3125,3126,3127] CONDITIONAL_S
INJECT_T 3129 [(4,0)] D [] [] [] [] [] [] none
MERGE 3130 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3144,3145,3146,3143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3131 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3132 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3133 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3134 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3135 [(0,4)] D [] [] [] [] [] [] none
MERGE 3136 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3147,3148,3149,3150] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3137 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3138 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3139 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3140 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3141 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3142 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3143 [(4,2),(5,2)] D [3130] [] [] [] [((4,2),(5,2))] [3144,3145,3146,3143] CONDITIONAL_S
Y_MEAS 3144 [(5,2)] HALF_D_PLUS_2 [3130] [] [] [] [] [3144,3145,3146,3143] CONDITIONAL_S
IDLE 3145 [(4,2)] HALF_D_PLUS_2 [3130] [] [] [] [] [3144,3145,3146,3143] CONDITIONAL_S
DISCARD 3146 [(5,2)] 0 [3130] [] [] [] [] [3144,3145,3146,3143] CONDITIONAL_S
MERGE 3147 [(4,4),(5,4)] D [3136] [] [] [] [((4,4),(5,4))] [3147,3148,3149,3150] CONDITIONAL_S
Y_MEAS 3148 [(5,4)] HALF_D_PLUS_2 [3136] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
IDLE 3149 [(4,4)] HALF_D_PLUS_2 [3136] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
DISCARD 3150 [(5,4)] 0 [3136] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
INJECT_T 3151 [(4,0)] D [] [] [] [] [] [] none
MERGE 3152 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3168,3165,3166,3167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3153 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3154 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3155 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3156 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3157 [(0,4)] D [] [] [] [] [] [] none
MERGE 3158 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3169,3170,3171,3172] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3159 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3160 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3161 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3162 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3163 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3164 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3165 [(4,2),(5,2)] D [3152] [] [] [] [((4,2),(5,2))] [3168,3165,3166,3167] CONDITIONAL_S
Y_MEAS 3166 [(5,2)] HALF_D_PLUS_2 [3152] [] [] [] [] [3168,3165,3166,3167] CONDITIONAL_S
IDLE 3167 [(4,2)] HALF_D_PLUS_2 [3152] [] [] [] [] [3168,3165,3166,3167] CONDITIONAL_S
DISCARD 3168 [(5,2)] 0 [3152] [] [] [] [] [3168,3165,3166,3167] CONDITIONAL_S
MERGE 3169 [(4,4),(5,4)] D [3158] [] [] [] [((4,4),(5,4))] [3169,3170,3171,3172] CONDITIONAL_S
Y_MEAS 3170 [(5,4)] HALF_D_PLUS_2 [3158] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3171 [(4,4)] HALF_D_PLUS_2 [3158] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
DISCARD 3172 [(5,4)] 0 [3158] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
INJECT_T 3173 [(4,0)] D [] [] [] [] [] [] none
MERGE 3174 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3179,3180,3181,3182] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3175 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3176 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3177 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3178 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3179 [(4,2),(5,2)] D [3174] [] [] [] [((4,2),(5,2))] [3179,3180,3181,3182] CONDITIONAL_S
Y_MEAS 3180 [(5,2)] HALF_D_PLUS_2 [3174] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
IDLE 3181 [(4,2)] HALF_D_PLUS_2 [3174] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
DISCARD 3182 [(5,2)] 0 [3174] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
MERGE 3183 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3184,3185,3186,3183] CONDITIONAL_S
Y_MEAS 3184 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
IDLE 3185 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
DISCARD 3186 [(5,4)] 0 [] [] [] [] [] [3184,3185,3186,3183] CONDITIONAL_S
INJECT_T 3187 [(0,4)] D [] [] [] [] [] [] none
MERGE 3188 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3195,3196,3197,3198] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3189 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3190 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3191 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3192 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3193 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3194 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3195 [(4,4),(5,4)] D [3188] [] [] [] [((4,4),(5,4))] [3195,3196,3197,3198] CONDITIONAL_S
Y_MEAS 3196 [(5,4)] HALF_D_PLUS_2 [3188] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
IDLE 3197 [(4,4)] HALF_D_PLUS_2 [3188] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
DISCARD 3198 [(5,4)] 0 [3188] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
INJECT_T 3199 [(4,0)] D [] [] [] [] [] [] none
MERGE 3200 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3208,3205,3206,3207] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3201 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3202 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3203 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3204 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3205 [(4,2),(5,2)] D [3200] [] [] [] [((4,2),(5,2))] [3208,3205,3206,3207] CONDITIONAL_S
Y_MEAS 3206 [(5,2)] HALF_D_PLUS_2 [3200] [] [] [] [] [3208,3205,3206,3207] CONDITIONAL_S
IDLE 3207 [(4,2)] HALF_D_PLUS_2 [3200] [] [] [] [] [3208,3205,3206,3207] CONDITIONAL_S
DISCARD 3208 [(5,2)] 0 [3200] [] [] [] [] [3208,3205,3206,3207] CONDITIONAL_S
MERGE 3209 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3209,3210,3211,3212] CONDITIONAL_S
Y_MEAS 3210 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3211 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
DISCARD 3212 [(5,4)] 0 [] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
INJECT_T 3213 [(0,4)] D [] [] [] [] [] [] none
MERGE 3214 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3227,3228,3229,3230] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3215 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3216 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3217 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3218 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3219 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3220 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3221 [(4,0)] D [] [] [] [] [] [] none
MERGE 3222 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3232,3233,3234,3231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3223 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3224 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3225 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3226 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3227 [(4,4),(5,4)] D [3214] [] [] [] [((4,4),(5,4))] [3227,3228,3229,3230] CONDITIONAL_S
Y_MEAS 3228 [(5,4)] HALF_D_PLUS_2 [3214] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
IDLE 3229 [(4,4)] HALF_D_PLUS_2 [3214] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
DISCARD 3230 [(5,4)] 0 [3214] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
MERGE 3231 [(4,2),(5,2)] D [3222] [] [] [] [((4,2),(5,2))] [3232,3233,3234,3231] CONDITIONAL_S
Y_MEAS 3232 [(5,2)] HALF_D_PLUS_2 [3222] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
IDLE 3233 [(4,2)] HALF_D_PLUS_2 [3222] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
DISCARD 3234 [(5,2)] 0 [3222] [] [] [] [] [3232,3233,3234,3231] CONDITIONAL_S
INJECT_T 3235 [(0,4)] D [] [] [] [] [] [] none
MERGE 3236 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3249,3250,3251,3252] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3237 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3238 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3239 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3240 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3241 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3242 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3243 [(4,0)] D [] [] [] [] [] [] none
MERGE 3244 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3256,3253,3254,3255] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3245 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3246 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3247 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3248 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3249 [(4,4),(5,4)] D [3236] [] [] [] [((4,4),(5,4))] [3249,3250,3251,3252] CONDITIONAL_S
Y_MEAS 3250 [(5,4)] HALF_D_PLUS_2 [3236] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3251 [(4,4)] HALF_D_PLUS_2 [3236] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
DISCARD 3252 [(5,4)] 0 [3236] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
MERGE 3253 [(4,2),(5,2)] D [3244] [] [] [] [((4,2),(5,2))] [3256,3253,3254,3255] CONDITIONAL_S
Y_MEAS 3254 [(5,2)] HALF_D_PLUS_2 [3244] [] [] [] [] [3256,3253,3254,3255] CONDITIONAL_S
IDLE 3255 [(4,2)] HALF_D_PLUS_2 [3244] [] [] [] [] [3256,3253,3254,3255] CONDITIONAL_S
DISCARD 3256 [(5,2)] 0 [3244] [] [] [] [] [3256,3253,3254,3255] CONDITIONAL_S
INJECT_T 3257 [(0,4)] D [] [] [] [] [] [] none
MERGE 3258 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3265,3266,3267,3268] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3259 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3260 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3261 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3262 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3263 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3264 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3265 [(4,4),(5,4)] D [3258] [] [] [] [((4,4),(5,4))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(5,4)] HALF_D_PLUS_2 [3258] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(4,4)] HALF_D_PLUS_2 [3258] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(5,4)] 0 [3258] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
MERGE 3269 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3272,3269,3270,3271] CONDITIONAL_S
Y_MEAS 3270 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3272,3269,3270,3271] CONDITIONAL_S
IDLE 3271 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3272,3269,3270,3271] CONDITIONAL_S
DISCARD 3272 [(5,2)] 0 [] [] [] [] [] [3272,3269,3270,3271] CONDITIONAL_S
INJECT_T 3273 [(4,0)] D [] [] [] [] [] [] none
MERGE 3274 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3280,3281,3282,3279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3275 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3276 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3277 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3278 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3279 [(4,2),(5,2)] D [3274] [] [] [] [((4,2),(5,2))] [3280,3281,3282,3279] CONDITIONAL_S
Y_MEAS 3280 [(5,2)] HALF_D_PLUS_2 [3274] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
IDLE 3281 [(4,2)] HALF_D_PLUS_2 [3274] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
DISCARD 3282 [(5,2)] 0 [3274] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
INJECT_T 3283 [(0,4)] D [] [] [] [] [] [] none
MERGE 3284 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3291,3292,3293,3294] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3285 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3286 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3287 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3288 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3289 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3290 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3291 [(4,4),(5,4)] D [3284] [] [] [] [((4,4),(5,4))] [3291,3292,3293,3294] CONDITIONAL_S
Y_MEAS 3292 [(5,4)] HALF_D_PLUS_2 [3284] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
IDLE 3293 [(4,4)] HALF_D_PLUS_2 [3284] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
DISCARD 3294 [(5,4)] 0 [3284] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
INJECT_T 3295 [(4,0)] D [] [] [] [] [] [] none
MERGE 3296 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3304,3301,3302,3303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3297 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3298 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3299 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3300 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3301 [(4,2),(5,2)] D [3296] [] [] [] [((4,2),(5,2))] [3304,3301,3302,3303] CONDITIONAL_S
Y_MEAS 3302 [(5,2)] HALF_D_PLUS_2 [3296] [] [] [] [] [3304,3301,3302,3303] CONDITIONAL_S
IDLE 3303 [(4,2)] HALF_D_PLUS_2 [3296] [] [] [] [] [3304,3301,3302,3303] CONDITIONAL_S
DISCARD 3304 [(5,2)] 0 [3296] [] [] [] [] [3304,3301,3302,3303] CONDITIONAL_S
INJECT_T 3305 [(0,4)] D [] [] [] [] [] [] none
MERGE 3306 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3313,3314,3315,3316] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3307 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3308 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3309 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3310 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3311 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3312 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3313 [(4,4),(5,4)] D [3306] [] [] [] [((4,4),(5,4))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(5,4)] HALF_D_PLUS_2 [3306] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(4,4)] HALF_D_PLUS_2 [3306] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(5,4)] 0 [3306] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
MERGE 3317 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3320,3317,3318,3319] CONDITIONAL_S
Y_MEAS 3318 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3320,3317,3318,3319] CONDITIONAL_S
IDLE 3319 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3320,3317,3318,3319] CONDITIONAL_S
DISCARD 3320 [(5,2)] 0 [] [] [] [] [] [3320,3317,3318,3319] CONDITIONAL_S
INJECT_T 3321 [(4,0)] D [] [] [] [] [] [] none
MERGE 3322 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3336,3337,3338,3335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3323 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3324 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3325 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3326 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3327 [(0,4)] D [] [] [] [] [] [] none
MERGE 3328 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3339,3340,3341,3342] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3329 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3330 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3331 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3332 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3333 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3334 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3335 [(4,2),(5,2)] D [3322] [] [] [] [((4,2),(5,2))] [3336,3337,3338,3335] CONDITIONAL_S
Y_MEAS 3336 [(5,2)] HALF_D_PLUS_2 [3322] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
IDLE 3337 [(4,2)] HALF_D_PLUS_2 [3322] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
DISCARD 3338 [(5,2)] 0 [3322] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
MERGE 3339 [(4,4),(5,4)] D [3328] [] [] [] [((4,4),(5,4))] [3339,3340,3341,3342] CONDITIONAL_S
Y_MEAS 3340 [(5,4)] HALF_D_PLUS_2 [3328] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
IDLE 3341 [(4,4)] HALF_D_PLUS_2 [3328] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
DISCARD 3342 [(5,4)] 0 [3328] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
INJECT_T 3343 [(0,4)] D [] [] [] [] [] [] none
MERGE 3344 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3361,3362,3363,3364] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3345 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3346 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3347 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3348 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3349 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3350 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3351 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3352,3353,3354,3351] CONDITIONAL_S
Y_MEAS 3352 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
IDLE 3353 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
DISCARD 3354 [(5,2)] 0 [] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
INJECT_T 3355 [(4,0)] D [] [] [] [] [] [] none
MERGE 3356 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3368,3365,3366,3367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3357 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3358 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3359 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3360 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3361 [(4,4),(5,4)] D [3344] [] [] [] [((4,4),(5,4))] [3361,3362,3363,3364] CONDITIONAL_S
Y_MEAS 3362 [(5,4)] HALF_D_PLUS_2 [3344] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3363 [(4,4)] HALF_D_PLUS_2 [3344] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
DISCARD 3364 [(5,4)] 0 [3344] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
MERGE 3365 [(4,2),(5,2)] D [3356] [] [] [] [((4,2),(5,2))] [3368,3365,3366,3367] CONDITIONAL_S
Y_MEAS 3366 [(5,2)] HALF_D_PLUS_2 [3356] [] [] [] [] [3368,3365,3366,3367] CONDITIONAL_S
IDLE 3367 [(4,2)] HALF_D_PLUS_2 [3356] [] [] [] [] [3368,3365,3366,3367] CONDITIONAL_S
DISCARD 3368 [(5,2)] 0 [3356] [] [] [] [] [3368,3365,3366,3367] CONDITIONAL_S
INJECT_T 3369 [(0,4)] D [] [] [] [] [] [] none
MERGE 3370 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3384,3385,3386,3383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3371 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3372 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3373 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3374 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3375 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3376 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3377 [(4,0)] D [] [] [] [] [] [] none
MERGE 3378 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3387,3388,3389,3390] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3379 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3380 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3381 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3382 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3383 [(4,4),(5,4)] D [3370] [] [] [] [((4,4),(5,4))] [3384,3385,3386,3383] CONDITIONAL_S
Y_MEAS 3384 [(5,4)] HALF_D_PLUS_2 [3370] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
IDLE 3385 [(4,4)] HALF_D_PLUS_2 [3370] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
DISCARD 3386 [(5,4)] 0 [3370] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
MERGE 3387 [(4,2),(5,2)] D [3378] [] [] [] [((4,2),(5,2))] [3387,3388,3389,3390] CONDITIONAL_S
Y_MEAS 3388 [(5,2)] HALF_D_PLUS_2 [3378] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
IDLE 3389 [(4,2)] HALF_D_PLUS_2 [3378] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
DISCARD 3390 [(5,2)] 0 [3378] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
MERGE 3391 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3392,3393,3394,3391] CONDITIONAL_S
Y_MEAS 3392 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
IDLE 3393 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
DISCARD 3394 [(5,4)] 0 [] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
INJECT_T 3395 [(0,4)] D [] [] [] [] [] [] none
MERGE 3396 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3416,3413,3414,3415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3397 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3398 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3399 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3400 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3401 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3402 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3403 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3403,3404,3405,3406] CONDITIONAL_S
Y_MEAS 3404 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
IDLE 3405 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
DISCARD 3406 [(5,2)] 0 [] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
INJECT_T 3407 [(4,0)] D [] [] [] [] [] [] none
MERGE 3408 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3417,3418,3419,3420] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3409 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3410 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3411 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3412 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3413 [(4,4),(5,4)] D [3396] [] [] [] [((4,4),(5,4))] [3416,3413,3414,3415] CONDITIONAL_S
Y_MEAS 3414 [(5,4)] HALF_D_PLUS_2 [3396] [] [] [] [] [3416,3413,3414,3415] CONDITIONAL_S
IDLE 3415 [(4,4)] HALF_D_PLUS_2 [3396] [] [] [] [] [3416,3413,3414,3415] CONDITIONAL_S
DISCARD 3416 [(5,4)] 0 [3396] [] [] [] [] [3416,3413,3414,3415] CONDITIONAL_S
MERGE 3417 [(4,2),(5,2)] D [3408] [] [] [] [((4,2),(5,2))] [3417,3418,3419,3420] CONDITIONAL_S
Y_MEAS 3418 [(5,2)] HALF_D_PLUS_2 [3408] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3419 [(4,2)] HALF_D_PLUS_2 [3408] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
DISCARD 3420 [(5,2)] 0 [3408] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
INJECT_T 3421 [(0,4)] D [] [] [] [] [] [] none
MERGE 3422 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3435,3436,3437,3438] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3423 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3424 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3425 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3426 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3427 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3428 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3429 [(4,0)] D [] [] [] [] [] [] none
MERGE 3430 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3440,3441,3442,3439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3431 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3432 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3433 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3434 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3435 [(4,4),(5,4)] D [3422] [] [] [] [((4,4),(5,4))] [3435,3436,3437,3438] CONDITIONAL_S
Y_MEAS 3436 [(5,4)] HALF_D_PLUS_2 [3422] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
IDLE 3437 [(4,4)] HALF_D_PLUS_2 [3422] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
DISCARD 3438 [(5,4)] 0 [3422] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
MERGE 3439 [(4,2),(5,2)] D [3430] [] [] [] [((4,2),(5,2))] [3440,3441,3442,3439] CONDITIONAL_S
Y_MEAS 3440 [(5,2)] HALF_D_PLUS_2 [3430] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3441 [(4,2)] HALF_D_PLUS_2 [3430] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
DISCARD 3442 [(5,2)] 0 [3430] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
INJECT_T 3443 [(4,0)] D [] [] [] [] [] [] none
MERGE 3444 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3464,3461,3462,3463] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3445 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3446 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3447 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3448 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3449 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3449,3450,3451,3452] CONDITIONAL_S
Y_MEAS 3450 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3451 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
DISCARD 3452 [(5,4)] 0 [] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
INJECT_T 3453 [(0,4)] D [] [] [] [] [] [] none
MERGE 3454 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3465,3466,3467,3468] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3455 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3456 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3457 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3458 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3459 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3460 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3461 [(4,2),(5,2)] D [3444] [] [] [] [((4,2),(5,2))] [3464,3461,3462,3463] CONDITIONAL_S
Y_MEAS 3462 [(5,2)] HALF_D_PLUS_2 [3444] [] [] [] [] [3464,3461,3462,3463] CONDITIONAL_S
IDLE 3463 [(4,2)] HALF_D_PLUS_2 [3444] [] [] [] [] [3464,3461,3462,3463] CONDITIONAL_S
DISCARD 3464 [(5,2)] 0 [3444] [] [] [] [] [3464,3461,3462,3463] CONDITIONAL_S
MERGE 3465 [(4,4),(5,4)] D [3454] [] [] [] [((4,4),(5,4))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(5,4)] HALF_D_PLUS_2 [3454] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(4,4)] HALF_D_PLUS_2 [3454] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(5,4)] 0 [3454] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
MERGE 3469 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3472,3469,3470,3471] CONDITIONAL_S
Y_MEAS 3470 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
IDLE 3471 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
DISCARD 3472 [(5,2)] 0 [] [] [] [] [] [3472,3469,3470,3471] CONDITIONAL_S
INJECT_T 3473 [(4,0)] D [] [] [] [] [] [] none
MERGE 3474 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3491,3492,3493,3494] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3475 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3476 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3477 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3478 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3479 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3480,3481,3482,3479] CONDITIONAL_S
Y_MEAS 3480 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
IDLE 3481 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
DISCARD 3482 [(5,4)] 0 [] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
INJECT_T 3483 [(0,4)] D [] [] [] [] [] [] none
MERGE 3484 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3496,3497,3498,3495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3485 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3486 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3487 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3488 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3489 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3490 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3491 [(4,2),(5,2)] D [3474] [] [] [] [((4,2),(5,2))] [3491,3492,3493,3494] CONDITIONAL_S
Y_MEAS 3492 [(5,2)] HALF_D_PLUS_2 [3474] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
IDLE 3493 [(4,2)] HALF_D_PLUS_2 [3474] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
DISCARD 3494 [(5,2)] 0 [3474] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
MERGE 3495 [(4,4),(5,4)] D [3484] [] [] [] [((4,4),(5,4))] [3496,3497,3498,3495] CONDITIONAL_S
Y_MEAS 3496 [(5,4)] HALF_D_PLUS_2 [3484] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3497 [(4,4)] HALF_D_PLUS_2 [3484] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
DISCARD 3498 [(5,4)] 0 [3484] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
INJECT_T 3499 [(4,0)] D [] [] [] [] [] [] none
MERGE 3500 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3513,3514,3515,3516] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3501 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3502 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3503 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3504 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3505 [(0,4)] D [] [] [] [] [] [] none
MERGE 3506 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3520,3517,3518,3519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3507 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3508 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3509 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3510 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3511 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3512 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3513 [(4,2),(5,2)] D [3500] [] [] [] [((4,2),(5,2))] [3513,3514,3515,3516] CONDITIONAL_S
Y_MEAS 3514 [(5,2)] HALF_D_PLUS_2 [3500] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3515 [(4,2)] HALF_D_PLUS_2 [3500] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
DISCARD 3516 [(5,2)] 0 [3500] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
MERGE 3517 [(4,4),(5,4)] D [3506] [] [] [] [((4,4),(5,4))] [3520,3517,3518,3519] CONDITIONAL_S
Y_MEAS 3518 [(5,4)] HALF_D_PLUS_2 [3506] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
IDLE 3519 [(4,4)] HALF_D_PLUS_2 [3506] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
DISCARD 3520 [(5,4)] 0 [3506] [] [] [] [] [3520,3517,3518,3519] CONDITIONAL_S
MERGE 3521 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(5,2)] 0 [] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
INJECT_T 3525 [(4,0)] D [] [] [] [] [] [] none
MERGE 3526 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3544,3545,3546,3543] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3527 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3528 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3529 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3530 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3531 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3531,3532,3533,3534] CONDITIONAL_S
Y_MEAS 3532 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
IDLE 3533 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
DISCARD 3534 [(5,4)] 0 [] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
INJECT_T 3535 [(0,4)] D [] [] [] [] [] [] none
MERGE 3536 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3547,3548,3549,3550] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3537 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3538 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3539 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3540 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3541 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3542 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3543 [(4,2),(5,2)] D [3526] [] [] [] [((4,2),(5,2))] [3544,3545,3546,3543] CONDITIONAL_S
Y_MEAS 3544 [(5,2)] HALF_D_PLUS_2 [3526] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3545 [(4,2)] HALF_D_PLUS_2 [3526] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
DISCARD 3546 [(5,2)] 0 [3526] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
MERGE 3547 [(4,4),(5,4)] D [3536] [] [] [] [((4,4),(5,4))] [3547,3548,3549,3550] CONDITIONAL_S
Y_MEAS 3548 [(5,4)] HALF_D_PLUS_2 [3536] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
IDLE 3549 [(4,4)] HALF_D_PLUS_2 [3536] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
DISCARD 3550 [(5,4)] 0 [3536] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
INJECT_T 3551 [(4,0)] D [] [] [] [] [] [] none
MERGE 3552 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3560,3557,3558,3559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3553 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3554 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3555 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3556 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3557 [(4,2),(5,2)] D [3552] [] [] [] [((4,2),(5,2))] [3560,3557,3558,3559] CONDITIONAL_S
Y_MEAS 3558 [(5,2)] HALF_D_PLUS_2 [3552] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
IDLE 3559 [(4,2)] HALF_D_PLUS_2 [3552] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
DISCARD 3560 [(5,2)] 0 [3552] [] [] [] [] [3560,3557,3558,3559] CONDITIONAL_S
MERGE 3561 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3561,3562,3563,3564] CONDITIONAL_S
Y_MEAS 3562 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3563 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
DISCARD 3564 [(5,4)] 0 [] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
INJECT_T 3565 [(0,4)] D [] [] [] [] [] [] none
MERGE 3566 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3576,3573,3574,3575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3567 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3568 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3569 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3570 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3571 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3572 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3573 [(4,4),(5,4)] D [3566] [] [] [] [((4,4),(5,4))] [3576,3573,3574,3575] CONDITIONAL_S
Y_MEAS 3574 [(5,4)] HALF_D_PLUS_2 [3566] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
IDLE 3575 [(4,4)] HALF_D_PLUS_2 [3566] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
DISCARD 3576 [(5,4)] 0 [3566] [] [] [] [] [3576,3573,3574,3575] CONDITIONAL_S
MERGE 3577 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(5,2)] 0 [] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
INJECT_T 3581 [(4,0)] D [] [] [] [] [] [] none
MERGE 3582 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3587,3588,3589,3590] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3583 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3584 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3585 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3586 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3587 [(4,2),(5,2)] D [3582] [] [] [] [((4,2),(5,2))] [3587,3588,3589,3590] CONDITIONAL_S
Y_MEAS 3588 [(5,2)] HALF_D_PLUS_2 [3582] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
IDLE 3589 [(4,2)] HALF_D_PLUS_2 [3582] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
DISCARD 3590 [(5,2)] 0 [3582] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
MERGE 3591 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3592,3593,3594,3591] CONDITIONAL_S
Y_MEAS 3592 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
IDLE 3593 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
DISCARD 3594 [(5,4)] 0 [] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
INJECT_T 3595 [(0,4)] D [] [] [] [] [] [] none
MERGE 3596 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3603,3604,3605,3606] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3597 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3598 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3599 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3600 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3601 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3602 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3603 [(4,4),(5,4)] D [3596] [] [] [] [((4,4),(5,4))] [3603,3604,3605,3606] CONDITIONAL_S
Y_MEAS 3604 [(5,4)] HALF_D_PLUS_2 [3596] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
IDLE 3605 [(4,4)] HALF_D_PLUS_2 [3596] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
DISCARD 3606 [(5,4)] 0 [3596] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
INJECT_T 3607 [(4,0)] D [] [] [] [] [] [] none
MERGE 3608 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3616,3613,3614,3615] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3609 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3610 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3611 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3612 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3613 [(4,2),(5,2)] D [3608] [] [] [] [((4,2),(5,2))] [3616,3613,3614,3615] CONDITIONAL_S
Y_MEAS 3614 [(5,2)] HALF_D_PLUS_2 [3608] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
IDLE 3615 [(4,2)] HALF_D_PLUS_2 [3608] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
DISCARD 3616 [(5,2)] 0 [3608] [] [] [] [] [3616,3613,3614,3615] CONDITIONAL_S
INJECT_T 3617 [(0,4)] D [] [] [] [] [] [] none
MERGE 3618 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3625,3626,3627,3628] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3619 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3620 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3621 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3622 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3623 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3624 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3625 [(4,4),(5,4)] D [3618] [] [] [] [((4,4),(5,4))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(5,4)] HALF_D_PLUS_2 [3618] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(4,4)] HALF_D_PLUS_2 [3618] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(5,4)] 0 [3618] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
MERGE 3629 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3632,3629,3630,3631] CONDITIONAL_S
Y_MEAS 3630 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
IDLE 3631 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
DISCARD 3632 [(5,2)] 0 [] [] [] [] [] [3632,3629,3630,3631] CONDITIONAL_S
INJECT_T 3633 [(4,0)] D [] [] [] [] [] [] none
MERGE 3634 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3648,3649,3650,3647] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3635 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3636 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3637 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3638 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3639 [(0,4)] D [] [] [] [] [] [] none
MERGE 3640 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3651,3652,3653,3654] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3641 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3642 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3643 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3644 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3645 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3646 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3647 [(4,2),(5,2)] D [3634] [] [] [] [((4,2),(5,2))] [3648,3649,3650,3647] CONDITIONAL_S
Y_MEAS 3648 [(5,2)] HALF_D_PLUS_2 [3634] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3649 [(4,2)] HALF_D_PLUS_2 [3634] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
DISCARD 3650 [(5,2)] 0 [3634] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
MERGE 3651 [(4,4),(5,4)] D [3640] [] [] [] [((4,4),(5,4))] [3651,3652,3653,3654] CONDITIONAL_S
Y_MEAS 3652 [(5,4)] HALF_D_PLUS_2 [3640] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
IDLE 3653 [(4,4)] HALF_D_PLUS_2 [3640] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
DISCARD 3654 [(5,4)] 0 [3640] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
INJECT_T 3655 [(4,0)] D [] [] [] [] [] [] none
MERGE 3656 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3672,3669,3670,3671] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3657 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3658 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3659 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3660 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3661 [(0,4)] D [] [] [] [] [] [] none
MERGE 3662 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3673,3674,3675,3676] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3663 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3664 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3665 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3666 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3667 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3668 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3669 [(4,2),(5,2)] D [3656] [] [] [] [((4,2),(5,2))] [3672,3669,3670,3671] CONDITIONAL_S
Y_MEAS 3670 [(5,2)] HALF_D_PLUS_2 [3656] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
IDLE 3671 [(4,2)] HALF_D_PLUS_2 [3656] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
DISCARD 3672 [(5,2)] 0 [3656] [] [] [] [] [3672,3669,3670,3671] CONDITIONAL_S
MERGE 3673 [(4,4),(5,4)] D [3662] [] [] [] [((4,4),(5,4))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(5,4)] HALF_D_PLUS_2 [3662] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(4,4)] HALF_D_PLUS_2 [3662] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(5,4)] 0 [3662] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
INJECT_T 3677 [(4,0)] D [] [] [] [] [] [] none
MERGE 3678 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3683,3684,3685,3686] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3679 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3680 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3681 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3682 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3683 [(4,2),(5,2)] D [3678] [] [] [] [((4,2),(5,2))] [3683,3684,3685,3686] CONDITIONAL_S
Y_MEAS 3684 [(5,2)] HALF_D_PLUS_2 [3678] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
IDLE 3685 [(4,2)] HALF_D_PLUS_2 [3678] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
DISCARD 3686 [(5,2)] 0 [3678] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
MERGE 3687 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3688,3689,3690,3687] CONDITIONAL_S
Y_MEAS 3688 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
IDLE 3689 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
DISCARD 3690 [(5,4)] 0 [] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
INJECT_T 3691 [(0,4)] D [] [] [] [] [] [] none
MERGE 3692 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3699,3700,3701,3702] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3693 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3694 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3695 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3696 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3697 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3698 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3699 [(4,4),(5,4)] D [3692] [] [] [] [((4,4),(5,4))] [3699,3700,3701,3702] CONDITIONAL_S
Y_MEAS 3700 [(5,4)] HALF_D_PLUS_2 [3692] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
IDLE 3701 [(4,4)] HALF_D_PLUS_2 [3692] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
DISCARD 3702 [(5,4)] 0 [3692] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
INJECT_T 3703 [(4,0)] D [] [] [] [] [] [] none
MERGE 3704 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3712,3709,3710,3711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3705 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3706 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3707 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3708 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3709 [(4,2),(5,2)] D [3704] [] [] [] [((4,2),(5,2))] [3712,3709,3710,3711] CONDITIONAL_S
Y_MEAS 3710 [(5,2)] HALF_D_PLUS_2 [3704] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
IDLE 3711 [(4,2)] HALF_D_PLUS_2 [3704] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
DISCARD 3712 [(5,2)] 0 [3704] [] [] [] [] [3712,3709,3710,3711] CONDITIONAL_S
INJECT_T 3713 [(0,4)] D [] [] [] [] [] [] none
MERGE 3714 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3721,3722,3723,3724] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3715 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3716 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3717 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3718 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3719 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3720 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3721 [(4,4),(5,4)] D [3714] [] [] [] [((4,4),(5,4))] [3721,3722,3723,3724] CONDITIONAL_S
Y_MEAS 3722 [(5,4)] HALF_D_PLUS_2 [3714] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3723 [(4,4)] HALF_D_PLUS_2 [3714] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
DISCARD 3724 [(5,4)] 0 [3714] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
MERGE 3725 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3728,3725,3726,3727] CONDITIONAL_S
Y_MEAS 3726 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
IDLE 3727 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
DISCARD 3728 [(5,2)] 0 [] [] [] [] [] [3728,3725,3726,3727] CONDITIONAL_S
INJECT_T 3729 [(4,0)] D [] [] [] [] [] [] none
MERGE 3730 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3744,3745,3746,3743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3731 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3732 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3733 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3734 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 3735 [(0,4)] D [] [] [] [] [] [] none
MERGE 3736 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3747,3748,3749,3750] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3737 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3738 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3739 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3740 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3741 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3742 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3743 [(4,2),(5,2)] D [3730] [] [] [] [((4,2),(5,2))] [3744,3745,3746,3743] CONDITIONAL_S
Y_MEAS 3744 [(5,2)] HALF_D_PLUS_2 [3730] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
IDLE 3745 [(4,2)] HALF_D_PLUS_2 [3730] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
DISCARD 3746 [(5,2)] 0 [3730] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
MERGE 3747 [(4,4),(5,4)] D [3736] [] [] [] [((4,4),(5,4))] [3747,3748,3749,3750] CONDITIONAL_S
Y_MEAS 3748 [(5,4)] HALF_D_PLUS_2 [3736] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
IDLE 3749 [(4,4)] HALF_D_PLUS_2 [3736] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
DISCARD 3750 [(5,4)] 0 [3736] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
INJECT_T 3751 [(0,4)] D [] [] [] [] [] [] none
MERGE 3752 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3769,3770,3771,3772] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3753 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3754 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3755 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3756 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3757 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3758 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3759 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3760,3761,3762,3759] CONDITIONAL_S
Y_MEAS 3760 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3761 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
DISCARD 3762 [(5,2)] 0 [] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
INJECT_T 3763 [(4,0)] D [] [] [] [] [] [] none
MERGE 3764 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3776,3773,3774,3775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3765 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3766 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3767 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3768 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3769 [(4,4),(5,4)] D [3752] [] [] [] [((4,4),(5,4))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(5,4)] HALF_D_PLUS_2 [3752] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(4,4)] HALF_D_PLUS_2 [3752] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(5,4)] 0 [3752] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
MERGE 3773 [(4,2),(5,2)] D [3764] [] [] [] [((4,2),(5,2))] [3776,3773,3774,3775] CONDITIONAL_S
Y_MEAS 3774 [(5,2)] HALF_D_PLUS_2 [3764] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
IDLE 3775 [(4,2)] HALF_D_PLUS_2 [3764] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
DISCARD 3776 [(5,2)] 0 [3764] [] [] [] [] [3776,3773,3774,3775] CONDITIONAL_S
INJECT_T 3777 [(0,4)] D [] [] [] [] [] [] none
MERGE 3778 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3792,3793,3794,3791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3779 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3780 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3781 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3782 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3783 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3784 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3785 [(4,0)] D [] [] [] [] [] [] none
MERGE 3786 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3795,3796,3797,3798] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3787 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3788 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3789 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3790 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3791 [(4,4),(5,4)] D [3778] [] [] [] [((4,4),(5,4))] [3792,3793,3794,3791] CONDITIONAL_S
Y_MEAS 3792 [(5,4)] HALF_D_PLUS_2 [3778] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
IDLE 3793 [(4,4)] HALF_D_PLUS_2 [3778] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
DISCARD 3794 [(5,4)] 0 [3778] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
MERGE 3795 [(4,2),(5,2)] D [3786] [] [] [] [((4,2),(5,2))] [3795,3796,3797,3798] CONDITIONAL_S
Y_MEAS 3796 [(5,2)] HALF_D_PLUS_2 [3786] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
IDLE 3797 [(4,2)] HALF_D_PLUS_2 [3786] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
DISCARD 3798 [(5,2)] 0 [3786] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
INJECT_T 3799 [(0,4)] D [] [] [] [] [] [] none
MERGE 3800 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3816,3813,3814,3815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3801 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3802 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3803 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3804 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3805 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3806 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3807 [(4,0)] D [] [] [] [] [] [] none
MERGE 3808 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3817,3818,3819,3820] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3809 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3810 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3811 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3812 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3813 [(4,4),(5,4)] D [3800] [] [] [] [((4,4),(5,4))] [3816,3813,3814,3815] CONDITIONAL_S
Y_MEAS 3814 [(5,4)] HALF_D_PLUS_2 [3800] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
IDLE 3815 [(4,4)] HALF_D_PLUS_2 [3800] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
DISCARD 3816 [(5,4)] 0 [3800] [] [] [] [] [3816,3813,3814,3815] CONDITIONAL_S
MERGE 3817 [(4,2),(5,2)] D [3808] [] [] [] [((4,2),(5,2))] [3817,3818,3819,3820] CONDITIONAL_S
Y_MEAS 3818 [(5,2)] HALF_D_PLUS_2 [3808] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3819 [(4,2)] HALF_D_PLUS_2 [3808] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
DISCARD 3820 [(5,2)] 0 [3808] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
INJECT_T 3821 [(0,4)] D [] [] [] [] [] [] none
MERGE 3822 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3835,3836,3837,3838] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3823 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3824 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3825 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3826 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3827 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3828 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3829 [(4,0)] D [] [] [] [] [] [] none
MERGE 3830 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3840,3841,3842,3839] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3831 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3832 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3833 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3834 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3835 [(4,4),(5,4)] D [3822] [] [] [] [((4,4),(5,4))] [3835,3836,3837,3838] CONDITIONAL_S
Y_MEAS 3836 [(5,4)] HALF_D_PLUS_2 [3822] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
IDLE 3837 [(4,4)] HALF_D_PLUS_2 [3822] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
DISCARD 3838 [(5,4)] 0 [3822] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
MERGE 3839 [(4,2),(5,2)] D [3830] [] [] [] [((4,2),(5,2))] [3840,3841,3842,3839] CONDITIONAL_S
Y_MEAS 3840 [(5,2)] HALF_D_PLUS_2 [3830] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3841 [(4,2)] HALF_D_PLUS_2 [3830] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
DISCARD 3842 [(5,2)] 0 [3830] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
INJECT_T 3843 [(4,0)] D [] [] [] [] [] [] none
MERGE 3844 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3864,3861,3862,3863] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3845 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3846 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3847 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3848 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3849 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(5,4)] 0 [] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
INJECT_T 3853 [(0,4)] D [] [] [] [] [] [] none
MERGE 3854 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3865,3866,3867,3868] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3855 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3856 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3857 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3858 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3859 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3860 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3861 [(4,2),(5,2)] D [3844] [] [] [] [((4,2),(5,2))] [3864,3861,3862,3863] CONDITIONAL_S
Y_MEAS 3862 [(5,2)] HALF_D_PLUS_2 [3844] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
IDLE 3863 [(4,2)] HALF_D_PLUS_2 [3844] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
DISCARD 3864 [(5,2)] 0 [3844] [] [] [] [] [3864,3861,3862,3863] CONDITIONAL_S
MERGE 3865 [(4,4),(5,4)] D [3854] [] [] [] [((4,4),(5,4))] [3865,3866,3867,3868] CONDITIONAL_S
Y_MEAS 3866 [(5,4)] HALF_D_PLUS_2 [3854] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3867 [(4,4)] HALF_D_PLUS_2 [3854] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
DISCARD 3868 [(5,4)] 0 [3854] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
INJECT_T 3869 [(0,4)] D [] [] [] [] [] [] none
MERGE 3870 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3888,3889,3890,3887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3871 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3872 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3873 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3874 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3875 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3876 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3877 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3880,3877,3878,3879] CONDITIONAL_S
Y_MEAS 3878 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
IDLE 3879 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
DISCARD 3880 [(5,2)] 0 [] [] [] [] [] [3880,3877,3878,3879] CONDITIONAL_S
INJECT_T 3881 [(4,0)] D [] [] [] [] [] [] none
MERGE 3882 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3891,3892,3893,3894] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3883 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3884 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3885 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3886 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3887 [(4,4),(5,4)] D [3870] [] [] [] [((4,4),(5,4))] [3888,3889,3890,3887] CONDITIONAL_S
Y_MEAS 3888 [(5,4)] HALF_D_PLUS_2 [3870] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
IDLE 3889 [(4,4)] HALF_D_PLUS_2 [3870] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
DISCARD 3890 [(5,4)] 0 [3870] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
MERGE 3891 [(4,2),(5,2)] D [3882] [] [] [] [((4,2),(5,2))] [3891,3892,3893,3894] CONDITIONAL_S
Y_MEAS 3892 [(5,2)] HALF_D_PLUS_2 [3882] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
IDLE 3893 [(4,2)] HALF_D_PLUS_2 [3882] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
DISCARD 3894 [(5,2)] 0 [3882] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
INJECT_T 3895 [(0,4)] D [] [] [] [] [] [] none
MERGE 3896 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3912,3909,3910,3911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3897 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3898 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3899 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3900 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3901 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3902 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3903 [(4,0)] D [] [] [] [] [] [] none
MERGE 3904 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3913,3914,3915,3916] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3905 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3906 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3907 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3908 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3909 [(4,4),(5,4)] D [3896] [] [] [] [((4,4),(5,4))] [3912,3909,3910,3911] CONDITIONAL_S
Y_MEAS 3910 [(5,4)] HALF_D_PLUS_2 [3896] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
IDLE 3911 [(4,4)] HALF_D_PLUS_2 [3896] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
DISCARD 3912 [(5,4)] 0 [3896] [] [] [] [] [3912,3909,3910,3911] CONDITIONAL_S
MERGE 3913 [(4,2),(5,2)] D [3904] [] [] [] [((4,2),(5,2))] [3913,3914,3915,3916] CONDITIONAL_S
Y_MEAS 3914 [(5,2)] HALF_D_PLUS_2 [3904] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3915 [(4,2)] HALF_D_PLUS_2 [3904] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
DISCARD 3916 [(5,2)] 0 [3904] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
INJECT_T 3917 [(0,4)] D [] [] [] [] [] [] none
MERGE 3918 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3931,3932,3933,3934] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3919 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3920 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3921 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3922 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3923 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3924 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3925 [(4,0)] D [] [] [] [] [] [] none
MERGE 3926 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3936,3937,3938,3935] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3927 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3928 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3929 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3930 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3931 [(4,4),(5,4)] D [3918] [] [] [] [((4,4),(5,4))] [3931,3932,3933,3934] CONDITIONAL_S
Y_MEAS 3932 [(5,4)] HALF_D_PLUS_2 [3918] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
IDLE 3933 [(4,4)] HALF_D_PLUS_2 [3918] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
DISCARD 3934 [(5,4)] 0 [3918] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
MERGE 3935 [(4,2),(5,2)] D [3926] [] [] [] [((4,2),(5,2))] [3936,3937,3938,3935] CONDITIONAL_S
Y_MEAS 3936 [(5,2)] HALF_D_PLUS_2 [3926] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
IDLE 3937 [(4,2)] HALF_D_PLUS_2 [3926] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
DISCARD 3938 [(5,2)] 0 [3926] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
INJECT_T 3939 [(0,4)] D [] [] [] [] [] [] none
MERGE 3940 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3953,3954,3955,3956] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3941 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3942 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3943 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3944 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3945 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3946 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3947 [(4,0)] D [] [] [] [] [] [] none
MERGE 3948 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3960,3957,3958,3959] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3949 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3950 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3951 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3952 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3953 [(4,4),(5,4)] D [3940] [] [] [] [((4,4),(5,4))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(5,4)] HALF_D_PLUS_2 [3940] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(4,4)] HALF_D_PLUS_2 [3940] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(5,4)] 0 [3940] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
MERGE 3957 [(4,2),(5,2)] D [3948] [] [] [] [((4,2),(5,2))] [3960,3957,3958,3959] CONDITIONAL_S
Y_MEAS 3958 [(5,2)] HALF_D_PLUS_2 [3948] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
IDLE 3959 [(4,2)] HALF_D_PLUS_2 [3948] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
DISCARD 3960 [(5,2)] 0 [3948] [] [] [] [] [3960,3957,3958,3959] CONDITIONAL_S
MERGE 3961 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [3961,3962,3963,3964] CONDITIONAL_S
Y_MEAS 3962 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3963 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
DISCARD 3964 [(5,4)] 0 [] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
INJECT_T 3965 [(0,4)] D [] [] [] [] [] [] none
MERGE 3966 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [3984,3985,3986,3983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3967 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3968 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3969 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3970 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3971 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3972 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 3973 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [3976,3973,3974,3975] CONDITIONAL_S
Y_MEAS 3974 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
IDLE 3975 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
DISCARD 3976 [(5,2)] 0 [] [] [] [] [] [3976,3973,3974,3975] CONDITIONAL_S
INJECT_T 3977 [(4,0)] D [] [] [] [] [] [] none
MERGE 3978 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [3987,3988,3989,3990] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 3979 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 3980 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 3981 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 3982 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 3983 [(4,4),(5,4)] D [3966] [] [] [] [((4,4),(5,4))] [3984,3985,3986,3983] CONDITIONAL_S
Y_MEAS 3984 [(5,4)] HALF_D_PLUS_2 [3966] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
IDLE 3985 [(4,4)] HALF_D_PLUS_2 [3966] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
DISCARD 3986 [(5,4)] 0 [3966] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
MERGE 3987 [(4,2),(5,2)] D [3978] [] [] [] [((4,2),(5,2))] [3987,3988,3989,3990] CONDITIONAL_S
Y_MEAS 3988 [(5,2)] HALF_D_PLUS_2 [3978] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
IDLE 3989 [(4,2)] HALF_D_PLUS_2 [3978] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
DISCARD 3990 [(5,2)] 0 [3978] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
INJECT_T 3991 [(0,4)] D [] [] [] [] [] [] none
MERGE 3992 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4008,4005,4006,4007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 3993 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 3994 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 3995 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 3996 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 3997 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 3998 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 3999 [(4,0)] D [] [] [] [] [] [] none
MERGE 4000 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4009,4010,4011,4012] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4001 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4002 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4003 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4004 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4005 [(4,4),(5,4)] D [3992] [] [] [] [((4,4),(5,4))] [4008,4005,4006,4007] CONDITIONAL_S
Y_MEAS 4006 [(5,4)] HALF_D_PLUS_2 [3992] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
IDLE 4007 [(4,4)] HALF_D_PLUS_2 [3992] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
DISCARD 4008 [(5,4)] 0 [3992] [] [] [] [] [4008,4005,4006,4007] CONDITIONAL_S
MERGE 4009 [(4,2),(5,2)] D [4000] [] [] [] [((4,2),(5,2))] [4009,4010,4011,4012] CONDITIONAL_S
Y_MEAS 4010 [(5,2)] HALF_D_PLUS_2 [4000] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4011 [(4,2)] HALF_D_PLUS_2 [4000] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
DISCARD 4012 [(5,2)] 0 [4000] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
INJECT_T 4013 [(0,4)] D [] [] [] [] [] [] none
MERGE 4014 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4027,4028,4029,4030] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4015 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4016 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4017 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4018 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4019 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4020 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4021 [(4,0)] D [] [] [] [] [] [] none
MERGE 4022 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4032,4033,4034,4031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4023 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4024 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4025 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4026 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4027 [(4,4),(5,4)] D [4014] [] [] [] [((4,4),(5,4))] [4027,4028,4029,4030] CONDITIONAL_S
Y_MEAS 4028 [(5,4)] HALF_D_PLUS_2 [4014] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
IDLE 4029 [(4,4)] HALF_D_PLUS_2 [4014] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
DISCARD 4030 [(5,4)] 0 [4014] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
MERGE 4031 [(4,2),(5,2)] D [4022] [] [] [] [((4,2),(5,2))] [4032,4033,4034,4031] CONDITIONAL_S
Y_MEAS 4032 [(5,2)] HALF_D_PLUS_2 [4022] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
IDLE 4033 [(4,2)] HALF_D_PLUS_2 [4022] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
DISCARD 4034 [(5,2)] 0 [4022] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
INJECT_T 4035 [(0,4)] D [] [] [] [] [] [] none
MERGE 4036 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4043,4044,4045,4046] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4037 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4038 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4039 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4040 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4041 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4042 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4043 [(4,4),(5,4)] D [4036] [] [] [] [((4,4),(5,4))] [4043,4044,4045,4046] CONDITIONAL_S
Y_MEAS 4044 [(5,4)] HALF_D_PLUS_2 [4036] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
IDLE 4045 [(4,4)] HALF_D_PLUS_2 [4036] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
DISCARD 4046 [(5,4)] 0 [4036] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
MERGE 4047 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4048,4049,4050,4047] CONDITIONAL_S
Y_MEAS 4048 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
IDLE 4049 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
DISCARD 4050 [(5,2)] 0 [] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
INJECT_T 4051 [(4,0)] D [] [] [] [] [] [] none
MERGE 4052 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4057,4058,4059,4060] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4053 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4054 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4055 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4056 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4057 [(4,2),(5,2)] D [4052] [] [] [] [((4,2),(5,2))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(5,2)] HALF_D_PLUS_2 [4052] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(4,2)] HALF_D_PLUS_2 [4052] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(5,2)] 0 [4052] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
MERGE 4061 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4064,4061,4062,4063] CONDITIONAL_S
Y_MEAS 4062 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
IDLE 4063 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
DISCARD 4064 [(5,4)] 0 [] [] [] [] [] [4064,4061,4062,4063] CONDITIONAL_S
INJECT_T 4065 [(0,4)] D [] [] [] [] [] [] none
MERGE 4066 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4080,4081,4082,4079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4067 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4068 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4069 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4070 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4071 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4072 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4073 [(4,0)] D [] [] [] [] [] [] none
MERGE 4074 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4083,4084,4085,4086] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4075 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4076 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4077 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4078 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4079 [(4,4),(5,4)] D [4066] [] [] [] [((4,4),(5,4))] [4080,4081,4082,4079] CONDITIONAL_S
Y_MEAS 4080 [(5,4)] HALF_D_PLUS_2 [4066] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4081 [(4,4)] HALF_D_PLUS_2 [4066] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
DISCARD 4082 [(5,4)] 0 [4066] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
MERGE 4083 [(4,2),(5,2)] D [4074] [] [] [] [((4,2),(5,2))] [4083,4084,4085,4086] CONDITIONAL_S
Y_MEAS 4084 [(5,2)] HALF_D_PLUS_2 [4074] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
IDLE 4085 [(4,2)] HALF_D_PLUS_2 [4074] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
DISCARD 4086 [(5,2)] 0 [4074] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
INJECT_T 4087 [(0,4)] D [] [] [] [] [] [] none
MERGE 4088 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4096,4097,4098,4095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4089 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4090 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4091 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4092 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4093 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4094 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4095 [(4,4),(5,4)] D [4088] [] [] [] [((4,4),(5,4))] [4096,4097,4098,4095] CONDITIONAL_S
Y_MEAS 4096 [(5,4)] HALF_D_PLUS_2 [4088] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4097 [(4,4)] HALF_D_PLUS_2 [4088] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
DISCARD 4098 [(5,4)] 0 [4088] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
MERGE 4099 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4099,4100,4101,4102] CONDITIONAL_S
Y_MEAS 4100 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
IDLE 4101 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
DISCARD 4102 [(5,2)] 0 [] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
INJECT_T 4103 [(4,0)] D [] [] [] [] [] [] none
MERGE 4104 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4112,4109,4110,4111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4105 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4106 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4107 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4108 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4109 [(4,2),(5,2)] D [4104] [] [] [] [((4,2),(5,2))] [4112,4109,4110,4111] CONDITIONAL_S
Y_MEAS 4110 [(5,2)] HALF_D_PLUS_2 [4104] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
IDLE 4111 [(4,2)] HALF_D_PLUS_2 [4104] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
DISCARD 4112 [(5,2)] 0 [4104] [] [] [] [] [4112,4109,4110,4111] CONDITIONAL_S
INJECT_T 4113 [(0,4)] D [] [] [] [] [] [] none
MERGE 4114 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4121,4122,4123,4124] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4115 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4116 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4117 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4118 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4119 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4120 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4121 [(4,4),(5,4)] D [4114] [] [] [] [((4,4),(5,4))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(5,4)] HALF_D_PLUS_2 [4114] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(4,4)] HALF_D_PLUS_2 [4114] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(5,4)] 0 [4114] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
INJECT_T 4125 [(4,0)] D [] [] [] [] [] [] none
MERGE 4126 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4131,4132,4133,4134] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4127 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4128 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4129 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4130 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4131 [(4,2),(5,2)] D [4126] [] [] [] [((4,2),(5,2))] [4131,4132,4133,4134] CONDITIONAL_S
Y_MEAS 4132 [(5,2)] HALF_D_PLUS_2 [4126] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4133 [(4,2)] HALF_D_PLUS_2 [4126] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
DISCARD 4134 [(5,2)] 0 [4126] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
MERGE 4135 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4136,4137,4138,4135] CONDITIONAL_S
Y_MEAS 4136 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4137 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
DISCARD 4138 [(5,4)] 0 [] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
INJECT_T 4139 [(0,4)] D [] [] [] [] [] [] none
MERGE 4140 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4147,4148,4149,4150] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4141 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4142 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4143 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4144 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4145 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4146 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4147 [(4,4),(5,4)] D [4140] [] [] [] [((4,4),(5,4))] [4147,4148,4149,4150] CONDITIONAL_S
Y_MEAS 4148 [(5,4)] HALF_D_PLUS_2 [4140] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
IDLE 4149 [(4,4)] HALF_D_PLUS_2 [4140] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
DISCARD 4150 [(5,4)] 0 [4140] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
MERGE 4151 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4152,4153,4154,4151] CONDITIONAL_S
Y_MEAS 4152 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4153 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
DISCARD 4154 [(5,2)] 0 [] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
INJECT_T 4155 [(4,0)] D [] [] [] [] [] [] none
MERGE 4156 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4161,4162,4163,4164] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4157 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4158 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4159 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4160 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4161 [(4,2),(5,2)] D [4156] [] [] [] [((4,2),(5,2))] [4161,4162,4163,4164] CONDITIONAL_S
Y_MEAS 4162 [(5,2)] HALF_D_PLUS_2 [4156] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4163 [(4,2)] HALF_D_PLUS_2 [4156] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
DISCARD 4164 [(5,2)] 0 [4156] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
MERGE 4165 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4168,4165,4166,4167] CONDITIONAL_S
Y_MEAS 4166 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
IDLE 4167 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
DISCARD 4168 [(5,4)] 0 [] [] [] [] [] [4168,4165,4166,4167] CONDITIONAL_S
INJECT_T 4169 [(0,4)] D [] [] [] [] [] [] none
MERGE 4170 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4177,4178,4179,4180] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4171 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4172 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4173 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4174 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4175 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4176 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4177 [(4,4),(5,4)] D [4170] [] [] [] [((4,4),(5,4))] [4177,4178,4179,4180] CONDITIONAL_S
Y_MEAS 4178 [(5,4)] HALF_D_PLUS_2 [4170] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4179 [(4,4)] HALF_D_PLUS_2 [4170] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
DISCARD 4180 [(5,4)] 0 [4170] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
MERGE 4181 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4184,4181,4182,4183] CONDITIONAL_S
Y_MEAS 4182 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
IDLE 4183 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
DISCARD 4184 [(5,2)] 0 [] [] [] [] [] [4184,4181,4182,4183] CONDITIONAL_S
INJECT_T 4185 [(4,0)] D [] [] [] [] [] [] none
MERGE 4186 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4192,4193,4194,4191] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4187 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4188 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4189 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4190 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4191 [(4,2),(5,2)] D [4186] [] [] [] [((4,2),(5,2))] [4192,4193,4194,4191] CONDITIONAL_S
Y_MEAS 4192 [(5,2)] HALF_D_PLUS_2 [4186] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4193 [(4,2)] HALF_D_PLUS_2 [4186] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
DISCARD 4194 [(5,2)] 0 [4186] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
MERGE 4195 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4195,4196,4197,4198] CONDITIONAL_S
Y_MEAS 4196 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
IDLE 4197 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
DISCARD 4198 [(5,4)] 0 [] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
INJECT_T 4199 [(0,4)] D [] [] [] [] [] [] none
MERGE 4200 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4216,4213,4214,4215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4201 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4202 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4203 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4204 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4205 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4206 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4207 [(4,0)] D [] [] [] [] [] [] none
MERGE 4208 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4217,4218,4219,4220] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4209 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4210 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4211 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4212 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4213 [(4,4),(5,4)] D [4200] [] [] [] [((4,4),(5,4))] [4216,4213,4214,4215] CONDITIONAL_S
Y_MEAS 4214 [(5,4)] HALF_D_PLUS_2 [4200] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
IDLE 4215 [(4,4)] HALF_D_PLUS_2 [4200] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
DISCARD 4216 [(5,4)] 0 [4200] [] [] [] [] [4216,4213,4214,4215] CONDITIONAL_S
MERGE 4217 [(4,2),(5,2)] D [4208] [] [] [] [((4,2),(5,2))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(5,2)] HALF_D_PLUS_2 [4208] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(4,2)] HALF_D_PLUS_2 [4208] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(5,2)] 0 [4208] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
INJECT_T 4221 [(4,0)] D [] [] [] [] [] [] none
MERGE 4222 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4240,4241,4242,4239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4223 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4224 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4225 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4226 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4227 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4227,4228,4229,4230] CONDITIONAL_S
Y_MEAS 4228 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
IDLE 4229 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
DISCARD 4230 [(5,4)] 0 [] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
INJECT_T 4231 [(0,4)] D [] [] [] [] [] [] none
MERGE 4232 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4243,4244,4245,4246] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4233 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4234 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4235 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4236 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4237 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4238 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4239 [(4,2),(5,2)] D [4222] [] [] [] [((4,2),(5,2))] [4240,4241,4242,4239] CONDITIONAL_S
Y_MEAS 4240 [(5,2)] HALF_D_PLUS_2 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4241 [(4,2)] HALF_D_PLUS_2 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
DISCARD 4242 [(5,2)] 0 [4222] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
MERGE 4243 [(4,4),(5,4)] D [4232] [] [] [] [((4,4),(5,4))] [4243,4244,4245,4246] CONDITIONAL_S
Y_MEAS 4244 [(5,4)] HALF_D_PLUS_2 [4232] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4245 [(4,4)] HALF_D_PLUS_2 [4232] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
DISCARD 4246 [(5,4)] 0 [4232] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
INJECT_T 4247 [(0,4)] D [] [] [] [] [] [] none
MERGE 4248 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4265,4266,4267,4268] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4249 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4250 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4251 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4252 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4253 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4254 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4255 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4256,4257,4258,4255] CONDITIONAL_S
Y_MEAS 4256 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4257 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
DISCARD 4258 [(5,2)] 0 [] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
INJECT_T 4259 [(4,0)] D [] [] [] [] [] [] none
MERGE 4260 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4272,4269,4270,4271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4261 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4262 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4263 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4264 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4265 [(4,4),(5,4)] D [4248] [] [] [] [((4,4),(5,4))] [4265,4266,4267,4268] CONDITIONAL_S
Y_MEAS 4266 [(5,4)] HALF_D_PLUS_2 [4248] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4267 [(4,4)] HALF_D_PLUS_2 [4248] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
DISCARD 4268 [(5,4)] 0 [4248] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
MERGE 4269 [(4,2),(5,2)] D [4260] [] [] [] [((4,2),(5,2))] [4272,4269,4270,4271] CONDITIONAL_S
Y_MEAS 4270 [(5,2)] HALF_D_PLUS_2 [4260] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
IDLE 4271 [(4,2)] HALF_D_PLUS_2 [4260] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
DISCARD 4272 [(5,2)] 0 [4260] [] [] [] [] [4272,4269,4270,4271] CONDITIONAL_S
INJECT_T 4273 [(4,0)] D [] [] [] [] [] [] none
MERGE 4274 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4291,4292,4293,4294] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4275 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4276 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4277 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4278 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4279 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4280,4281,4282,4279] CONDITIONAL_S
Y_MEAS 4280 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4281 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
DISCARD 4282 [(5,4)] 0 [] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
INJECT_T 4283 [(0,4)] D [] [] [] [] [] [] none
MERGE 4284 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4296,4297,4298,4295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4285 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4286 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4287 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4288 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4289 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4290 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4291 [(4,2),(5,2)] D [4274] [] [] [] [((4,2),(5,2))] [4291,4292,4293,4294] CONDITIONAL_S
Y_MEAS 4292 [(5,2)] HALF_D_PLUS_2 [4274] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4293 [(4,2)] HALF_D_PLUS_2 [4274] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
DISCARD 4294 [(5,2)] 0 [4274] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
MERGE 4295 [(4,4),(5,4)] D [4284] [] [] [] [((4,4),(5,4))] [4296,4297,4298,4295] CONDITIONAL_S
Y_MEAS 4296 [(5,4)] HALF_D_PLUS_2 [4284] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4297 [(4,4)] HALF_D_PLUS_2 [4284] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
DISCARD 4298 [(5,4)] 0 [4284] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
MERGE 4299 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4299,4300,4301,4302] CONDITIONAL_S
Y_MEAS 4300 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4301 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
DISCARD 4302 [(5,2)] 0 [] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
INJECT_T 4303 [(4,0)] D [] [] [] [] [] [] none
MERGE 4304 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4321,4322,4323,4324] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4305 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4306 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4307 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4308 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4309 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4312,4309,4310,4311] CONDITIONAL_S
Y_MEAS 4310 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
IDLE 4311 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
DISCARD 4312 [(5,4)] 0 [] [] [] [] [] [4312,4309,4310,4311] CONDITIONAL_S
INJECT_T 4313 [(0,4)] D [] [] [] [] [] [] none
MERGE 4314 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4328,4325,4326,4327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4315 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4316 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4317 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4318 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4319 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4320 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4321 [(4,2),(5,2)] D [4304] [] [] [] [((4,2),(5,2))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(5,2)] HALF_D_PLUS_2 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(4,2)] HALF_D_PLUS_2 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(5,2)] 0 [4304] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
MERGE 4325 [(4,4),(5,4)] D [4314] [] [] [] [((4,4),(5,4))] [4328,4325,4326,4327] CONDITIONAL_S
Y_MEAS 4326 [(5,4)] HALF_D_PLUS_2 [4314] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
IDLE 4327 [(4,4)] HALF_D_PLUS_2 [4314] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
DISCARD 4328 [(5,4)] 0 [4314] [] [] [] [] [4328,4325,4326,4327] CONDITIONAL_S
INJECT_T 4329 [(4,0)] D [] [] [] [] [] [] none
MERGE 4330 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4344,4345,4346,4343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4331 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4332 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4333 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4334 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4335 [(0,4)] D [] [] [] [] [] [] none
MERGE 4336 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4347,4348,4349,4350] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4337 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4338 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4339 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4340 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4341 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4342 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4343 [(4,2),(5,2)] D [4330] [] [] [] [((4,2),(5,2))] [4344,4345,4346,4343] CONDITIONAL_S
Y_MEAS 4344 [(5,2)] HALF_D_PLUS_2 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4345 [(4,2)] HALF_D_PLUS_2 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
DISCARD 4346 [(5,2)] 0 [4330] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
MERGE 4347 [(4,4),(5,4)] D [4336] [] [] [] [((4,4),(5,4))] [4347,4348,4349,4350] CONDITIONAL_S
Y_MEAS 4348 [(5,4)] HALF_D_PLUS_2 [4336] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4349 [(4,4)] HALF_D_PLUS_2 [4336] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
DISCARD 4350 [(5,4)] 0 [4336] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
MERGE 4351 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4352,4353,4354,4351] CONDITIONAL_S
Y_MEAS 4352 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4353 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
DISCARD 4354 [(5,2)] 0 [] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
INJECT_T 4355 [(4,0)] D [] [] [] [] [] [] none
MERGE 4356 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4376,4373,4374,4375] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4357 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4358 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4359 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4360 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4361 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4361,4362,4363,4364] CONDITIONAL_S
Y_MEAS 4362 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4363 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
DISCARD 4364 [(5,4)] 0 [] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
INJECT_T 4365 [(0,4)] D [] [] [] [] [] [] none
MERGE 4366 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4377,4378,4379,4380] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4367 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4368 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4369 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4370 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4371 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4372 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4373 [(4,2),(5,2)] D [4356] [] [] [] [((4,2),(5,2))] [4376,4373,4374,4375] CONDITIONAL_S
Y_MEAS 4374 [(5,2)] HALF_D_PLUS_2 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
IDLE 4375 [(4,2)] HALF_D_PLUS_2 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
DISCARD 4376 [(5,2)] 0 [4356] [] [] [] [] [4376,4373,4374,4375] CONDITIONAL_S
MERGE 4377 [(4,4),(5,4)] D [4366] [] [] [] [((4,4),(5,4))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(5,4)] HALF_D_PLUS_2 [4366] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(4,4)] HALF_D_PLUS_2 [4366] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(5,4)] 0 [4366] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
MERGE 4381 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4384,4381,4382,4383] CONDITIONAL_S
Y_MEAS 4382 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
IDLE 4383 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
DISCARD 4384 [(5,2)] 0 [] [] [] [] [] [4384,4381,4382,4383] CONDITIONAL_S
INJECT_T 4385 [(4,0)] D [] [] [] [] [] [] none
MERGE 4386 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4403,4404,4405,4406] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4387 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4388 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4389 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4390 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4391 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4392,4393,4394,4391] CONDITIONAL_S
Y_MEAS 4392 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4393 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
DISCARD 4394 [(5,4)] 0 [] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
INJECT_T 4395 [(0,4)] D [] [] [] [] [] [] none
MERGE 4396 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4408,4409,4410,4407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4397 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4398 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4399 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4400 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4401 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4402 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4403 [(4,2),(5,2)] D [4386] [] [] [] [((4,2),(5,2))] [4403,4404,4405,4406] CONDITIONAL_S
Y_MEAS 4404 [(5,2)] HALF_D_PLUS_2 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4405 [(4,2)] HALF_D_PLUS_2 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
DISCARD 4406 [(5,2)] 0 [4386] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
MERGE 4407 [(4,4),(5,4)] D [4396] [] [] [] [((4,4),(5,4))] [4408,4409,4410,4407] CONDITIONAL_S
Y_MEAS 4408 [(5,4)] HALF_D_PLUS_2 [4396] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4409 [(4,4)] HALF_D_PLUS_2 [4396] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
DISCARD 4410 [(5,4)] 0 [4396] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
INJECT_T 4411 [(4,0)] D [] [] [] [] [] [] none
MERGE 4412 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4425,4426,4427,4428] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4413 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4414 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4415 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4416 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4417 [(0,4)] D [] [] [] [] [] [] none
MERGE 4418 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4432,4429,4430,4431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4419 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4420 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4421 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4422 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4423 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4424 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4425 [(4,2),(5,2)] D [4412] [] [] [] [((4,2),(5,2))] [4425,4426,4427,4428] CONDITIONAL_S
Y_MEAS 4426 [(5,2)] HALF_D_PLUS_2 [4412] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4427 [(4,2)] HALF_D_PLUS_2 [4412] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
DISCARD 4428 [(5,2)] 0 [4412] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
MERGE 4429 [(4,4),(5,4)] D [4418] [] [] [] [((4,4),(5,4))] [4432,4429,4430,4431] CONDITIONAL_S
Y_MEAS 4430 [(5,4)] HALF_D_PLUS_2 [4418] [] [] [] [] [4432,4429,4430,4431] CONDITIONAL_S
IDLE 4431 [(4,4)] HALF_D_PLUS_2 [4418] [] [] [] [] [4432,4429,4430,4431] CONDITIONAL_S
DISCARD 4432 [(5,4)] 0 [4418] [] [] [] [] [4432,4429,4430,4431] CONDITIONAL_S
INJECT_T 4433 [(4,0)] D [] [] [] [] [] [] none
MERGE 4434 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4440,4441,4442,4439] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4435 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4436 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4437 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4438 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4439 [(4,2),(5,2)] D [4434] [] [] [] [((4,2),(5,2))] [4440,4441,4442,4439] CONDITIONAL_S
Y_MEAS 4440 [(5,2)] HALF_D_PLUS_2 [4434] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4441 [(4,2)] HALF_D_PLUS_2 [4434] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
DISCARD 4442 [(5,2)] 0 [4434] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
MERGE 4443 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4443,4444,4445,4446] CONDITIONAL_S
Y_MEAS 4444 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
IDLE 4445 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
DISCARD 4446 [(5,4)] 0 [] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
INJECT_T 4447 [(0,4)] D [] [] [] [] [] [] none
MERGE 4448 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4456,4457,4458,4455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4449 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4450 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4451 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4452 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4453 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4454 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4455 [(4,4),(5,4)] D [4448] [] [] [] [((4,4),(5,4))] [4456,4457,4458,4455] CONDITIONAL_S
Y_MEAS 4456 [(5,4)] HALF_D_PLUS_2 [4448] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4457 [(4,4)] HALF_D_PLUS_2 [4448] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
DISCARD 4458 [(5,4)] 0 [4448] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
MERGE 4459 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4459,4460,4461,4462] CONDITIONAL_S
Y_MEAS 4460 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4461 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
DISCARD 4462 [(5,2)] 0 [] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
INJECT_T 4463 [(4,0)] D [] [] [] [] [] [] none
MERGE 4464 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4480,4477,4478,4479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4465 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4466 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4467 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4468 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4469 [(0,4)] D [] [] [] [] [] [] none
MERGE 4470 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4481,4482,4483,4484] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4471 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4472 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4473 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4474 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4475 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4476 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4477 [(4,2),(5,2)] D [4464] [] [] [] [((4,2),(5,2))] [4480,4477,4478,4479] CONDITIONAL_S
Y_MEAS 4478 [(5,2)] HALF_D_PLUS_2 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
IDLE 4479 [(4,2)] HALF_D_PLUS_2 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
DISCARD 4480 [(5,2)] 0 [4464] [] [] [] [] [4480,4477,4478,4479] CONDITIONAL_S
MERGE 4481 [(4,4),(5,4)] D [4470] [] [] [] [((4,4),(5,4))] [4481,4482,4483,4484] CONDITIONAL_S
Y_MEAS 4482 [(5,4)] HALF_D_PLUS_2 [4470] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4483 [(4,4)] HALF_D_PLUS_2 [4470] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
DISCARD 4484 [(5,4)] 0 [4470] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
INJECT_T 4485 [(4,0)] D [] [] [] [] [] [] none
MERGE 4486 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4499,4500,4501,4502] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4487 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4488 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4489 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4490 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4491 [(0,4)] D [] [] [] [] [] [] none
MERGE 4492 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4504,4505,4506,4503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4493 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4494 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4495 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4496 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4497 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4498 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4499 [(4,2),(5,2)] D [4486] [] [] [] [((4,2),(5,2))] [4499,4500,4501,4502] CONDITIONAL_S
Y_MEAS 4500 [(5,2)] HALF_D_PLUS_2 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4501 [(4,2)] HALF_D_PLUS_2 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
DISCARD 4502 [(5,2)] 0 [4486] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
MERGE 4503 [(4,4),(5,4)] D [4492] [] [] [] [((4,4),(5,4))] [4504,4505,4506,4503] CONDITIONAL_S
Y_MEAS 4504 [(5,4)] HALF_D_PLUS_2 [4492] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4505 [(4,4)] HALF_D_PLUS_2 [4492] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
DISCARD 4506 [(5,4)] 0 [4492] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
INJECT_T 4507 [(4,0)] D [] [] [] [] [] [] none
MERGE 4508 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4521,4522,4523,4524] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4509 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4510 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4511 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4512 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 4513 [(0,4)] D [] [] [] [] [] [] none
MERGE 4514 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4528,4525,4526,4527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4515 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4516 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4517 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4518 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4519 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4520 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4521 [(4,2),(5,2)] D [4508] [] [] [] [((4,2),(5,2))] [4521,4522,4523,4524] CONDITIONAL_S
Y_MEAS 4522 [(5,2)] HALF_D_PLUS_2 [4508] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4523 [(4,2)] HALF_D_PLUS_2 [4508] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
DISCARD 4524 [(5,2)] 0 [4508] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
MERGE 4525 [(4,4),(5,4)] D [4514] [] [] [] [((4,4),(5,4))] [4528,4525,4526,4527] CONDITIONAL_S
Y_MEAS 4526 [(5,4)] HALF_D_PLUS_2 [4514] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
IDLE 4527 [(4,4)] HALF_D_PLUS_2 [4514] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
DISCARD 4528 [(5,4)] 0 [4514] [] [] [] [] [4528,4525,4526,4527] CONDITIONAL_S
INJECT_T 4529 [(0,4)] D [] [] [] [] [] [] none
MERGE 4530 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4547,4548,4549,4550] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4531 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4532 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4533 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4534 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4535 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4536 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4537 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4537,4538,4539,4540] CONDITIONAL_S
Y_MEAS 4538 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4539 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
DISCARD 4540 [(5,2)] 0 [] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
INJECT_T 4541 [(4,0)] D [] [] [] [] [] [] none
MERGE 4542 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4552,4553,4554,4551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4543 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4544 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4545 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4546 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4547 [(4,4),(5,4)] D [4530] [] [] [] [((4,4),(5,4))] [4547,4548,4549,4550] CONDITIONAL_S
Y_MEAS 4548 [(5,4)] HALF_D_PLUS_2 [4530] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
IDLE 4549 [(4,4)] HALF_D_PLUS_2 [4530] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
DISCARD 4550 [(5,4)] 0 [4530] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
MERGE 4551 [(4,2),(5,2)] D [4542] [] [] [] [((4,2),(5,2))] [4552,4553,4554,4551] CONDITIONAL_S
Y_MEAS 4552 [(5,2)] HALF_D_PLUS_2 [4542] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4553 [(4,2)] HALF_D_PLUS_2 [4542] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
DISCARD 4554 [(5,2)] 0 [4542] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
INJECT_T 4555 [(4,0)] D [] [] [] [] [] [] none
MERGE 4556 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4576,4573,4574,4575] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4557 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4558 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4559 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4560 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4561 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4561,4562,4563,4564] CONDITIONAL_S
Y_MEAS 4562 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4563 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
DISCARD 4564 [(5,4)] 0 [] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
INJECT_T 4565 [(0,4)] D [] [] [] [] [] [] none
MERGE 4566 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4577,4578,4579,4580] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4567 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4568 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4569 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4570 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4571 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4572 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4573 [(4,2),(5,2)] D [4556] [] [] [] [((4,2),(5,2))] [4576,4573,4574,4575] CONDITIONAL_S
Y_MEAS 4574 [(5,2)] HALF_D_PLUS_2 [4556] [] [] [] [] [4576,4573,4574,4575] CONDITIONAL_S
IDLE 4575 [(4,2)] HALF_D_PLUS_2 [4556] [] [] [] [] [4576,4573,4574,4575] CONDITIONAL_S
DISCARD 4576 [(5,2)] 0 [4556] [] [] [] [] [4576,4573,4574,4575] CONDITIONAL_S
MERGE 4577 [(4,4),(5,4)] D [4566] [] [] [] [((4,4),(5,4))] [4577,4578,4579,4580] CONDITIONAL_S
Y_MEAS 4578 [(5,4)] HALF_D_PLUS_2 [4566] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4579 [(4,4)] HALF_D_PLUS_2 [4566] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
DISCARD 4580 [(5,4)] 0 [4566] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
INJECT_T 4581 [(0,4)] D [] [] [] [] [] [] none
MERGE 4582 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4600,4601,4602,4599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4583 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4584 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4585 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4586 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4587 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4588 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4589 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4592,4589,4590,4591] CONDITIONAL_S
Y_MEAS 4590 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4592,4589,4590,4591] CONDITIONAL_S
IDLE 4591 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4592,4589,4590,4591] CONDITIONAL_S
DISCARD 4592 [(5,2)] 0 [] [] [] [] [] [4592,4589,4590,4591] CONDITIONAL_S
INJECT_T 4593 [(4,0)] D [] [] [] [] [] [] none
MERGE 4594 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4603,4604,4605,4606] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4595 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4596 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4597 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4598 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4599 [(4,4),(5,4)] D [4582] [] [] [] [((4,4),(5,4))] [4600,4601,4602,4599] CONDITIONAL_S
Y_MEAS 4600 [(5,4)] HALF_D_PLUS_2 [4582] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4601 [(4,4)] HALF_D_PLUS_2 [4582] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
DISCARD 4602 [(5,4)] 0 [4582] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
MERGE 4603 [(4,2),(5,2)] D [4594] [] [] [] [((4,2),(5,2))] [4603,4604,4605,4606] CONDITIONAL_S
Y_MEAS 4604 [(5,2)] HALF_D_PLUS_2 [4594] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
IDLE 4605 [(4,2)] HALF_D_PLUS_2 [4594] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
DISCARD 4606 [(5,2)] 0 [4594] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
MERGE 4607 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4608,4609,4610,4607] CONDITIONAL_S
Y_MEAS 4608 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4609 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
DISCARD 4610 [(5,4)] 0 [] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
INJECT_T 4611 [(0,4)] D [] [] [] [] [] [] none
MERGE 4612 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4632,4629,4630,4631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4613 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4614 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4615 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4616 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4617 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4618 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4619 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4619,4620,4621,4622] CONDITIONAL_S
Y_MEAS 4620 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
IDLE 4621 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
DISCARD 4622 [(5,2)] 0 [] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
INJECT_T 4623 [(4,0)] D [] [] [] [] [] [] none
MERGE 4624 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4633,4634,4635,4636] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4625 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4626 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4627 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4628 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4629 [(4,4),(5,4)] D [4612] [] [] [] [((4,4),(5,4))] [4632,4629,4630,4631] CONDITIONAL_S
Y_MEAS 4630 [(5,4)] HALF_D_PLUS_2 [4612] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
IDLE 4631 [(4,4)] HALF_D_PLUS_2 [4612] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
DISCARD 4632 [(5,4)] 0 [4612] [] [] [] [] [4632,4629,4630,4631] CONDITIONAL_S
MERGE 4633 [(4,2),(5,2)] D [4624] [] [] [] [((4,2),(5,2))] [4633,4634,4635,4636] CONDITIONAL_S
Y_MEAS 4634 [(5,2)] HALF_D_PLUS_2 [4624] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4635 [(4,2)] HALF_D_PLUS_2 [4624] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
DISCARD 4636 [(5,2)] 0 [4624] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
INJECT_T 4637 [(0,4)] D [] [] [] [] [] [] none
MERGE 4638 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4651,4652,4653,4654] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4639 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4640 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4641 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4642 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4643 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4644 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4645 [(4,0)] D [] [] [] [] [] [] none
MERGE 4646 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4656,4657,4658,4655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4647 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4648 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4649 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4650 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4651 [(4,4),(5,4)] D [4638] [] [] [] [((4,4),(5,4))] [4651,4652,4653,4654] CONDITIONAL_S
Y_MEAS 4652 [(5,4)] HALF_D_PLUS_2 [4638] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
IDLE 4653 [(4,4)] HALF_D_PLUS_2 [4638] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
DISCARD 4654 [(5,4)] 0 [4638] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
MERGE 4655 [(4,2),(5,2)] D [4646] [] [] [] [((4,2),(5,2))] [4656,4657,4658,4655] CONDITIONAL_S
Y_MEAS 4656 [(5,2)] HALF_D_PLUS_2 [4646] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4657 [(4,2)] HALF_D_PLUS_2 [4646] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
DISCARD 4658 [(5,2)] 0 [4646] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
MERGE 4659 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4659,4660,4661,4662] CONDITIONAL_S
Y_MEAS 4660 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
IDLE 4661 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
DISCARD 4662 [(5,4)] 0 [] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
INJECT_T 4663 [(0,4)] D [] [] [] [] [] [] none
MERGE 4664 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4681,4682,4683,4684] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4665 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4666 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4667 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4668 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4669 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4670 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4671 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4672,4673,4674,4671] CONDITIONAL_S
Y_MEAS 4672 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4673 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
DISCARD 4674 [(5,2)] 0 [] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
INJECT_T 4675 [(4,0)] D [] [] [] [] [] [] none
MERGE 4676 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4688,4685,4686,4687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4677 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4678 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4679 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4680 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4681 [(4,4),(5,4)] D [4664] [] [] [] [((4,4),(5,4))] [4681,4682,4683,4684] CONDITIONAL_S
Y_MEAS 4682 [(5,4)] HALF_D_PLUS_2 [4664] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4683 [(4,4)] HALF_D_PLUS_2 [4664] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
DISCARD 4684 [(5,4)] 0 [4664] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
MERGE 4685 [(4,2),(5,2)] D [4676] [] [] [] [((4,2),(5,2))] [4688,4685,4686,4687] CONDITIONAL_S
Y_MEAS 4686 [(5,2)] HALF_D_PLUS_2 [4676] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
IDLE 4687 [(4,2)] HALF_D_PLUS_2 [4676] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
DISCARD 4688 [(5,2)] 0 [4676] [] [] [] [] [4688,4685,4686,4687] CONDITIONAL_S
INJECT_T 4689 [(0,4)] D [] [] [] [] [] [] none
MERGE 4690 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4704,4705,4706,4703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4691 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4692 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4693 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4694 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4695 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4696 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4697 [(4,0)] D [] [] [] [] [] [] none
MERGE 4698 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4707,4708,4709,4710] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4699 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4700 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4701 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4702 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4703 [(4,4),(5,4)] D [4690] [] [] [] [((4,4),(5,4))] [4704,4705,4706,4703] CONDITIONAL_S
Y_MEAS 4704 [(5,4)] HALF_D_PLUS_2 [4690] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4705 [(4,4)] HALF_D_PLUS_2 [4690] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
DISCARD 4706 [(5,4)] 0 [4690] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
MERGE 4707 [(4,2),(5,2)] D [4698] [] [] [] [((4,2),(5,2))] [4707,4708,4709,4710] CONDITIONAL_S
Y_MEAS 4708 [(5,2)] HALF_D_PLUS_2 [4698] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
IDLE 4709 [(4,2)] HALF_D_PLUS_2 [4698] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
DISCARD 4710 [(5,2)] 0 [4698] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
MERGE 4711 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4712,4713,4714,4711] CONDITIONAL_S
Y_MEAS 4712 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4713 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
DISCARD 4714 [(5,4)] 0 [] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
INJECT_T 4715 [(0,4)] D [] [] [] [] [] [] none
MERGE 4716 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4736,4733,4734,4735] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4717 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4718 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4719 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4720 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4721 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4722 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4723 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4723,4724,4725,4726] CONDITIONAL_S
Y_MEAS 4724 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
IDLE 4725 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
DISCARD 4726 [(5,2)] 0 [] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
INJECT_T 4727 [(4,0)] D [] [] [] [] [] [] none
MERGE 4728 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4737,4738,4739,4740] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4729 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4730 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4731 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4732 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4733 [(4,4),(5,4)] D [4716] [] [] [] [((4,4),(5,4))] [4736,4733,4734,4735] CONDITIONAL_S
Y_MEAS 4734 [(5,4)] HALF_D_PLUS_2 [4716] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
IDLE 4735 [(4,4)] HALF_D_PLUS_2 [4716] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
DISCARD 4736 [(5,4)] 0 [4716] [] [] [] [] [4736,4733,4734,4735] CONDITIONAL_S
MERGE 4737 [(4,2),(5,2)] D [4728] [] [] [] [((4,2),(5,2))] [4737,4738,4739,4740] CONDITIONAL_S
Y_MEAS 4738 [(5,2)] HALF_D_PLUS_2 [4728] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4739 [(4,2)] HALF_D_PLUS_2 [4728] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
DISCARD 4740 [(5,2)] 0 [4728] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
INJECT_T 4741 [(0,4)] D [] [] [] [] [] [] none
MERGE 4742 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4755,4756,4757,4758] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4743 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4744 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4745 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4746 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4747 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4748 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4749 [(4,0)] D [] [] [] [] [] [] none
MERGE 4750 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4760,4761,4762,4759] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4751 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4752 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4753 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4754 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4755 [(4,4),(5,4)] D [4742] [] [] [] [((4,4),(5,4))] [4755,4756,4757,4758] CONDITIONAL_S
Y_MEAS 4756 [(5,4)] HALF_D_PLUS_2 [4742] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
IDLE 4757 [(4,4)] HALF_D_PLUS_2 [4742] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
DISCARD 4758 [(5,4)] 0 [4742] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
MERGE 4759 [(4,2),(5,2)] D [4750] [] [] [] [((4,2),(5,2))] [4760,4761,4762,4759] CONDITIONAL_S
Y_MEAS 4760 [(5,2)] HALF_D_PLUS_2 [4750] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4761 [(4,2)] HALF_D_PLUS_2 [4750] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
DISCARD 4762 [(5,2)] 0 [4750] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
INJECT_T 4763 [(0,4)] D [] [] [] [] [] [] none
MERGE 4764 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4777,4778,4779,4780] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4765 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4766 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4767 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4768 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4769 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4770 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 4771 [(4,0)] D [] [] [] [] [] [] none
MERGE 4772 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4784,4781,4782,4783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4773 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4774 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4775 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4776 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4777 [(4,4),(5,4)] D [4764] [] [] [] [((4,4),(5,4))] [4777,4778,4779,4780] CONDITIONAL_S
Y_MEAS 4778 [(5,4)] HALF_D_PLUS_2 [4764] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4779 [(4,4)] HALF_D_PLUS_2 [4764] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
DISCARD 4780 [(5,4)] 0 [4764] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
MERGE 4781 [(4,2),(5,2)] D [4772] [] [] [] [((4,2),(5,2))] [4784,4781,4782,4783] CONDITIONAL_S
Y_MEAS 4782 [(5,2)] HALF_D_PLUS_2 [4772] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
IDLE 4783 [(4,2)] HALF_D_PLUS_2 [4772] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
DISCARD 4784 [(5,2)] 0 [4772] [] [] [] [] [4784,4781,4782,4783] CONDITIONAL_S
INJECT_T 4785 [(4,0)] D [] [] [] [] [] [] none
MERGE 4786 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4803,4804,4805,4806] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4787 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4788 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4789 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4790 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4791 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4792,4793,4794,4791] CONDITIONAL_S
Y_MEAS 4792 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
IDLE 4793 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
DISCARD 4794 [(5,4)] 0 [] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
INJECT_T 4795 [(0,4)] D [] [] [] [] [] [] none
MERGE 4796 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4808,4809,4810,4807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4797 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4798 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4799 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4800 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4801 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4802 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4803 [(4,2),(5,2)] D [4786] [] [] [] [((4,2),(5,2))] [4803,4804,4805,4806] CONDITIONAL_S
Y_MEAS 4804 [(5,2)] HALF_D_PLUS_2 [4786] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
IDLE 4805 [(4,2)] HALF_D_PLUS_2 [4786] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
DISCARD 4806 [(5,2)] 0 [4786] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
MERGE 4807 [(4,4),(5,4)] D [4796] [] [] [] [((4,4),(5,4))] [4808,4809,4810,4807] CONDITIONAL_S
Y_MEAS 4808 [(5,4)] HALF_D_PLUS_2 [4796] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
IDLE 4809 [(4,4)] HALF_D_PLUS_2 [4796] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
DISCARD 4810 [(5,4)] 0 [4796] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
INJECT_T 4811 [(4,0)] D [] [] [] [] [] [] none
MERGE 4812 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4817,4818,4819,4820] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4813 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4814 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4815 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4816 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4817 [(4,2),(5,2)] D [4812] [] [] [] [((4,2),(5,2))] [4817,4818,4819,4820] CONDITIONAL_S
Y_MEAS 4818 [(5,2)] HALF_D_PLUS_2 [4812] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4819 [(4,2)] HALF_D_PLUS_2 [4812] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
DISCARD 4820 [(5,2)] 0 [4812] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
MERGE 4821 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4824,4821,4822,4823] CONDITIONAL_S
Y_MEAS 4822 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4824,4821,4822,4823] CONDITIONAL_S
IDLE 4823 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4824,4821,4822,4823] CONDITIONAL_S
DISCARD 4824 [(5,4)] 0 [] [] [] [] [] [4824,4821,4822,4823] CONDITIONAL_S
INJECT_T 4825 [(0,4)] D [] [] [] [] [] [] none
MERGE 4826 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4833,4834,4835,4836] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4827 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4828 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4829 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4830 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4831 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4832 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4833 [(4,4),(5,4)] D [4826] [] [] [] [((4,4),(5,4))] [4833,4834,4835,4836] CONDITIONAL_S
Y_MEAS 4834 [(5,4)] HALF_D_PLUS_2 [4826] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4835 [(4,4)] HALF_D_PLUS_2 [4826] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
DISCARD 4836 [(5,4)] 0 [4826] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
INJECT_T 4837 [(4,0)] D [] [] [] [] [] [] none
MERGE 4838 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4843,4844,4845,4846] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4839 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4840 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4841 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4842 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4843 [(4,2),(5,2)] D [4838] [] [] [] [((4,2),(5,2))] [4843,4844,4845,4846] CONDITIONAL_S
Y_MEAS 4844 [(5,2)] HALF_D_PLUS_2 [4838] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
IDLE 4845 [(4,2)] HALF_D_PLUS_2 [4838] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
DISCARD 4846 [(5,2)] 0 [4838] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
MERGE 4847 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4848,4849,4850,4847] CONDITIONAL_S
Y_MEAS 4848 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4849 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
DISCARD 4850 [(5,4)] 0 [] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
INJECT_T 4851 [(4,0)] D [] [] [] [] [] [] none
MERGE 4852 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4857,4858,4859,4860] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4853 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4854 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4855 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4856 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4857 [(4,2),(5,2)] D [4852] [] [] [] [((4,2),(5,2))] [4857,4858,4859,4860] CONDITIONAL_S
Y_MEAS 4858 [(5,2)] HALF_D_PLUS_2 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4859 [(4,2)] HALF_D_PLUS_2 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
DISCARD 4860 [(5,2)] 0 [4852] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
MERGE 4861 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4864,4861,4862,4863] CONDITIONAL_S
Y_MEAS 4862 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
IDLE 4863 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
DISCARD 4864 [(5,4)] 0 [] [] [] [] [] [4864,4861,4862,4863] CONDITIONAL_S
MERGE 4865 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4865,4866,4867,4868] CONDITIONAL_S
Y_MEAS 4866 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4867 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
DISCARD 4868 [(5,2)] 0 [] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
INJECT_T 4869 [(4,0)] D [] [] [] [] [] [] none
MERGE 4870 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [4875,4876,4877,4878] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 4871 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 4872 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 4873 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4874 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 4875 [(4,2),(5,2)] D [4870] [] [] [] [((4,2),(5,2))] [4875,4876,4877,4878] CONDITIONAL_S
Y_MEAS 4876 [(5,2)] HALF_D_PLUS_2 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
IDLE 4877 [(4,2)] HALF_D_PLUS_2 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
DISCARD 4878 [(5,2)] 0 [4870] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
MERGE 4879 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [4880,4881,4882,4879] CONDITIONAL_S
Y_MEAS 4880 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4881 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
DISCARD 4882 [(5,2)] 0 [] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
MERGE 4883 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 4884 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 4885 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 4886 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 4887 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 4888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4888,4889,4890,4891] CONDITIONAL_S
Y_MEAS 4889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
IDLE 4890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
DISCARD 4891 [(5,4)] 0 [] [] [] [] [] [4888,4889,4890,4891] CONDITIONAL_S
MERGE 4892 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4892,4893,4894,4895] CONDITIONAL_S
Y_MEAS 4893 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
IDLE 4894 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
DISCARD 4895 [(5,4)] 0 [] [] [] [] [] [4892,4893,4894,4895] CONDITIONAL_S
INJECT_T 4896 [(0,4)] D [] [] [] [] [] [] none
MERGE 4897 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4904,4905,4906,4907] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4898 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4899 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4900 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4901 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4902 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4903 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4904 [(4,4),(5,4)] D [4897] [] [] [] [((4,4),(5,4))] [4904,4905,4906,4907] CONDITIONAL_S
Y_MEAS 4905 [(5,4)] HALF_D_PLUS_2 [4897] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
IDLE 4906 [(4,4)] HALF_D_PLUS_2 [4897] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
DISCARD 4907 [(5,4)] 0 [4897] [] [] [] [] [4904,4905,4906,4907] CONDITIONAL_S
INJECT_T 4908 [(0,4)] D [] [] [] [] [] [] none
MERGE 4909 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4916,4917,4918,4919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4910 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4911 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4912 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4913 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4914 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4915 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4916 [(4,4),(5,4)] D [4909] [] [] [] [((4,4),(5,4))] [4916,4917,4918,4919] CONDITIONAL_S
Y_MEAS 4917 [(5,4)] HALF_D_PLUS_2 [4909] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
IDLE 4918 [(4,4)] HALF_D_PLUS_2 [4909] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
DISCARD 4919 [(5,4)] 0 [4909] [] [] [] [] [4916,4917,4918,4919] CONDITIONAL_S
MERGE 4920 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4920,4921,4922,4923] CONDITIONAL_S
Y_MEAS 4921 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
IDLE 4922 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
DISCARD 4923 [(5,4)] 0 [] [] [] [] [] [4920,4921,4922,4923] CONDITIONAL_S
INJECT_T 4924 [(0,4)] D [] [] [] [] [] [] none
MERGE 4925 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4932,4933,4934,4935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4926 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4927 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4928 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4929 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4930 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4931 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4932 [(4,4),(5,4)] D [4925] [] [] [] [((4,4),(5,4))] [4932,4933,4934,4935] CONDITIONAL_S
Y_MEAS 4933 [(5,4)] HALF_D_PLUS_2 [4925] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
IDLE 4934 [(4,4)] HALF_D_PLUS_2 [4925] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
DISCARD 4935 [(5,4)] 0 [4925] [] [] [] [] [4932,4933,4934,4935] CONDITIONAL_S
INJECT_T 4936 [(0,4)] D [] [] [] [] [] [] none
MERGE 4937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4944,4945,4946,4947] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4943 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4944 [(4,4),(5,4)] D [4937] [] [] [] [((4,4),(5,4))] [4944,4945,4946,4947] CONDITIONAL_S
Y_MEAS 4945 [(5,4)] HALF_D_PLUS_2 [4937] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
IDLE 4946 [(4,4)] HALF_D_PLUS_2 [4937] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
DISCARD 4947 [(5,4)] 0 [4937] [] [] [] [] [4944,4945,4946,4947] CONDITIONAL_S
INJECT_T 4948 [(0,4)] D [] [] [] [] [] [] none
MERGE 4949 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4956,4957,4958,4959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4950 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4951 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4952 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4953 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4954 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4955 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4956 [(4,4),(5,4)] D [4949] [] [] [] [((4,4),(5,4))] [4956,4957,4958,4959] CONDITIONAL_S
Y_MEAS 4957 [(5,4)] HALF_D_PLUS_2 [4949] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
IDLE 4958 [(4,4)] HALF_D_PLUS_2 [4949] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
DISCARD 4959 [(5,4)] 0 [4949] [] [] [] [] [4956,4957,4958,4959] CONDITIONAL_S
INJECT_T 4960 [(0,4)] D [] [] [] [] [] [] none
MERGE 4961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4968,4969,4970,4971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4967 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4968 [(4,4),(5,4)] D [4961] [] [] [] [((4,4),(5,4))] [4968,4969,4970,4971] CONDITIONAL_S
Y_MEAS 4969 [(5,4)] HALF_D_PLUS_2 [4961] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
IDLE 4970 [(4,4)] HALF_D_PLUS_2 [4961] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
DISCARD 4971 [(5,4)] 0 [4961] [] [] [] [] [4968,4969,4970,4971] CONDITIONAL_S
MERGE 4972 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [4972,4973,4974,4975] CONDITIONAL_S
Y_MEAS 4973 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
IDLE 4974 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
DISCARD 4975 [(5,4)] 0 [] [] [] [] [] [4972,4973,4974,4975] CONDITIONAL_S
INJECT_T 4976 [(0,4)] D [] [] [] [] [] [] none
MERGE 4977 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4984,4985,4986,4987] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4978 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4979 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4980 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4981 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4982 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4983 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4984 [(4,4),(5,4)] D [4977] [] [] [] [((4,4),(5,4))] [4984,4985,4986,4987] CONDITIONAL_S
Y_MEAS 4985 [(5,4)] HALF_D_PLUS_2 [4977] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
IDLE 4986 [(4,4)] HALF_D_PLUS_2 [4977] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
DISCARD 4987 [(5,4)] 0 [4977] [] [] [] [] [4984,4985,4986,4987] CONDITIONAL_S
INJECT_T 4988 [(0,4)] D [] [] [] [] [] [] none
MERGE 4989 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [4996,4997,4998,4999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 4990 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 4991 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 4992 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 4993 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 4994 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 4995 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 4996 [(4,4),(5,4)] D [4989] [] [] [] [((4,4),(5,4))] [4996,4997,4998,4999] CONDITIONAL_S
Y_MEAS 4997 [(5,4)] HALF_D_PLUS_2 [4989] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
IDLE 4998 [(4,4)] HALF_D_PLUS_2 [4989] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
DISCARD 4999 [(5,4)] 0 [4989] [] [] [] [] [4996,4997,4998,4999] CONDITIONAL_S
INJECT_T 5000 [(0,4)] D [] [] [] [] [] [] none
MERGE 5001 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5008,5009,5010,5011] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5003 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5004 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5005 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5006 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5007 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5008 [(4,4),(5,4)] D [5001] [] [] [] [((4,4),(5,4))] [5008,5009,5010,5011] CONDITIONAL_S
Y_MEAS 5009 [(5,4)] HALF_D_PLUS_2 [5001] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
IDLE 5010 [(4,4)] HALF_D_PLUS_2 [5001] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
DISCARD 5011 [(5,4)] 0 [5001] [] [] [] [] [5008,5009,5010,5011] CONDITIONAL_S
MERGE 5012 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5012,5013,5014,5015] CONDITIONAL_S
Y_MEAS 5013 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
IDLE 5014 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
DISCARD 5015 [(5,4)] 0 [] [] [] [] [] [5012,5013,5014,5015] CONDITIONAL_S
INJECT_T 5016 [(0,4)] D [] [] [] [] [] [] none
MERGE 5017 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5024,5025,5026,5027] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5018 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5019 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5020 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5021 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5022 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5023 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5024 [(4,4),(5,4)] D [5017] [] [] [] [((4,4),(5,4))] [5024,5025,5026,5027] CONDITIONAL_S
Y_MEAS 5025 [(5,4)] HALF_D_PLUS_2 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
IDLE 5026 [(4,4)] HALF_D_PLUS_2 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
DISCARD 5027 [(5,4)] 0 [5017] [] [] [] [] [5024,5025,5026,5027] CONDITIONAL_S
INJECT_T 5028 [(0,4)] D [] [] [] [] [] [] none
MERGE 5029 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5036,5037,5038,5039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5036 [(4,4),(5,4)] D [5029] [] [] [] [((4,4),(5,4))] [5036,5037,5038,5039] CONDITIONAL_S
Y_MEAS 5037 [(5,4)] HALF_D_PLUS_2 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
IDLE 5038 [(4,4)] HALF_D_PLUS_2 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
DISCARD 5039 [(5,4)] 0 [5029] [] [] [] [] [5036,5037,5038,5039] CONDITIONAL_S
INJECT_T 5040 [(0,4)] D [] [] [] [] [] [] none
MERGE 5041 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5048,5049,5050,5051] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5043 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5044 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5045 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5046 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5047 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5048 [(4,4),(5,4)] D [5041] [] [] [] [((4,4),(5,4))] [5048,5049,5050,5051] CONDITIONAL_S
Y_MEAS 5049 [(5,4)] HALF_D_PLUS_2 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
IDLE 5050 [(4,4)] HALF_D_PLUS_2 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
DISCARD 5051 [(5,4)] 0 [5041] [] [] [] [] [5048,5049,5050,5051] CONDITIONAL_S
INJECT_T 5052 [(0,4)] D [] [] [] [] [] [] none
MERGE 5053 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5060,5061,5062,5063] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5054 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5055 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5056 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5057 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5058 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5059 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5060 [(4,4),(5,4)] D [5053] [] [] [] [((4,4),(5,4))] [5060,5061,5062,5063] CONDITIONAL_S
Y_MEAS 5061 [(5,4)] HALF_D_PLUS_2 [5053] [] [] [] [] [5060,5061,5062,5063] CONDITIONAL_S
IDLE 5062 [(4,4)] HALF_D_PLUS_2 [5053] [] [] [] [] [5060,5061,5062,5063] CONDITIONAL_S
DISCARD 5063 [(5,4)] 0 [5053] [] [] [] [] [5060,5061,5062,5063] CONDITIONAL_S
INJECT_T 5064 [(0,4)] D [] [] [] [] [] [] none
MERGE 5065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5072,5073,5074,5075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5072 [(4,4),(5,4)] D [5065] [] [] [] [((4,4),(5,4))] [5072,5073,5074,5075] CONDITIONAL_S
Y_MEAS 5073 [(5,4)] HALF_D_PLUS_2 [5065] [] [] [] [] [5072,5073,5074,5075] CONDITIONAL_S
IDLE 5074 [(4,4)] HALF_D_PLUS_2 [5065] [] [] [] [] [5072,5073,5074,5075] CONDITIONAL_S
DISCARD 5075 [(5,4)] 0 [5065] [] [] [] [] [5072,5073,5074,5075] CONDITIONAL_S
INJECT_T 5076 [(0,4)] D [] [] [] [] [] [] none
MERGE 5077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5084,5085,5086,5087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5084 [(4,4),(5,4)] D [5077] [] [] [] [((4,4),(5,4))] [5084,5085,5086,5087] CONDITIONAL_S
Y_MEAS 5085 [(5,4)] HALF_D_PLUS_2 [5077] [] [] [] [] [5084,5085,5086,5087] CONDITIONAL_S
IDLE 5086 [(4,4)] HALF_D_PLUS_2 [5077] [] [] [] [] [5084,5085,5086,5087] CONDITIONAL_S
DISCARD 5087 [(5,4)] 0 [5077] [] [] [] [] [5084,5085,5086,5087] CONDITIONAL_S
MERGE 5088 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5088,5089,5090,5091] CONDITIONAL_S
Y_MEAS 5089 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5088,5089,5090,5091] CONDITIONAL_S
IDLE 5090 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5088,5089,5090,5091] CONDITIONAL_S
DISCARD 5091 [(5,4)] 0 [] [] [] [] [] [5088,5089,5090,5091] CONDITIONAL_S
INJECT_T 5092 [(0,4)] D [] [] [] [] [] [] none
MERGE 5093 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5100,5101,5102,5103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5095 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5096 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5097 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5100 [(4,4),(5,4)] D [5093] [] [] [] [((4,4),(5,4))] [5100,5101,5102,5103] CONDITIONAL_S
Y_MEAS 5101 [(5,4)] HALF_D_PLUS_2 [5093] [] [] [] [] [5100,5101,5102,5103] CONDITIONAL_S
IDLE 5102 [(4,4)] HALF_D_PLUS_2 [5093] [] [] [] [] [5100,5101,5102,5103] CONDITIONAL_S
DISCARD 5103 [(5,4)] 0 [5093] [] [] [] [] [5100,5101,5102,5103] CONDITIONAL_S
INJECT_T 5104 [(0,4)] D [] [] [] [] [] [] none
MERGE 5105 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5112,5113,5114,5115] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5106 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5107 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5108 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5109 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5112 [(4,4),(5,4)] D [5105] [] [] [] [((4,4),(5,4))] [5112,5113,5114,5115] CONDITIONAL_S
Y_MEAS 5113 [(5,4)] HALF_D_PLUS_2 [5105] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
IDLE 5114 [(4,4)] HALF_D_PLUS_2 [5105] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
DISCARD 5115 [(5,4)] 0 [5105] [] [] [] [] [5112,5113,5114,5115] CONDITIONAL_S
MERGE 5116 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5116,5117,5118,5119] CONDITIONAL_S
Y_MEAS 5117 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5116,5117,5118,5119] CONDITIONAL_S
IDLE 5118 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5116,5117,5118,5119] CONDITIONAL_S
DISCARD 5119 [(5,4)] 0 [] [] [] [] [] [5116,5117,5118,5119] CONDITIONAL_S
INJECT_T 5120 [(0,4)] D [] [] [] [] [] [] none
MERGE 5121 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5128,5129,5130,5131] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5122 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5123 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5124 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5125 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5126 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5127 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5128 [(4,4),(5,4)] D [5121] [] [] [] [((4,4),(5,4))] [5128,5129,5130,5131] CONDITIONAL_S
Y_MEAS 5129 [(5,4)] HALF_D_PLUS_2 [5121] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
IDLE 5130 [(4,4)] HALF_D_PLUS_2 [5121] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
DISCARD 5131 [(5,4)] 0 [5121] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
INJECT_T 5132 [(0,4)] D [] [] [] [] [] [] none
MERGE 5133 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5140,5141,5142,5143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5134 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5135 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5136 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5137 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5138 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5139 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5140 [(4,4),(5,4)] D [5133] [] [] [] [((4,4),(5,4))] [5140,5141,5142,5143] CONDITIONAL_S
Y_MEAS 5141 [(5,4)] HALF_D_PLUS_2 [5133] [] [] [] [] [5140,5141,5142,5143] CONDITIONAL_S
IDLE 5142 [(4,4)] HALF_D_PLUS_2 [5133] [] [] [] [] [5140,5141,5142,5143] CONDITIONAL_S
DISCARD 5143 [(5,4)] 0 [5133] [] [] [] [] [5140,5141,5142,5143] CONDITIONAL_S
MERGE 5144 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5144,5145,5146,5147] CONDITIONAL_S
Y_MEAS 5145 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
IDLE 5146 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
DISCARD 5147 [(5,4)] 0 [] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
INJECT_T 5148 [(0,4)] D [] [] [] [] [] [] none
MERGE 5149 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5156,5157,5158,5159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5150 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5151 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5152 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5153 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5154 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5155 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5156 [(4,4),(5,4)] D [5149] [] [] [] [((4,4),(5,4))] [5156,5157,5158,5159] CONDITIONAL_S
Y_MEAS 5157 [(5,4)] HALF_D_PLUS_2 [5149] [] [] [] [] [5156,5157,5158,5159] CONDITIONAL_S
IDLE 5158 [(4,4)] HALF_D_PLUS_2 [5149] [] [] [] [] [5156,5157,5158,5159] CONDITIONAL_S
DISCARD 5159 [(5,4)] 0 [5149] [] [] [] [] [5156,5157,5158,5159] CONDITIONAL_S
MERGE 5160 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5160,5161,5162,5163] CONDITIONAL_S
Y_MEAS 5161 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5162 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
DISCARD 5163 [(5,4)] 0 [] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
INJECT_T 5164 [(0,4)] D [] [] [] [] [] [] none
MERGE 5165 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5172,5173,5174,5175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5166 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5167 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5168 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5169 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5171 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5172 [(4,4),(5,4)] D [5165] [] [] [] [((4,4),(5,4))] [5172,5173,5174,5175] CONDITIONAL_S
Y_MEAS 5173 [(5,4)] HALF_D_PLUS_2 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
IDLE 5174 [(4,4)] HALF_D_PLUS_2 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
DISCARD 5175 [(5,4)] 0 [5165] [] [] [] [] [5172,5173,5174,5175] CONDITIONAL_S
MERGE 5176 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5176,5177,5178,5179] CONDITIONAL_S
Y_MEAS 5177 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
IDLE 5178 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
DISCARD 5179 [(5,4)] 0 [] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
INJECT_T 5180 [(0,4)] D [] [] [] [] [] [] none
MERGE 5181 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5188,5189,5190,5191] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5182 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5183 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5184 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5185 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5186 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5187 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5188 [(4,4),(5,4)] D [5181] [] [] [] [((4,4),(5,4))] [5188,5189,5190,5191] CONDITIONAL_S
Y_MEAS 5189 [(5,4)] HALF_D_PLUS_2 [5181] [] [] [] [] [5188,5189,5190,5191] CONDITIONAL_S
IDLE 5190 [(4,4)] HALF_D_PLUS_2 [5181] [] [] [] [] [5188,5189,5190,5191] CONDITIONAL_S
DISCARD 5191 [(5,4)] 0 [5181] [] [] [] [] [5188,5189,5190,5191] CONDITIONAL_S
MERGE 5192 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5192,5193,5194,5195] CONDITIONAL_S
Y_MEAS 5193 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
IDLE 5194 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
DISCARD 5195 [(5,4)] 0 [] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
INJECT_T 5196 [(0,4)] D [] [] [] [] [] [] none
MERGE 5197 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5204,5205,5206,5207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5198 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5199 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5200 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5201 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5202 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5203 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5204 [(4,4),(5,4)] D [5197] [] [] [] [((4,4),(5,4))] [5204,5205,5206,5207] CONDITIONAL_S
Y_MEAS 5205 [(5,4)] HALF_D_PLUS_2 [5197] [] [] [] [] [5204,5205,5206,5207] CONDITIONAL_S
IDLE 5206 [(4,4)] HALF_D_PLUS_2 [5197] [] [] [] [] [5204,5205,5206,5207] CONDITIONAL_S
DISCARD 5207 [(5,4)] 0 [5197] [] [] [] [] [5204,5205,5206,5207] CONDITIONAL_S
MERGE 5208 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5208,5209,5210,5211] CONDITIONAL_S
Y_MEAS 5209 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5210 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
DISCARD 5211 [(5,4)] 0 [] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
INJECT_T 5212 [(0,4)] D [] [] [] [] [] [] none
MERGE 5213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5220,5221,5222,5223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5220 [(4,4),(5,4)] D [5213] [] [] [] [((4,4),(5,4))] [5220,5221,5222,5223] CONDITIONAL_S
Y_MEAS 5221 [(5,4)] HALF_D_PLUS_2 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
IDLE 5222 [(4,4)] HALF_D_PLUS_2 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
DISCARD 5223 [(5,4)] 0 [5213] [] [] [] [] [5220,5221,5222,5223] CONDITIONAL_S
MERGE 5224 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5224,5225,5226,5227] CONDITIONAL_S
Y_MEAS 5225 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5226 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
DISCARD 5227 [(5,4)] 0 [] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
INJECT_T 5228 [(0,4)] D [] [] [] [] [] [] none
MERGE 5229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5236,5237,5238,5239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5236 [(4,4),(5,4)] D [5229] [] [] [] [((4,4),(5,4))] [5236,5237,5238,5239] CONDITIONAL_S
Y_MEAS 5237 [(5,4)] HALF_D_PLUS_2 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
IDLE 5238 [(4,4)] HALF_D_PLUS_2 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
DISCARD 5239 [(5,4)] 0 [5229] [] [] [] [] [5236,5237,5238,5239] CONDITIONAL_S
MERGE 5240 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5240,5241,5242,5243] CONDITIONAL_S
Y_MEAS 5241 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5242 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
DISCARD 5243 [(5,4)] 0 [] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
INJECT_T 5244 [(0,4)] D [] [] [] [] [] [] none
MERGE 5245 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5252,5253,5254,5255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5247 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5248 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5249 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5250 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5251 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5252 [(4,4),(5,4)] D [5245] [] [] [] [((4,4),(5,4))] [5252,5253,5254,5255] CONDITIONAL_S
Y_MEAS 5253 [(5,4)] HALF_D_PLUS_2 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
IDLE 5254 [(4,4)] HALF_D_PLUS_2 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
DISCARD 5255 [(5,4)] 0 [5245] [] [] [] [] [5252,5253,5254,5255] CONDITIONAL_S
MERGE 5256 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5256,5257,5258,5259] CONDITIONAL_S
Y_MEAS 5257 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5258 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
DISCARD 5259 [(5,4)] 0 [] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
INJECT_T 5260 [(0,4)] D [] [] [] [] [] [] none
MERGE 5261 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5268,5269,5270,5271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5262 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5263 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5264 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5265 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5266 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5267 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5268 [(4,4),(5,4)] D [5261] [] [] [] [((4,4),(5,4))] [5268,5269,5270,5271] CONDITIONAL_S
Y_MEAS 5269 [(5,4)] HALF_D_PLUS_2 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
IDLE 5270 [(4,4)] HALF_D_PLUS_2 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
DISCARD 5271 [(5,4)] 0 [5261] [] [] [] [] [5268,5269,5270,5271] CONDITIONAL_S
MERGE 5272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5272,5273,5274,5275] CONDITIONAL_S
Y_MEAS 5273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
IDLE 5274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
DISCARD 5275 [(5,4)] 0 [] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
INJECT_T 5276 [(0,4)] D [] [] [] [] [] [] none
MERGE 5277 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5284,5285,5286,5287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5278 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5279 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5280 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5281 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5282 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5283 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5284 [(4,4),(5,4)] D [5277] [] [] [] [((4,4),(5,4))] [5284,5285,5286,5287] CONDITIONAL_S
Y_MEAS 5285 [(5,4)] HALF_D_PLUS_2 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
IDLE 5286 [(4,4)] HALF_D_PLUS_2 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
DISCARD 5287 [(5,4)] 0 [5277] [] [] [] [] [5284,5285,5286,5287] CONDITIONAL_S
INJECT_T 5288 [(0,4)] D [] [] [] [] [] [] none
MERGE 5289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5296,5297,5298,5299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5295 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5296 [(4,4),(5,4)] D [5289] [] [] [] [((4,4),(5,4))] [5296,5297,5298,5299] CONDITIONAL_S
Y_MEAS 5297 [(5,4)] HALF_D_PLUS_2 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
IDLE 5298 [(4,4)] HALF_D_PLUS_2 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
DISCARD 5299 [(5,4)] 0 [5289] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
MERGE 5300 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5300,5301,5302,5303] CONDITIONAL_S
Y_MEAS 5301 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5300,5301,5302,5303] CONDITIONAL_S
IDLE 5302 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5300,5301,5302,5303] CONDITIONAL_S
DISCARD 5303 [(5,4)] 0 [] [] [] [] [] [5300,5301,5302,5303] CONDITIONAL_S
INJECT_T 5304 [(0,4)] D [] [] [] [] [] [] none
MERGE 5305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5312,5313,5314,5315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5312 [(4,4),(5,4)] D [5305] [] [] [] [((4,4),(5,4))] [5312,5313,5314,5315] CONDITIONAL_S
Y_MEAS 5313 [(5,4)] HALF_D_PLUS_2 [5305] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
IDLE 5314 [(4,4)] HALF_D_PLUS_2 [5305] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
DISCARD 5315 [(5,4)] 0 [5305] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
INJECT_T 5316 [(0,4)] D [] [] [] [] [] [] none
MERGE 5317 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5324,5325,5326,5327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5319 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5320 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5321 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5324 [(4,4),(5,4)] D [5317] [] [] [] [((4,4),(5,4))] [5324,5325,5326,5327] CONDITIONAL_S
Y_MEAS 5325 [(5,4)] HALF_D_PLUS_2 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
IDLE 5326 [(4,4)] HALF_D_PLUS_2 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
DISCARD 5327 [(5,4)] 0 [5317] [] [] [] [] [5324,5325,5326,5327] CONDITIONAL_S
MERGE 5328 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5328,5329,5330,5331] CONDITIONAL_S
Y_MEAS 5329 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
IDLE 5330 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
DISCARD 5331 [(5,4)] 0 [] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
INJECT_T 5332 [(0,4)] D [] [] [] [] [] [] none
MERGE 5333 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5340,5341,5342,5343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5334 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5335 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5336 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5337 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5339 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5340 [(4,4),(5,4)] D [5333] [] [] [] [((4,4),(5,4))] [5340,5341,5342,5343] CONDITIONAL_S
Y_MEAS 5341 [(5,4)] HALF_D_PLUS_2 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
IDLE 5342 [(4,4)] HALF_D_PLUS_2 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
DISCARD 5343 [(5,4)] 0 [5333] [] [] [] [] [5340,5341,5342,5343] CONDITIONAL_S
INJECT_T 5344 [(0,4)] D [] [] [] [] [] [] none
MERGE 5345 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5352,5353,5354,5355] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5347 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5348 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5349 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5350 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5351 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5352 [(4,4),(5,4)] D [5345] [] [] [] [((4,4),(5,4))] [5352,5353,5354,5355] CONDITIONAL_S
Y_MEAS 5353 [(5,4)] HALF_D_PLUS_2 [5345] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
IDLE 5354 [(4,4)] HALF_D_PLUS_2 [5345] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
DISCARD 5355 [(5,4)] 0 [5345] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
MERGE 5356 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5356,5357,5358,5359] CONDITIONAL_S
Y_MEAS 5357 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
IDLE 5358 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
DISCARD 5359 [(5,4)] 0 [] [] [] [] [] [5356,5357,5358,5359] CONDITIONAL_S
INJECT_T 5360 [(0,4)] D [] [] [] [] [] [] none
MERGE 5361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5368,5369,5370,5371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5368 [(4,4),(5,4)] D [5361] [] [] [] [((4,4),(5,4))] [5368,5369,5370,5371] CONDITIONAL_S
Y_MEAS 5369 [(5,4)] HALF_D_PLUS_2 [5361] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
IDLE 5370 [(4,4)] HALF_D_PLUS_2 [5361] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
DISCARD 5371 [(5,4)] 0 [5361] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
INJECT_T 5372 [(0,4)] D [] [] [] [] [] [] none
MERGE 5373 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5380,5381,5382,5383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5374 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5375 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5376 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5377 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5378 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5379 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5380 [(4,4),(5,4)] D [5373] [] [] [] [((4,4),(5,4))] [5380,5381,5382,5383] CONDITIONAL_S
Y_MEAS 5381 [(5,4)] HALF_D_PLUS_2 [5373] [] [] [] [] [5380,5381,5382,5383] CONDITIONAL_S
IDLE 5382 [(4,4)] HALF_D_PLUS_2 [5373] [] [] [] [] [5380,5381,5382,5383] CONDITIONAL_S
DISCARD 5383 [(5,4)] 0 [5373] [] [] [] [] [5380,5381,5382,5383] CONDITIONAL_S
MERGE 5384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5384,5385,5386,5387] CONDITIONAL_S
Y_MEAS 5385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
IDLE 5386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
DISCARD 5387 [(5,4)] 0 [] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
INJECT_T 5388 [(0,4)] D [] [] [] [] [] [] none
MERGE 5389 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5396,5397,5398,5399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5391 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5392 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5393 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5394 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5395 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5396 [(4,4),(5,4)] D [5389] [] [] [] [((4,4),(5,4))] [5396,5397,5398,5399] CONDITIONAL_S
Y_MEAS 5397 [(5,4)] HALF_D_PLUS_2 [5389] [] [] [] [] [5396,5397,5398,5399] CONDITIONAL_S
IDLE 5398 [(4,4)] HALF_D_PLUS_2 [5389] [] [] [] [] [5396,5397,5398,5399] CONDITIONAL_S
DISCARD 5399 [(5,4)] 0 [5389] [] [] [] [] [5396,5397,5398,5399] CONDITIONAL_S
INJECT_T 5400 [(0,4)] D [] [] [] [] [] [] none
MERGE 5401 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5408,5409,5410,5411] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5402 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5403 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5404 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5405 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5406 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5407 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5408 [(4,4),(5,4)] D [5401] [] [] [] [((4,4),(5,4))] [5408,5409,5410,5411] CONDITIONAL_S
Y_MEAS 5409 [(5,4)] HALF_D_PLUS_2 [5401] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
IDLE 5410 [(4,4)] HALF_D_PLUS_2 [5401] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
DISCARD 5411 [(5,4)] 0 [5401] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
MERGE 5412 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5412,5413,5414,5415] CONDITIONAL_S
Y_MEAS 5413 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5412,5413,5414,5415] CONDITIONAL_S
IDLE 5414 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5412,5413,5414,5415] CONDITIONAL_S
DISCARD 5415 [(5,4)] 0 [] [] [] [] [] [5412,5413,5414,5415] CONDITIONAL_S
INJECT_T 5416 [(0,4)] D [] [] [] [] [] [] none
MERGE 5417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5424,5425,5426,5427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5423 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5424 [(4,4),(5,4)] D [5417] [] [] [] [((4,4),(5,4))] [5424,5425,5426,5427] CONDITIONAL_S
Y_MEAS 5425 [(5,4)] HALF_D_PLUS_2 [5417] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
IDLE 5426 [(4,4)] HALF_D_PLUS_2 [5417] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
DISCARD 5427 [(5,4)] 0 [5417] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
MERGE 5428 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5428,5429,5430,5431] CONDITIONAL_S
Y_MEAS 5429 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
IDLE 5430 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
DISCARD 5431 [(5,4)] 0 [] [] [] [] [] [5428,5429,5430,5431] CONDITIONAL_S
INJECT_T 5432 [(0,4)] D [] [] [] [] [] [] none
MERGE 5433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5440,5441,5442,5443] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5440 [(4,4),(5,4)] D [5433] [] [] [] [((4,4),(5,4))] [5440,5441,5442,5443] CONDITIONAL_S
Y_MEAS 5441 [(5,4)] HALF_D_PLUS_2 [5433] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
IDLE 5442 [(4,4)] HALF_D_PLUS_2 [5433] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
DISCARD 5443 [(5,4)] 0 [5433] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
INJECT_T 5444 [(0,4)] D [] [] [] [] [] [] none
MERGE 5445 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5452,5453,5454,5455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5446 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5447 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5448 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5449 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5450 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5451 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5452 [(4,4),(5,4)] D [5445] [] [] [] [((4,4),(5,4))] [5452,5453,5454,5455] CONDITIONAL_S
Y_MEAS 5453 [(5,4)] HALF_D_PLUS_2 [5445] [] [] [] [] [5452,5453,5454,5455] CONDITIONAL_S
IDLE 5454 [(4,4)] HALF_D_PLUS_2 [5445] [] [] [] [] [5452,5453,5454,5455] CONDITIONAL_S
DISCARD 5455 [(5,4)] 0 [5445] [] [] [] [] [5452,5453,5454,5455] CONDITIONAL_S
MERGE 5456 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5456,5457,5458,5459] CONDITIONAL_S
Y_MEAS 5457 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
IDLE 5458 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
DISCARD 5459 [(5,4)] 0 [] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
INJECT_T 5460 [(0,4)] D [] [] [] [] [] [] none
MERGE 5461 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5468,5469,5470,5471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5463 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5464 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5465 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5468 [(4,4),(5,4)] D [5461] [] [] [] [((4,4),(5,4))] [5468,5469,5470,5471] CONDITIONAL_S
Y_MEAS 5469 [(5,4)] HALF_D_PLUS_2 [5461] [] [] [] [] [5468,5469,5470,5471] CONDITIONAL_S
IDLE 5470 [(4,4)] HALF_D_PLUS_2 [5461] [] [] [] [] [5468,5469,5470,5471] CONDITIONAL_S
DISCARD 5471 [(5,4)] 0 [5461] [] [] [] [] [5468,5469,5470,5471] CONDITIONAL_S
INJECT_T 5472 [(0,4)] D [] [] [] [] [] [] none
MERGE 5473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5480,5481,5482,5483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5480 [(4,4),(5,4)] D [5473] [] [] [] [((4,4),(5,4))] [5480,5481,5482,5483] CONDITIONAL_S
Y_MEAS 5481 [(5,4)] HALF_D_PLUS_2 [5473] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
IDLE 5482 [(4,4)] HALF_D_PLUS_2 [5473] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
DISCARD 5483 [(5,4)] 0 [5473] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
MERGE 5484 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5484,5485,5486,5487] CONDITIONAL_S
Y_MEAS 5485 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
IDLE 5486 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
DISCARD 5487 [(5,4)] 0 [] [] [] [] [] [5484,5485,5486,5487] CONDITIONAL_S
INJECT_T 5488 [(0,4)] D [] [] [] [] [] [] none
MERGE 5489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5496,5497,5498,5499] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5495 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5496 [(4,4),(5,4)] D [5489] [] [] [] [((4,4),(5,4))] [5496,5497,5498,5499] CONDITIONAL_S
Y_MEAS 5497 [(5,4)] HALF_D_PLUS_2 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
IDLE 5498 [(4,4)] HALF_D_PLUS_2 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
DISCARD 5499 [(5,4)] 0 [5489] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
MERGE 5500 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5500,5501,5502,5503] CONDITIONAL_S
Y_MEAS 5501 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5500,5501,5502,5503] CONDITIONAL_S
IDLE 5502 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5500,5501,5502,5503] CONDITIONAL_S
DISCARD 5503 [(5,4)] 0 [] [] [] [] [] [5500,5501,5502,5503] CONDITIONAL_S
INJECT_T 5504 [(0,4)] D [] [] [] [] [] [] none
MERGE 5505 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5512,5513,5514,5515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5506 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5507 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5508 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5509 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5510 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5511 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5512 [(4,4),(5,4)] D [5505] [] [] [] [((4,4),(5,4))] [5512,5513,5514,5515] CONDITIONAL_S
Y_MEAS 5513 [(5,4)] HALF_D_PLUS_2 [5505] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
IDLE 5514 [(4,4)] HALF_D_PLUS_2 [5505] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
DISCARD 5515 [(5,4)] 0 [5505] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
MERGE 5516 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5516,5517,5518,5519] CONDITIONAL_S
Y_MEAS 5517 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5516,5517,5518,5519] CONDITIONAL_S
IDLE 5518 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5516,5517,5518,5519] CONDITIONAL_S
DISCARD 5519 [(5,4)] 0 [] [] [] [] [] [5516,5517,5518,5519] CONDITIONAL_S
INJECT_T 5520 [(0,4)] D [] [] [] [] [] [] none
MERGE 5521 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5528,5529,5530,5531] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5522 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5523 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5524 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5525 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5526 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5527 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5528 [(4,4),(5,4)] D [5521] [] [] [] [((4,4),(5,4))] [5528,5529,5530,5531] CONDITIONAL_S
Y_MEAS 5529 [(5,4)] HALF_D_PLUS_2 [5521] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
IDLE 5530 [(4,4)] HALF_D_PLUS_2 [5521] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
DISCARD 5531 [(5,4)] 0 [5521] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
INJECT_T 5532 [(0,4)] D [] [] [] [] [] [] none
MERGE 5533 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5540,5541,5542,5543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5534 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5535 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5536 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5537 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5538 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5539 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5540 [(4,4),(5,4)] D [5533] [] [] [] [((4,4),(5,4))] [5540,5541,5542,5543] CONDITIONAL_S
Y_MEAS 5541 [(5,4)] HALF_D_PLUS_2 [5533] [] [] [] [] [5540,5541,5542,5543] CONDITIONAL_S
IDLE 5542 [(4,4)] HALF_D_PLUS_2 [5533] [] [] [] [] [5540,5541,5542,5543] CONDITIONAL_S
DISCARD 5543 [(5,4)] 0 [5533] [] [] [] [] [5540,5541,5542,5543] CONDITIONAL_S
INJECT_T 5544 [(0,4)] D [] [] [] [] [] [] none
MERGE 5545 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5552,5553,5554,5555] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5546 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5547 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5548 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5549 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5550 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5551 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5552 [(4,4),(5,4)] D [5545] [] [] [] [((4,4),(5,4))] [5552,5553,5554,5555] CONDITIONAL_S
Y_MEAS 5553 [(5,4)] HALF_D_PLUS_2 [5545] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
IDLE 5554 [(4,4)] HALF_D_PLUS_2 [5545] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
DISCARD 5555 [(5,4)] 0 [5545] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
INJECT_T 5556 [(0,4)] D [] [] [] [] [] [] none
MERGE 5557 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5564,5565,5566,5567] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5558 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5559 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5560 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5561 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5562 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5563 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5564 [(4,4),(5,4)] D [5557] [] [] [] [((4,4),(5,4))] [5564,5565,5566,5567] CONDITIONAL_S
Y_MEAS 5565 [(5,4)] HALF_D_PLUS_2 [5557] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
IDLE 5566 [(4,4)] HALF_D_PLUS_2 [5557] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
DISCARD 5567 [(5,4)] 0 [5557] [] [] [] [] [5564,5565,5566,5567] CONDITIONAL_S
INJECT_T 5568 [(0,4)] D [] [] [] [] [] [] none
MERGE 5569 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5576,5577,5578,5579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5570 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5571 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5572 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5573 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5574 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5575 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5576 [(4,4),(5,4)] D [5569] [] [] [] [((4,4),(5,4))] [5576,5577,5578,5579] CONDITIONAL_S
Y_MEAS 5577 [(5,4)] HALF_D_PLUS_2 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
IDLE 5578 [(4,4)] HALF_D_PLUS_2 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
DISCARD 5579 [(5,4)] 0 [5569] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
INJECT_T 5580 [(0,4)] D [] [] [] [] [] [] none
MERGE 5581 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5588,5589,5590,5591] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5582 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5583 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5584 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5585 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5586 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5587 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5588 [(4,4),(5,4)] D [5581] [] [] [] [((4,4),(5,4))] [5588,5589,5590,5591] CONDITIONAL_S
Y_MEAS 5589 [(5,4)] HALF_D_PLUS_2 [5581] [] [] [] [] [5588,5589,5590,5591] CONDITIONAL_S
IDLE 5590 [(4,4)] HALF_D_PLUS_2 [5581] [] [] [] [] [5588,5589,5590,5591] CONDITIONAL_S
DISCARD 5591 [(5,4)] 0 [5581] [] [] [] [] [5588,5589,5590,5591] CONDITIONAL_S
INJECT_T 5592 [(0,4)] D [] [] [] [] [] [] none
MERGE 5593 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5600,5601,5602,5603] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5594 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5595 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5596 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5597 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5598 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5599 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5600 [(4,4),(5,4)] D [5593] [] [] [] [((4,4),(5,4))] [5600,5601,5602,5603] CONDITIONAL_S
Y_MEAS 5601 [(5,4)] HALF_D_PLUS_2 [5593] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
IDLE 5602 [(4,4)] HALF_D_PLUS_2 [5593] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
DISCARD 5603 [(5,4)] 0 [5593] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
INJECT_T 5604 [(0,4)] D [] [] [] [] [] [] none
MERGE 5605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5612,5613,5614,5615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5612 [(4,4),(5,4)] D [5605] [] [] [] [((4,4),(5,4))] [5612,5613,5614,5615] CONDITIONAL_S
Y_MEAS 5613 [(5,4)] HALF_D_PLUS_2 [5605] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
IDLE 5614 [(4,4)] HALF_D_PLUS_2 [5605] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
DISCARD 5615 [(5,4)] 0 [5605] [] [] [] [] [5612,5613,5614,5615] CONDITIONAL_S
MERGE 5616 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5616,5617,5618,5619] CONDITIONAL_S
Y_MEAS 5617 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
IDLE 5618 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
DISCARD 5619 [(5,4)] 0 [] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
INJECT_T 5620 [(0,4)] D [] [] [] [] [] [] none
MERGE 5621 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5628,5629,5630,5631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5622 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5623 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5624 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5625 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5626 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5627 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5628 [(4,4),(5,4)] D [5621] [] [] [] [((4,4),(5,4))] [5628,5629,5630,5631] CONDITIONAL_S
Y_MEAS 5629 [(5,4)] HALF_D_PLUS_2 [5621] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
IDLE 5630 [(4,4)] HALF_D_PLUS_2 [5621] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
DISCARD 5631 [(5,4)] 0 [5621] [] [] [] [] [5628,5629,5630,5631] CONDITIONAL_S
MERGE 5632 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5632,5633,5634,5635] CONDITIONAL_S
Y_MEAS 5633 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
IDLE 5634 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
DISCARD 5635 [(5,4)] 0 [] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
INJECT_T 5636 [(0,4)] D [] [] [] [] [] [] none
MERGE 5637 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5644,5645,5646,5647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5638 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5639 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5640 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5641 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5642 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5643 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5644 [(4,4),(5,4)] D [5637] [] [] [] [((4,4),(5,4))] [5644,5645,5646,5647] CONDITIONAL_S
Y_MEAS 5645 [(5,4)] HALF_D_PLUS_2 [5637] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
IDLE 5646 [(4,4)] HALF_D_PLUS_2 [5637] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
DISCARD 5647 [(5,4)] 0 [5637] [] [] [] [] [5644,5645,5646,5647] CONDITIONAL_S
MERGE 5648 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5648,5649,5650,5651] CONDITIONAL_S
Y_MEAS 5649 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
IDLE 5650 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
DISCARD 5651 [(5,4)] 0 [] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
INJECT_T 5652 [(0,4)] D [] [] [] [] [] [] none
MERGE 5653 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5660,5661,5662,5663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5655 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5656 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5657 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5660 [(4,4),(5,4)] D [5653] [] [] [] [((4,4),(5,4))] [5660,5661,5662,5663] CONDITIONAL_S
Y_MEAS 5661 [(5,4)] HALF_D_PLUS_2 [5653] [] [] [] [] [5660,5661,5662,5663] CONDITIONAL_S
IDLE 5662 [(4,4)] HALF_D_PLUS_2 [5653] [] [] [] [] [5660,5661,5662,5663] CONDITIONAL_S
DISCARD 5663 [(5,4)] 0 [5653] [] [] [] [] [5660,5661,5662,5663] CONDITIONAL_S
INJECT_T 5664 [(0,4)] D [] [] [] [] [] [] none
MERGE 5665 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5672,5673,5674,5675] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5667 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5668 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5669 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5672 [(4,4),(5,4)] D [5665] [] [] [] [((4,4),(5,4))] [5672,5673,5674,5675] CONDITIONAL_S
Y_MEAS 5673 [(5,4)] HALF_D_PLUS_2 [5665] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
IDLE 5674 [(4,4)] HALF_D_PLUS_2 [5665] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
DISCARD 5675 [(5,4)] 0 [5665] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
INJECT_T 5676 [(0,4)] D [] [] [] [] [] [] none
MERGE 5677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5684,5685,5686,5687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5684 [(4,4),(5,4)] D [5677] [] [] [] [((4,4),(5,4))] [5684,5685,5686,5687] CONDITIONAL_S
Y_MEAS 5685 [(5,4)] HALF_D_PLUS_2 [5677] [] [] [] [] [5684,5685,5686,5687] CONDITIONAL_S
IDLE 5686 [(4,4)] HALF_D_PLUS_2 [5677] [] [] [] [] [5684,5685,5686,5687] CONDITIONAL_S
DISCARD 5687 [(5,4)] 0 [5677] [] [] [] [] [5684,5685,5686,5687] CONDITIONAL_S
INJECT_T 5688 [(0,4)] D [] [] [] [] [] [] none
MERGE 5689 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5696,5697,5698,5699] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5690 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5691 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5692 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5693 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5694 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5695 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5696 [(4,4),(5,4)] D [5689] [] [] [] [((4,4),(5,4))] [5696,5697,5698,5699] CONDITIONAL_S
Y_MEAS 5697 [(5,4)] HALF_D_PLUS_2 [5689] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
IDLE 5698 [(4,4)] HALF_D_PLUS_2 [5689] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
DISCARD 5699 [(5,4)] 0 [5689] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
MERGE 5700 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5700,5701,5702,5703] CONDITIONAL_S
Y_MEAS 5701 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
IDLE 5702 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
DISCARD 5703 [(5,4)] 0 [] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
INJECT_T 5704 [(0,4)] D [] [] [] [] [] [] none
MERGE 5705 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5712,5713,5714,5715] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5706 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5707 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5708 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5709 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5710 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5711 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5712 [(4,4),(5,4)] D [5705] [] [] [] [((4,4),(5,4))] [5712,5713,5714,5715] CONDITIONAL_S
Y_MEAS 5713 [(5,4)] HALF_D_PLUS_2 [5705] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
IDLE 5714 [(4,4)] HALF_D_PLUS_2 [5705] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
DISCARD 5715 [(5,4)] 0 [5705] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
INJECT_T 5716 [(0,4)] D [] [] [] [] [] [] none
MERGE 5717 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5724,5725,5726,5727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5718 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5719 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5720 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5721 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5722 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5723 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5724 [(4,4),(5,4)] D [5717] [] [] [] [((4,4),(5,4))] [5724,5725,5726,5727] CONDITIONAL_S
Y_MEAS 5725 [(5,4)] HALF_D_PLUS_2 [5717] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
IDLE 5726 [(4,4)] HALF_D_PLUS_2 [5717] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
DISCARD 5727 [(5,4)] 0 [5717] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
INJECT_T 5728 [(0,4)] D [] [] [] [] [] [] none
MERGE 5729 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5736,5737,5738,5739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5730 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5731 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5732 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5733 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5734 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5735 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5736 [(4,4),(5,4)] D [5729] [] [] [] [((4,4),(5,4))] [5736,5737,5738,5739] CONDITIONAL_S
Y_MEAS 5737 [(5,4)] HALF_D_PLUS_2 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
IDLE 5738 [(4,4)] HALF_D_PLUS_2 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
DISCARD 5739 [(5,4)] 0 [5729] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
INJECT_T 5740 [(0,4)] D [] [] [] [] [] [] none
MERGE 5741 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5748,5749,5750,5751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5743 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5744 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5745 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5746 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5747 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5748 [(4,4),(5,4)] D [5741] [] [] [] [((4,4),(5,4))] [5748,5749,5750,5751] CONDITIONAL_S
Y_MEAS 5749 [(5,4)] HALF_D_PLUS_2 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
IDLE 5750 [(4,4)] HALF_D_PLUS_2 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
DISCARD 5751 [(5,4)] 0 [5741] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
MERGE 5752 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5752,5753,5754,5755] CONDITIONAL_S
Y_MEAS 5753 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
IDLE 5754 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
DISCARD 5755 [(5,4)] 0 [] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
INJECT_T 5756 [(0,4)] D [] [] [] [] [] [] none
MERGE 5757 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5764,5765,5766,5767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5758 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5759 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5760 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5761 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5762 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5763 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5764 [(4,4),(5,4)] D [5757] [] [] [] [((4,4),(5,4))] [5764,5765,5766,5767] CONDITIONAL_S
Y_MEAS 5765 [(5,4)] HALF_D_PLUS_2 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
IDLE 5766 [(4,4)] HALF_D_PLUS_2 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
DISCARD 5767 [(5,4)] 0 [5757] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
MERGE 5768 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5768,5769,5770,5771] CONDITIONAL_S
Y_MEAS 5769 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
IDLE 5770 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
DISCARD 5771 [(5,4)] 0 [] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
INJECT_T 5772 [(0,4)] D [] [] [] [] [] [] none
MERGE 5773 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5780,5781,5782,5783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5774 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5775 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5776 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5777 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5778 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5779 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5780 [(4,4),(5,4)] D [5773] [] [] [] [((4,4),(5,4))] [5780,5781,5782,5783] CONDITIONAL_S
Y_MEAS 5781 [(5,4)] HALF_D_PLUS_2 [5773] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
IDLE 5782 [(4,4)] HALF_D_PLUS_2 [5773] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
DISCARD 5783 [(5,4)] 0 [5773] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
MERGE 5784 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5784,5785,5786,5787] CONDITIONAL_S
Y_MEAS 5785 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
IDLE 5786 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
DISCARD 5787 [(5,4)] 0 [] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
INJECT_T 5788 [(0,4)] D [] [] [] [] [] [] none
MERGE 5789 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5796,5797,5798,5799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5790 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5791 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5792 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5793 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5794 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5795 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5796 [(4,4),(5,4)] D [5789] [] [] [] [((4,4),(5,4))] [5796,5797,5798,5799] CONDITIONAL_S
Y_MEAS 5797 [(5,4)] HALF_D_PLUS_2 [5789] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
IDLE 5798 [(4,4)] HALF_D_PLUS_2 [5789] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
DISCARD 5799 [(5,4)] 0 [5789] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
INJECT_T 5800 [(0,4)] D [] [] [] [] [] [] none
MERGE 5801 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5808,5809,5810,5811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5803 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5804 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5805 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5808 [(4,4),(5,4)] D [5801] [] [] [] [((4,4),(5,4))] [5808,5809,5810,5811] CONDITIONAL_S
Y_MEAS 5809 [(5,4)] HALF_D_PLUS_2 [5801] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
IDLE 5810 [(4,4)] HALF_D_PLUS_2 [5801] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
DISCARD 5811 [(5,4)] 0 [5801] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
INJECT_T 5812 [(0,4)] D [] [] [] [] [] [] none
MERGE 5813 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5820,5821,5822,5823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5815 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5816 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5817 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5818 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5819 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5820 [(4,4),(5,4)] D [5813] [] [] [] [((4,4),(5,4))] [5820,5821,5822,5823] CONDITIONAL_S
Y_MEAS 5821 [(5,4)] HALF_D_PLUS_2 [5813] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
IDLE 5822 [(4,4)] HALF_D_PLUS_2 [5813] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
DISCARD 5823 [(5,4)] 0 [5813] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
INJECT_T 5824 [(0,4)] D [] [] [] [] [] [] none
MERGE 5825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5832,5833,5834,5835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5832 [(4,4),(5,4)] D [5825] [] [] [] [((4,4),(5,4))] [5832,5833,5834,5835] CONDITIONAL_S
Y_MEAS 5833 [(5,4)] HALF_D_PLUS_2 [5825] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
IDLE 5834 [(4,4)] HALF_D_PLUS_2 [5825] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
DISCARD 5835 [(5,4)] 0 [5825] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
INJECT_T 5836 [(0,4)] D [] [] [] [] [] [] none
MERGE 5837 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5844,5845,5846,5847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5838 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5839 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5840 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5841 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5842 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5843 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5844 [(4,4),(5,4)] D [5837] [] [] [] [((4,4),(5,4))] [5844,5845,5846,5847] CONDITIONAL_S
Y_MEAS 5845 [(5,4)] HALF_D_PLUS_2 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
IDLE 5846 [(4,4)] HALF_D_PLUS_2 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
DISCARD 5847 [(5,4)] 0 [5837] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
INJECT_T 5848 [(0,4)] D [] [] [] [] [] [] none
MERGE 5849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5856,5857,5858,5859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5856 [(4,4),(5,4)] D [5849] [] [] [] [((4,4),(5,4))] [5856,5857,5858,5859] CONDITIONAL_S
Y_MEAS 5857 [(5,4)] HALF_D_PLUS_2 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
IDLE 5858 [(4,4)] HALF_D_PLUS_2 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
DISCARD 5859 [(5,4)] 0 [5849] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
INJECT_T 5860 [(0,4)] D [] [] [] [] [] [] none
MERGE 5861 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5868,5869,5870,5871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5862 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5863 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5864 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5865 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5866 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5867 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5868 [(4,4),(5,4)] D [5861] [] [] [] [((4,4),(5,4))] [5868,5869,5870,5871] CONDITIONAL_S
Y_MEAS 5869 [(5,4)] HALF_D_PLUS_2 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
IDLE 5870 [(4,4)] HALF_D_PLUS_2 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
DISCARD 5871 [(5,4)] 0 [5861] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
MERGE 5872 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5872,5873,5874,5875] CONDITIONAL_S
Y_MEAS 5873 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
IDLE 5874 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
DISCARD 5875 [(5,4)] 0 [] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
INJECT_T 5876 [(0,4)] D [] [] [] [] [] [] none
MERGE 5877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5884,5885,5886,5887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5884 [(4,4),(5,4)] D [5877] [] [] [] [((4,4),(5,4))] [5884,5885,5886,5887] CONDITIONAL_S
Y_MEAS 5885 [(5,4)] HALF_D_PLUS_2 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
IDLE 5886 [(4,4)] HALF_D_PLUS_2 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
DISCARD 5887 [(5,4)] 0 [5877] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
MERGE 5888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5888,5889,5890,5891] CONDITIONAL_S
Y_MEAS 5889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
IDLE 5890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
DISCARD 5891 [(5,4)] 0 [] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
INJECT_T 5892 [(0,4)] D [] [] [] [] [] [] none
MERGE 5893 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5900,5901,5902,5903] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5895 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5896 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5897 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5899 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5900 [(4,4),(5,4)] D [5893] [] [] [] [((4,4),(5,4))] [5900,5901,5902,5903] CONDITIONAL_S
Y_MEAS 5901 [(5,4)] HALF_D_PLUS_2 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
IDLE 5902 [(4,4)] HALF_D_PLUS_2 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
DISCARD 5903 [(5,4)] 0 [5893] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
MERGE 5904 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5904,5905,5906,5907] CONDITIONAL_S
Y_MEAS 5905 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
IDLE 5906 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
DISCARD 5907 [(5,4)] 0 [] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
INJECT_T 5908 [(0,4)] D [] [] [] [] [] [] none
MERGE 5909 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5916,5917,5918,5919] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5910 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5911 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5912 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5913 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5914 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5915 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5916 [(4,4),(5,4)] D [5909] [] [] [] [((4,4),(5,4))] [5916,5917,5918,5919] CONDITIONAL_S
Y_MEAS 5917 [(5,4)] HALF_D_PLUS_2 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
IDLE 5918 [(4,4)] HALF_D_PLUS_2 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
DISCARD 5919 [(5,4)] 0 [5909] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
INJECT_T 5920 [(0,4)] D [] [] [] [] [] [] none
MERGE 5921 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5928,5929,5930,5931] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5922 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5923 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5924 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5925 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5926 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5927 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5928 [(4,4),(5,4)] D [5921] [] [] [] [((4,4),(5,4))] [5928,5929,5930,5931] CONDITIONAL_S
Y_MEAS 5929 [(5,4)] HALF_D_PLUS_2 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
IDLE 5930 [(4,4)] HALF_D_PLUS_2 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
DISCARD 5931 [(5,4)] 0 [5921] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
INJECT_T 5932 [(0,4)] D [] [] [] [] [] [] none
MERGE 5933 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5940,5941,5942,5943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5935 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5936 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5937 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5938 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5939 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5940 [(4,4),(5,4)] D [5933] [] [] [] [((4,4),(5,4))] [5940,5941,5942,5943] CONDITIONAL_S
Y_MEAS 5941 [(5,4)] HALF_D_PLUS_2 [5933] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
IDLE 5942 [(4,4)] HALF_D_PLUS_2 [5933] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
DISCARD 5943 [(5,4)] 0 [5933] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
MERGE 5944 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5944,5945,5946,5947] CONDITIONAL_S
Y_MEAS 5945 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
IDLE 5946 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
DISCARD 5947 [(5,4)] 0 [] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
INJECT_T 5948 [(0,4)] D [] [] [] [] [] [] none
MERGE 5949 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5956,5957,5958,5959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5950 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5951 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5952 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5953 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5954 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5955 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5956 [(4,4),(5,4)] D [5949] [] [] [] [((4,4),(5,4))] [5956,5957,5958,5959] CONDITIONAL_S
Y_MEAS 5957 [(5,4)] HALF_D_PLUS_2 [5949] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
IDLE 5958 [(4,4)] HALF_D_PLUS_2 [5949] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
DISCARD 5959 [(5,4)] 0 [5949] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
MERGE 5960 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5960,5961,5962,5963] CONDITIONAL_S
Y_MEAS 5961 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5962 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
DISCARD 5963 [(5,4)] 0 [] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
INJECT_T 5964 [(0,4)] D [] [] [] [] [] [] none
MERGE 5965 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5972,5973,5974,5975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5966 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5967 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5968 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5969 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5970 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5971 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5972 [(4,4),(5,4)] D [5965] [] [] [] [((4,4),(5,4))] [5972,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5973 [(5,4)] HALF_D_PLUS_2 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
IDLE 5974 [(4,4)] HALF_D_PLUS_2 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
DISCARD 5975 [(5,4)] 0 [5965] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
MERGE 5976 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5976,5977,5978,5979] CONDITIONAL_S
Y_MEAS 5977 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5978 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
DISCARD 5979 [(5,4)] 0 [] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
INJECT_T 5980 [(0,4)] D [] [] [] [] [] [] none
MERGE 5981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [5988,5989,5990,5991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 5984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 5985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 5986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 5987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 5988 [(4,4),(5,4)] D [5981] [] [] [] [((4,4),(5,4))] [5988,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5989 [(5,4)] HALF_D_PLUS_2 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5990 [(4,4)] HALF_D_PLUS_2 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
DISCARD 5991 [(5,4)] 0 [5981] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
MERGE 5992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [5992,5993,5994,5995] CONDITIONAL_S
Y_MEAS 5993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
IDLE 5994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
DISCARD 5995 [(5,4)] 0 [] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
INJECT_T 5996 [(0,4)] D [] [] [] [] [] [] none
MERGE 5997 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6004,6005,6006,6007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 5998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 5999 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6000 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6001 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6002 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6003 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6004 [(4,4),(5,4)] D [5997] [] [] [] [((4,4),(5,4))] [6004,6005,6006,6007] CONDITIONAL_S
Y_MEAS 6005 [(5,4)] HALF_D_PLUS_2 [5997] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
IDLE 6006 [(4,4)] HALF_D_PLUS_2 [5997] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
DISCARD 6007 [(5,4)] 0 [5997] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
MERGE 6008 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6008,6009,6010,6011] CONDITIONAL_S
Y_MEAS 6009 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
IDLE 6010 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
DISCARD 6011 [(5,4)] 0 [] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
INJECT_T 6012 [(0,4)] D [] [] [] [] [] [] none
MERGE 6013 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6020,6021,6022,6023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6014 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6015 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6016 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6017 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6018 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6019 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6020 [(4,4),(5,4)] D [6013] [] [] [] [((4,4),(5,4))] [6020,6021,6022,6023] CONDITIONAL_S
Y_MEAS 6021 [(5,4)] HALF_D_PLUS_2 [6013] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
IDLE 6022 [(4,4)] HALF_D_PLUS_2 [6013] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
DISCARD 6023 [(5,4)] 0 [6013] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
MERGE 6024 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6024,6025,6026,6027] CONDITIONAL_S
Y_MEAS 6025 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
IDLE 6026 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
DISCARD 6027 [(5,4)] 0 [] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
INJECT_T 6028 [(0,4)] D [] [] [] [] [] [] none
MERGE 6029 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6036,6037,6038,6039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6030 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6031 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6032 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6033 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6034 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6035 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6036 [(4,4),(5,4)] D [6029] [] [] [] [((4,4),(5,4))] [6036,6037,6038,6039] CONDITIONAL_S
Y_MEAS 6037 [(5,4)] HALF_D_PLUS_2 [6029] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6038 [(4,4)] HALF_D_PLUS_2 [6029] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
DISCARD 6039 [(5,4)] 0 [6029] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
INJECT_T 6040 [(0,4)] D [] [] [] [] [] [] none
MERGE 6041 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6048,6049,6050,6051] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6043 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6044 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6045 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6046 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6047 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6048 [(4,4),(5,4)] D [6041] [] [] [] [((4,4),(5,4))] [6048,6049,6050,6051] CONDITIONAL_S
Y_MEAS 6049 [(5,4)] HALF_D_PLUS_2 [6041] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6050 [(4,4)] HALF_D_PLUS_2 [6041] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
DISCARD 6051 [(5,4)] 0 [6041] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
MERGE 6052 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6052,6053,6054,6055] CONDITIONAL_S
Y_MEAS 6053 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6054 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
DISCARD 6055 [(5,4)] 0 [] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
INJECT_T 6056 [(0,4)] D [] [] [] [] [] [] none
MERGE 6057 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6064,6065,6066,6067] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6058 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6059 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6060 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6061 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6062 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6063 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6064 [(4,4),(5,4)] D [6057] [] [] [] [((4,4),(5,4))] [6064,6065,6066,6067] CONDITIONAL_S
Y_MEAS 6065 [(5,4)] HALF_D_PLUS_2 [6057] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6066 [(4,4)] HALF_D_PLUS_2 [6057] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
DISCARD 6067 [(5,4)] 0 [6057] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
INJECT_T 6068 [(0,4)] D [] [] [] [] [] [] none
MERGE 6069 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6076,6077,6078,6079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6070 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6071 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6072 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6073 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6074 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6075 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6076 [(4,4),(5,4)] D [6069] [] [] [] [((4,4),(5,4))] [6076,6077,6078,6079] CONDITIONAL_S
Y_MEAS 6077 [(5,4)] HALF_D_PLUS_2 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6078 [(4,4)] HALF_D_PLUS_2 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
DISCARD 6079 [(5,4)] 0 [6069] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
MERGE 6080 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6080,6081,6082,6083] CONDITIONAL_S
Y_MEAS 6081 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6082 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
DISCARD 6083 [(5,4)] 0 [] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
INJECT_T 6084 [(0,4)] D [] [] [] [] [] [] none
MERGE 6085 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6092,6093,6094,6095] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6086 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6087 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6088 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6089 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6090 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6091 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6092 [(4,4),(5,4)] D [6085] [] [] [] [((4,4),(5,4))] [6092,6093,6094,6095] CONDITIONAL_S
Y_MEAS 6093 [(5,4)] HALF_D_PLUS_2 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6094 [(4,4)] HALF_D_PLUS_2 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
DISCARD 6095 [(5,4)] 0 [6085] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
MERGE 6096 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6096,6097,6098,6099] CONDITIONAL_S
Y_MEAS 6097 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
IDLE 6098 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
DISCARD 6099 [(5,4)] 0 [] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
INJECT_T 6100 [(0,4)] D [] [] [] [] [] [] none
MERGE 6101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6108,6109,6110,6111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6108 [(4,4),(5,4)] D [6101] [] [] [] [((4,4),(5,4))] [6108,6109,6110,6111] CONDITIONAL_S
Y_MEAS 6109 [(5,4)] HALF_D_PLUS_2 [6101] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
IDLE 6110 [(4,4)] HALF_D_PLUS_2 [6101] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
DISCARD 6111 [(5,4)] 0 [6101] [] [] [] [] [6108,6109,6110,6111] CONDITIONAL_S
MERGE 6112 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6112,6113,6114,6115] CONDITIONAL_S
Y_MEAS 6113 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
IDLE 6114 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
DISCARD 6115 [(5,4)] 0 [] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
INJECT_T 6116 [(0,4)] D [] [] [] [] [] [] none
MERGE 6117 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6124,6125,6126,6127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6118 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6119 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6120 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6121 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6123 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6124 [(4,4),(5,4)] D [6117] [] [] [] [((4,4),(5,4))] [6124,6125,6126,6127] CONDITIONAL_S
Y_MEAS 6125 [(5,4)] HALF_D_PLUS_2 [6117] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
IDLE 6126 [(4,4)] HALF_D_PLUS_2 [6117] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
DISCARD 6127 [(5,4)] 0 [6117] [] [] [] [] [6124,6125,6126,6127] CONDITIONAL_S
INJECT_T 6128 [(0,4)] D [] [] [] [] [] [] none
MERGE 6129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6136,6137,6138,6139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6136 [(4,4),(5,4)] D [6129] [] [] [] [((4,4),(5,4))] [6136,6137,6138,6139] CONDITIONAL_S
Y_MEAS 6137 [(5,4)] HALF_D_PLUS_2 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6138 [(4,4)] HALF_D_PLUS_2 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
DISCARD 6139 [(5,4)] 0 [6129] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
MERGE 6140 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6140,6141,6142,6143] CONDITIONAL_S
Y_MEAS 6141 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
IDLE 6142 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
DISCARD 6143 [(5,4)] 0 [] [] [] [] [] [6140,6141,6142,6143] CONDITIONAL_S
INJECT_T 6144 [(0,4)] D [] [] [] [] [] [] none
MERGE 6145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6152,6153,6154,6155] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6152 [(4,4),(5,4)] D [6145] [] [] [] [((4,4),(5,4))] [6152,6153,6154,6155] CONDITIONAL_S
Y_MEAS 6153 [(5,4)] HALF_D_PLUS_2 [6145] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6154 [(4,4)] HALF_D_PLUS_2 [6145] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
DISCARD 6155 [(5,4)] 0 [6145] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
MERGE 6156 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6156,6157,6158,6159] CONDITIONAL_S
Y_MEAS 6157 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
IDLE 6158 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
DISCARD 6159 [(5,4)] 0 [] [] [] [] [] [6156,6157,6158,6159] CONDITIONAL_S
INJECT_T 6160 [(0,4)] D [] [] [] [] [] [] none
MERGE 6161 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6168,6169,6170,6171] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6162 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6164 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6165 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6166 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6167 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6168 [(4,4),(5,4)] D [6161] [] [] [] [((4,4),(5,4))] [6168,6169,6170,6171] CONDITIONAL_S
Y_MEAS 6169 [(5,4)] HALF_D_PLUS_2 [6161] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6170 [(4,4)] HALF_D_PLUS_2 [6161] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
DISCARD 6171 [(5,4)] 0 [6161] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
INJECT_T 6172 [(0,4)] D [] [] [] [] [] [] none
MERGE 6173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6180,6181,6182,6183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6180 [(4,4),(5,4)] D [6173] [] [] [] [((4,4),(5,4))] [6180,6181,6182,6183] CONDITIONAL_S
Y_MEAS 6181 [(5,4)] HALF_D_PLUS_2 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
IDLE 6182 [(4,4)] HALF_D_PLUS_2 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
DISCARD 6183 [(5,4)] 0 [6173] [] [] [] [] [6180,6181,6182,6183] CONDITIONAL_S
INJECT_T 6184 [(0,4)] D [] [] [] [] [] [] none
MERGE 6185 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6192,6193,6194,6195] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6186 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6187 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6188 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6189 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6190 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6191 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6192 [(4,4),(5,4)] D [6185] [] [] [] [((4,4),(5,4))] [6192,6193,6194,6195] CONDITIONAL_S
Y_MEAS 6193 [(5,4)] HALF_D_PLUS_2 [6185] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
IDLE 6194 [(4,4)] HALF_D_PLUS_2 [6185] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
DISCARD 6195 [(5,4)] 0 [6185] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
MERGE 6196 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6196,6197,6198,6199] CONDITIONAL_S
Y_MEAS 6197 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
IDLE 6198 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
DISCARD 6199 [(5,4)] 0 [] [] [] [] [] [6196,6197,6198,6199] CONDITIONAL_S
INJECT_T 6200 [(0,4)] D [] [] [] [] [] [] none
MERGE 6201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6208,6209,6210,6211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6207 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6208 [(4,4),(5,4)] D [6201] [] [] [] [((4,4),(5,4))] [6208,6209,6210,6211] CONDITIONAL_S
Y_MEAS 6209 [(5,4)] HALF_D_PLUS_2 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6210 [(4,4)] HALF_D_PLUS_2 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
DISCARD 6211 [(5,4)] 0 [6201] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
MERGE 6212 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6212,6213,6214,6215] CONDITIONAL_S
Y_MEAS 6213 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
IDLE 6214 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
DISCARD 6215 [(5,4)] 0 [] [] [] [] [] [6212,6213,6214,6215] CONDITIONAL_S
INJECT_T 6216 [(0,4)] D [] [] [] [] [] [] none
MERGE 6217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6224,6225,6226,6227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6224 [(4,4),(5,4)] D [6217] [] [] [] [((4,4),(5,4))] [6224,6225,6226,6227] CONDITIONAL_S
Y_MEAS 6225 [(5,4)] HALF_D_PLUS_2 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6226 [(4,4)] HALF_D_PLUS_2 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
DISCARD 6227 [(5,4)] 0 [6217] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
MERGE 6228 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6228,6229,6230,6231] CONDITIONAL_S
Y_MEAS 6229 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
IDLE 6230 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
DISCARD 6231 [(5,4)] 0 [] [] [] [] [] [6228,6229,6230,6231] CONDITIONAL_S
INJECT_T 6232 [(0,4)] D [] [] [] [] [] [] none
MERGE 6233 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6240,6241,6242,6243] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6234 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6235 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6236 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6237 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6238 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6239 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6240 [(4,4),(5,4)] D [6233] [] [] [] [((4,4),(5,4))] [6240,6241,6242,6243] CONDITIONAL_S
Y_MEAS 6241 [(5,4)] HALF_D_PLUS_2 [6233] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
IDLE 6242 [(4,4)] HALF_D_PLUS_2 [6233] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
DISCARD 6243 [(5,4)] 0 [6233] [] [] [] [] [6240,6241,6242,6243] CONDITIONAL_S
INJECT_T 6244 [(0,4)] D [] [] [] [] [] [] none
MERGE 6245 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6252,6253,6254,6255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6247 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6248 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6249 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6250 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6251 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6252 [(4,4),(5,4)] D [6245] [] [] [] [((4,4),(5,4))] [6252,6253,6254,6255] CONDITIONAL_S
Y_MEAS 6253 [(5,4)] HALF_D_PLUS_2 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
IDLE 6254 [(4,4)] HALF_D_PLUS_2 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
DISCARD 6255 [(5,4)] 0 [6245] [] [] [] [] [6252,6253,6254,6255] CONDITIONAL_S
MERGE 6256 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6256,6257,6258,6259] CONDITIONAL_S
Y_MEAS 6257 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
IDLE 6258 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
DISCARD 6259 [(5,4)] 0 [] [] [] [] [] [6256,6257,6258,6259] CONDITIONAL_S
INJECT_T 6260 [(0,4)] D [] [] [] [] [] [] none
MERGE 6261 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6268,6269,6270,6271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6262 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6263 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6264 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6265 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6266 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6267 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6268 [(4,4),(5,4)] D [6261] [] [] [] [((4,4),(5,4))] [6268,6269,6270,6271] CONDITIONAL_S
Y_MEAS 6269 [(5,4)] HALF_D_PLUS_2 [6261] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
IDLE 6270 [(4,4)] HALF_D_PLUS_2 [6261] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
DISCARD 6271 [(5,4)] 0 [6261] [] [] [] [] [6268,6269,6270,6271] CONDITIONAL_S
MERGE 6272 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6272,6273,6274,6275] CONDITIONAL_S
Y_MEAS 6273 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
IDLE 6274 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
DISCARD 6275 [(5,4)] 0 [] [] [] [] [] [6272,6273,6274,6275] CONDITIONAL_S
MERGE 6276 [(3,8),(3,4),(4,3),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 6277 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 6278 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 6279 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 6280 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 6281 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6282 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 6283 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6284 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 6285 [(3,8),(3,7),(2,10),(3,10),(4,5),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,6),(3,5)),((3,7),(3,6)),((3,9),(3,8)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 6286 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 6287 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 6288 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 6289 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 6290 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 6291 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 6292 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 6293 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 6294 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6296,6297,6294,6295] CONDITIONAL_S
Y_MEAS 6295 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
IDLE 6296 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
DISCARD 6297 [(5,4)] 0 [] [] [] [] [] [6296,6297,6294,6295] CONDITIONAL_S
MERGE 6298 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 6299 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 6300 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6300,6301,6302,6303] CONDITIONAL_S
Y_MEAS 6301 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
IDLE 6302 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
DISCARD 6303 [(5,4)] 0 [] [] [] [] [] [6300,6301,6302,6303] CONDITIONAL_S
INJECT_T 6304 [(0,4)] D [] [] [] [] [] [] none
MERGE 6305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6312,6313,6314,6315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6312 [(4,4),(5,4)] D [6305] [] [] [] [((4,4),(5,4))] [6312,6313,6314,6315] CONDITIONAL_S
Y_MEAS 6313 [(5,4)] HALF_D_PLUS_2 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
IDLE 6314 [(4,4)] HALF_D_PLUS_2 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
DISCARD 6315 [(5,4)] 0 [6305] [] [] [] [] [6312,6313,6314,6315] CONDITIONAL_S
INJECT_T 6316 [(0,4)] D [] [] [] [] [] [] none
MERGE 6317 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6324,6325,6326,6327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6319 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6320 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6321 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6324 [(4,4),(5,4)] D [6317] [] [] [] [((4,4),(5,4))] [6324,6325,6326,6327] CONDITIONAL_S
Y_MEAS 6325 [(5,4)] HALF_D_PLUS_2 [6317] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
IDLE 6326 [(4,4)] HALF_D_PLUS_2 [6317] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
DISCARD 6327 [(5,4)] 0 [6317] [] [] [] [] [6324,6325,6326,6327] CONDITIONAL_S
MERGE 6328 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6328,6329,6330,6331] CONDITIONAL_S
Y_MEAS 6329 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
IDLE 6330 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
DISCARD 6331 [(5,4)] 0 [] [] [] [] [] [6328,6329,6330,6331] CONDITIONAL_S
INJECT_T 6332 [(0,4)] D [] [] [] [] [] [] none
MERGE 6333 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6340,6341,6342,6343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6334 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6335 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6336 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6337 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6339 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6340 [(4,4),(5,4)] D [6333] [] [] [] [((4,4),(5,4))] [6340,6341,6342,6343] CONDITIONAL_S
Y_MEAS 6341 [(5,4)] HALF_D_PLUS_2 [6333] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
IDLE 6342 [(4,4)] HALF_D_PLUS_2 [6333] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
DISCARD 6343 [(5,4)] 0 [6333] [] [] [] [] [6340,6341,6342,6343] CONDITIONAL_S
MERGE 6344 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6344,6345,6346,6347] CONDITIONAL_S
Y_MEAS 6345 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
IDLE 6346 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
DISCARD 6347 [(5,4)] 0 [] [] [] [] [] [6344,6345,6346,6347] CONDITIONAL_S
INJECT_T 6348 [(0,4)] D [] [] [] [] [] [] none
MERGE 6349 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6356,6357,6358,6359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6350 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6351 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6352 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6353 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6354 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6355 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6356 [(4,4),(5,4)] D [6349] [] [] [] [((4,4),(5,4))] [6356,6357,6358,6359] CONDITIONAL_S
Y_MEAS 6357 [(5,4)] HALF_D_PLUS_2 [6349] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
IDLE 6358 [(4,4)] HALF_D_PLUS_2 [6349] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
DISCARD 6359 [(5,4)] 0 [6349] [] [] [] [] [6356,6357,6358,6359] CONDITIONAL_S
INJECT_T 6360 [(0,4)] D [] [] [] [] [] [] none
MERGE 6361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6368,6369,6370,6371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6368 [(4,4),(5,4)] D [6361] [] [] [] [((4,4),(5,4))] [6368,6369,6370,6371] CONDITIONAL_S
Y_MEAS 6369 [(5,4)] HALF_D_PLUS_2 [6361] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
IDLE 6370 [(4,4)] HALF_D_PLUS_2 [6361] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
DISCARD 6371 [(5,4)] 0 [6361] [] [] [] [] [6368,6369,6370,6371] CONDITIONAL_S
INJECT_T 6372 [(0,4)] D [] [] [] [] [] [] none
MERGE 6373 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6380,6381,6382,6383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6374 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6375 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6376 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6377 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6378 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6379 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6380 [(4,4),(5,4)] D [6373] [] [] [] [((4,4),(5,4))] [6380,6381,6382,6383] CONDITIONAL_S
Y_MEAS 6381 [(5,4)] HALF_D_PLUS_2 [6373] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
IDLE 6382 [(4,4)] HALF_D_PLUS_2 [6373] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
DISCARD 6383 [(5,4)] 0 [6373] [] [] [] [] [6380,6381,6382,6383] CONDITIONAL_S
MERGE 6384 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6384,6385,6386,6387] CONDITIONAL_S
Y_MEAS 6385 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
IDLE 6386 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
DISCARD 6387 [(5,4)] 0 [] [] [] [] [] [6384,6385,6386,6387] CONDITIONAL_S
INJECT_T 6388 [(0,4)] D [] [] [] [] [] [] none
MERGE 6389 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6396,6397,6398,6399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6391 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6392 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6393 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6394 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6395 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6396 [(4,4),(5,4)] D [6389] [] [] [] [((4,4),(5,4))] [6396,6397,6398,6399] CONDITIONAL_S
Y_MEAS 6397 [(5,4)] HALF_D_PLUS_2 [6389] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
IDLE 6398 [(4,4)] HALF_D_PLUS_2 [6389] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
DISCARD 6399 [(5,4)] 0 [6389] [] [] [] [] [6396,6397,6398,6399] CONDITIONAL_S
MERGE 6400 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6400,6401,6402,6403] CONDITIONAL_S
Y_MEAS 6401 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
IDLE 6402 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
DISCARD 6403 [(5,4)] 0 [] [] [] [] [] [6400,6401,6402,6403] CONDITIONAL_S
INJECT_T 6404 [(0,4)] D [] [] [] [] [] [] none
MERGE 6405 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6412,6413,6414,6415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6406 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6407 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6408 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6409 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6410 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6411 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6412 [(4,4),(5,4)] D [6405] [] [] [] [((4,4),(5,4))] [6412,6413,6414,6415] CONDITIONAL_S
Y_MEAS 6413 [(5,4)] HALF_D_PLUS_2 [6405] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
IDLE 6414 [(4,4)] HALF_D_PLUS_2 [6405] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
DISCARD 6415 [(5,4)] 0 [6405] [] [] [] [] [6412,6413,6414,6415] CONDITIONAL_S
MERGE 6416 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6416,6417,6418,6419] CONDITIONAL_S
Y_MEAS 6417 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
IDLE 6418 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
DISCARD 6419 [(5,4)] 0 [] [] [] [] [] [6416,6417,6418,6419] CONDITIONAL_S
INJECT_T 6420 [(0,4)] D [] [] [] [] [] [] none
MERGE 6421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6428,6429,6430,6431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6428 [(4,4),(5,4)] D [6421] [] [] [] [((4,4),(5,4))] [6428,6429,6430,6431] CONDITIONAL_S
Y_MEAS 6429 [(5,4)] HALF_D_PLUS_2 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
IDLE 6430 [(4,4)] HALF_D_PLUS_2 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
DISCARD 6431 [(5,4)] 0 [6421] [] [] [] [] [6428,6429,6430,6431] CONDITIONAL_S
INJECT_T 6432 [(0,4)] D [] [] [] [] [] [] none
MERGE 6433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6440,6441,6442,6443] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6440 [(4,4),(5,4)] D [6433] [] [] [] [((4,4),(5,4))] [6440,6441,6442,6443] CONDITIONAL_S
Y_MEAS 6441 [(5,4)] HALF_D_PLUS_2 [6433] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
IDLE 6442 [(4,4)] HALF_D_PLUS_2 [6433] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
DISCARD 6443 [(5,4)] 0 [6433] [] [] [] [] [6440,6441,6442,6443] CONDITIONAL_S
MERGE 6444 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6444,6445,6446,6447] CONDITIONAL_S
Y_MEAS 6445 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
IDLE 6446 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
DISCARD 6447 [(5,4)] 0 [] [] [] [] [] [6444,6445,6446,6447] CONDITIONAL_S
INJECT_T 6448 [(0,4)] D [] [] [] [] [] [] none
MERGE 6449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6456,6457,6458,6459] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6456 [(4,4),(5,4)] D [6449] [] [] [] [((4,4),(5,4))] [6456,6457,6458,6459] CONDITIONAL_S
Y_MEAS 6457 [(5,4)] HALF_D_PLUS_2 [6449] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
IDLE 6458 [(4,4)] HALF_D_PLUS_2 [6449] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
DISCARD 6459 [(5,4)] 0 [6449] [] [] [] [] [6456,6457,6458,6459] CONDITIONAL_S
INJECT_T 6460 [(0,4)] D [] [] [] [] [] [] none
MERGE 6461 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6468,6469,6470,6471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6463 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6464 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6465 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6468 [(4,4),(5,4)] D [6461] [] [] [] [((4,4),(5,4))] [6468,6469,6470,6471] CONDITIONAL_S
Y_MEAS 6469 [(5,4)] HALF_D_PLUS_2 [6461] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
IDLE 6470 [(4,4)] HALF_D_PLUS_2 [6461] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
DISCARD 6471 [(5,4)] 0 [6461] [] [] [] [] [6468,6469,6470,6471] CONDITIONAL_S
MERGE 6472 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6472,6473,6474,6475] CONDITIONAL_S
Y_MEAS 6473 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
IDLE 6474 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
DISCARD 6475 [(5,4)] 0 [] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
INJECT_T 6476 [(0,4)] D [] [] [] [] [] [] none
MERGE 6477 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6484,6485,6486,6487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6478 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6479 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6480 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6481 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6482 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6483 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6484 [(4,4),(5,4)] D [6477] [] [] [] [((4,4),(5,4))] [6484,6485,6486,6487] CONDITIONAL_S
Y_MEAS 6485 [(5,4)] HALF_D_PLUS_2 [6477] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
IDLE 6486 [(4,4)] HALF_D_PLUS_2 [6477] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
DISCARD 6487 [(5,4)] 0 [6477] [] [] [] [] [6484,6485,6486,6487] CONDITIONAL_S
MERGE 6488 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6488,6489,6490,6491] CONDITIONAL_S
Y_MEAS 6489 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6490 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
DISCARD 6491 [(5,4)] 0 [] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
INJECT_T 6492 [(0,4)] D [] [] [] [] [] [] none
MERGE 6493 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6500,6501,6502,6503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6495 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6496 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6497 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6498 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6499 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6500 [(4,4),(5,4)] D [6493] [] [] [] [((4,4),(5,4))] [6500,6501,6502,6503] CONDITIONAL_S
Y_MEAS 6501 [(5,4)] HALF_D_PLUS_2 [6493] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
IDLE 6502 [(4,4)] HALF_D_PLUS_2 [6493] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
DISCARD 6503 [(5,4)] 0 [6493] [] [] [] [] [6500,6501,6502,6503] CONDITIONAL_S
INJECT_T 6504 [(0,4)] D [] [] [] [] [] [] none
MERGE 6505 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6512,6513,6514,6515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6506 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6507 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6508 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6509 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6510 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6511 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6512 [(4,4),(5,4)] D [6505] [] [] [] [((4,4),(5,4))] [6512,6513,6514,6515] CONDITIONAL_S
Y_MEAS 6513 [(5,4)] HALF_D_PLUS_2 [6505] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6514 [(4,4)] HALF_D_PLUS_2 [6505] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
DISCARD 6515 [(5,4)] 0 [6505] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
MERGE 6516 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6516,6517,6518,6519] CONDITIONAL_S
Y_MEAS 6517 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
IDLE 6518 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
DISCARD 6519 [(5,4)] 0 [] [] [] [] [] [6516,6517,6518,6519] CONDITIONAL_S
INJECT_T 6520 [(0,4)] D [] [] [] [] [] [] none
MERGE 6521 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6528,6529,6530,6531] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6522 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6523 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6524 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6525 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6526 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6527 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6528 [(4,4),(5,4)] D [6521] [] [] [] [((4,4),(5,4))] [6528,6529,6530,6531] CONDITIONAL_S
Y_MEAS 6529 [(5,4)] HALF_D_PLUS_2 [6521] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6530 [(4,4)] HALF_D_PLUS_2 [6521] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
DISCARD 6531 [(5,4)] 0 [6521] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
MERGE 6532 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6532,6533,6534,6535] CONDITIONAL_S
Y_MEAS 6533 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
IDLE 6534 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
DISCARD 6535 [(5,4)] 0 [] [] [] [] [] [6532,6533,6534,6535] CONDITIONAL_S
INJECT_T 6536 [(0,4)] D [] [] [] [] [] [] none
MERGE 6537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6544,6545,6546,6547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6544 [(4,4),(5,4)] D [6537] [] [] [] [((4,4),(5,4))] [6544,6545,6546,6547] CONDITIONAL_S
Y_MEAS 6545 [(5,4)] HALF_D_PLUS_2 [6537] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6546 [(4,4)] HALF_D_PLUS_2 [6537] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
DISCARD 6547 [(5,4)] 0 [6537] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
INJECT_T 6548 [(0,4)] D [] [] [] [] [] [] none
MERGE 6549 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6556,6557,6558,6559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6550 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6551 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6552 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6553 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6554 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6555 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6556 [(4,4),(5,4)] D [6549] [] [] [] [((4,4),(5,4))] [6556,6557,6558,6559] CONDITIONAL_S
Y_MEAS 6557 [(5,4)] HALF_D_PLUS_2 [6549] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
IDLE 6558 [(4,4)] HALF_D_PLUS_2 [6549] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
DISCARD 6559 [(5,4)] 0 [6549] [] [] [] [] [6556,6557,6558,6559] CONDITIONAL_S
INJECT_T 6560 [(0,4)] D [] [] [] [] [] [] none
MERGE 6561 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6568,6569,6570,6571] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6563 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6564 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6565 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6568 [(4,4),(5,4)] D [6561] [] [] [] [((4,4),(5,4))] [6568,6569,6570,6571] CONDITIONAL_S
Y_MEAS 6569 [(5,4)] HALF_D_PLUS_2 [6561] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6570 [(4,4)] HALF_D_PLUS_2 [6561] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
DISCARD 6571 [(5,4)] 0 [6561] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
MERGE 6572 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6572,6573,6574,6575] CONDITIONAL_S
Y_MEAS 6573 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
IDLE 6574 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
DISCARD 6575 [(5,4)] 0 [] [] [] [] [] [6572,6573,6574,6575] CONDITIONAL_S
INJECT_T 6576 [(0,4)] D [] [] [] [] [] [] none
MERGE 6577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6584,6585,6586,6587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6584 [(4,4),(5,4)] D [6577] [] [] [] [((4,4),(5,4))] [6584,6585,6586,6587] CONDITIONAL_S
Y_MEAS 6585 [(5,4)] HALF_D_PLUS_2 [6577] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6586 [(4,4)] HALF_D_PLUS_2 [6577] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
DISCARD 6587 [(5,4)] 0 [6577] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
INJECT_T 6588 [(0,4)] D [] [] [] [] [] [] none
MERGE 6589 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6596,6597,6598,6599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6591 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6592 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6593 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6595 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6596 [(4,4),(5,4)] D [6589] [] [] [] [((4,4),(5,4))] [6596,6597,6598,6599] CONDITIONAL_S
Y_MEAS 6597 [(5,4)] HALF_D_PLUS_2 [6589] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
IDLE 6598 [(4,4)] HALF_D_PLUS_2 [6589] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
DISCARD 6599 [(5,4)] 0 [6589] [] [] [] [] [6596,6597,6598,6599] CONDITIONAL_S
MERGE 6600 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6600,6601,6602,6603] CONDITIONAL_S
Y_MEAS 6601 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6602 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
DISCARD 6603 [(5,4)] 0 [] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
INJECT_T 6604 [(0,4)] D [] [] [] [] [] [] none
MERGE 6605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6612,6613,6614,6615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6612 [(4,4),(5,4)] D [6605] [] [] [] [((4,4),(5,4))] [6612,6613,6614,6615] CONDITIONAL_S
Y_MEAS 6613 [(5,4)] HALF_D_PLUS_2 [6605] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
IDLE 6614 [(4,4)] HALF_D_PLUS_2 [6605] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
DISCARD 6615 [(5,4)] 0 [6605] [] [] [] [] [6612,6613,6614,6615] CONDITIONAL_S
INJECT_T 6616 [(0,4)] D [] [] [] [] [] [] none
MERGE 6617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6624,6625,6626,6627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6624 [(4,4),(5,4)] D [6617] [] [] [] [((4,4),(5,4))] [6624,6625,6626,6627] CONDITIONAL_S
Y_MEAS 6625 [(5,4)] HALF_D_PLUS_2 [6617] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6626 [(4,4)] HALF_D_PLUS_2 [6617] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
DISCARD 6627 [(5,4)] 0 [6617] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
INJECT_T 6628 [(0,4)] D [] [] [] [] [] [] none
MERGE 6629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6636,6637,6638,6639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6636 [(4,4),(5,4)] D [6629] [] [] [] [((4,4),(5,4))] [6636,6637,6638,6639] CONDITIONAL_S
Y_MEAS 6637 [(5,4)] HALF_D_PLUS_2 [6629] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
IDLE 6638 [(4,4)] HALF_D_PLUS_2 [6629] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
DISCARD 6639 [(5,4)] 0 [6629] [] [] [] [] [6636,6637,6638,6639] CONDITIONAL_S
MERGE 6640 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6640,6641,6642,6643] CONDITIONAL_S
Y_MEAS 6641 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6642 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
DISCARD 6643 [(5,4)] 0 [] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
INJECT_T 6644 [(0,4)] D [] [] [] [] [] [] none
MERGE 6645 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6652,6653,6654,6655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6647 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6648 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6649 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6650 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6651 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6652 [(4,4),(5,4)] D [6645] [] [] [] [((4,4),(5,4))] [6652,6653,6654,6655] CONDITIONAL_S
Y_MEAS 6653 [(5,4)] HALF_D_PLUS_2 [6645] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
IDLE 6654 [(4,4)] HALF_D_PLUS_2 [6645] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
DISCARD 6655 [(5,4)] 0 [6645] [] [] [] [] [6652,6653,6654,6655] CONDITIONAL_S
MERGE 6656 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6656,6657,6658,6659] CONDITIONAL_S
Y_MEAS 6657 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6658 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
DISCARD 6659 [(5,4)] 0 [] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
INJECT_T 6660 [(0,4)] D [] [] [] [] [] [] none
MERGE 6661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6668,6669,6670,6671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6668 [(4,4),(5,4)] D [6661] [] [] [] [((4,4),(5,4))] [6668,6669,6670,6671] CONDITIONAL_S
Y_MEAS 6669 [(5,4)] HALF_D_PLUS_2 [6661] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
IDLE 6670 [(4,4)] HALF_D_PLUS_2 [6661] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
DISCARD 6671 [(5,4)] 0 [6661] [] [] [] [] [6668,6669,6670,6671] CONDITIONAL_S
INJECT_T 6672 [(0,4)] D [] [] [] [] [] [] none
MERGE 6673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6680,6681,6682,6683] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6679 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6680 [(4,4),(5,4)] D [6673] [] [] [] [((4,4),(5,4))] [6680,6681,6682,6683] CONDITIONAL_S
Y_MEAS 6681 [(5,4)] HALF_D_PLUS_2 [6673] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6682 [(4,4)] HALF_D_PLUS_2 [6673] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
DISCARD 6683 [(5,4)] 0 [6673] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
MERGE 6684 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6684,6685,6686,6687] CONDITIONAL_S
Y_MEAS 6685 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
IDLE 6686 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
DISCARD 6687 [(5,4)] 0 [] [] [] [] [] [6684,6685,6686,6687] CONDITIONAL_S
INJECT_T 6688 [(0,4)] D [] [] [] [] [] [] none
MERGE 6689 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6696,6697,6698,6699] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6690 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6691 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6692 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6693 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6694 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6695 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6696 [(4,4),(5,4)] D [6689] [] [] [] [((4,4),(5,4))] [6696,6697,6698,6699] CONDITIONAL_S
Y_MEAS 6697 [(5,4)] HALF_D_PLUS_2 [6689] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6698 [(4,4)] HALF_D_PLUS_2 [6689] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
DISCARD 6699 [(5,4)] 0 [6689] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
MERGE 6700 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6700,6701,6702,6703] CONDITIONAL_S
Y_MEAS 6701 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
IDLE 6702 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
DISCARD 6703 [(5,4)] 0 [] [] [] [] [] [6700,6701,6702,6703] CONDITIONAL_S
INJECT_T 6704 [(0,4)] D [] [] [] [] [] [] none
MERGE 6705 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6712,6713,6714,6715] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6706 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6707 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6708 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6709 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6710 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6711 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6712 [(4,4),(5,4)] D [6705] [] [] [] [((4,4),(5,4))] [6712,6713,6714,6715] CONDITIONAL_S
Y_MEAS 6713 [(5,4)] HALF_D_PLUS_2 [6705] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6714 [(4,4)] HALF_D_PLUS_2 [6705] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
DISCARD 6715 [(5,4)] 0 [6705] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
INJECT_T 6716 [(0,4)] D [] [] [] [] [] [] none
MERGE 6717 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6724,6725,6726,6727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6718 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6719 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6720 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6721 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6722 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6723 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6724 [(4,4),(5,4)] D [6717] [] [] [] [((4,4),(5,4))] [6724,6725,6726,6727] CONDITIONAL_S
Y_MEAS 6725 [(5,4)] HALF_D_PLUS_2 [6717] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
IDLE 6726 [(4,4)] HALF_D_PLUS_2 [6717] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
DISCARD 6727 [(5,4)] 0 [6717] [] [] [] [] [6724,6725,6726,6727] CONDITIONAL_S
INJECT_T 6728 [(0,4)] D [] [] [] [] [] [] none
MERGE 6729 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6736,6737,6738,6739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6730 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6731 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6732 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6733 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6734 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6735 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6736 [(4,4),(5,4)] D [6729] [] [] [] [((4,4),(5,4))] [6736,6737,6738,6739] CONDITIONAL_S
Y_MEAS 6737 [(5,4)] HALF_D_PLUS_2 [6729] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6738 [(4,4)] HALF_D_PLUS_2 [6729] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
DISCARD 6739 [(5,4)] 0 [6729] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
INJECT_T 6740 [(0,4)] D [] [] [] [] [] [] none
MERGE 6741 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6748,6749,6750,6751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6743 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6744 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6745 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6746 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6747 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6748 [(4,4),(5,4)] D [6741] [] [] [] [((4,4),(5,4))] [6748,6749,6750,6751] CONDITIONAL_S
Y_MEAS 6749 [(5,4)] HALF_D_PLUS_2 [6741] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
IDLE 6750 [(4,4)] HALF_D_PLUS_2 [6741] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
DISCARD 6751 [(5,4)] 0 [6741] [] [] [] [] [6748,6749,6750,6751] CONDITIONAL_S
MERGE 6752 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6752,6753,6754,6755] CONDITIONAL_S
Y_MEAS 6753 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6754 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
DISCARD 6755 [(5,4)] 0 [] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
INJECT_T 6756 [(0,4)] D [] [] [] [] [] [] none
MERGE 6757 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6764,6765,6766,6767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6758 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6759 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6760 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6761 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6762 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6763 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6764 [(4,4),(5,4)] D [6757] [] [] [] [((4,4),(5,4))] [6764,6765,6766,6767] CONDITIONAL_S
Y_MEAS 6765 [(5,4)] HALF_D_PLUS_2 [6757] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
IDLE 6766 [(4,4)] HALF_D_PLUS_2 [6757] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
DISCARD 6767 [(5,4)] 0 [6757] [] [] [] [] [6764,6765,6766,6767] CONDITIONAL_S
INJECT_T 6768 [(0,4)] D [] [] [] [] [] [] none
MERGE 6769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6776,6777,6778,6779] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6775 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6776 [(4,4),(5,4)] D [6769] [] [] [] [((4,4),(5,4))] [6776,6777,6778,6779] CONDITIONAL_S
Y_MEAS 6777 [(5,4)] HALF_D_PLUS_2 [6769] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6778 [(4,4)] HALF_D_PLUS_2 [6769] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
DISCARD 6779 [(5,4)] 0 [6769] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
MERGE 6780 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6780,6781,6782,6783] CONDITIONAL_S
Y_MEAS 6781 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
IDLE 6782 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
DISCARD 6783 [(5,4)] 0 [] [] [] [] [] [6780,6781,6782,6783] CONDITIONAL_S
INJECT_T 6784 [(0,4)] D [] [] [] [] [] [] none
MERGE 6785 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6792,6793,6794,6795] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6786 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6787 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6788 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6789 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6791 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6792 [(4,4),(5,4)] D [6785] [] [] [] [((4,4),(5,4))] [6792,6793,6794,6795] CONDITIONAL_S
Y_MEAS 6793 [(5,4)] HALF_D_PLUS_2 [6785] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6794 [(4,4)] HALF_D_PLUS_2 [6785] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
DISCARD 6795 [(5,4)] 0 [6785] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
MERGE 6796 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6796,6797,6798,6799] CONDITIONAL_S
Y_MEAS 6797 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
IDLE 6798 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
DISCARD 6799 [(5,4)] 0 [] [] [] [] [] [6796,6797,6798,6799] CONDITIONAL_S
INJECT_T 6800 [(0,4)] D [] [] [] [] [] [] none
MERGE 6801 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6808,6809,6810,6811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6802 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6803 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6804 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6805 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6806 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6807 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6808 [(4,4),(5,4)] D [6801] [] [] [] [((4,4),(5,4))] [6808,6809,6810,6811] CONDITIONAL_S
Y_MEAS 6809 [(5,4)] HALF_D_PLUS_2 [6801] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6810 [(4,4)] HALF_D_PLUS_2 [6801] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
DISCARD 6811 [(5,4)] 0 [6801] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
MERGE 6812 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6812,6813,6814,6815] CONDITIONAL_S
Y_MEAS 6813 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
IDLE 6814 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
DISCARD 6815 [(5,4)] 0 [] [] [] [] [] [6812,6813,6814,6815] CONDITIONAL_S
INJECT_T 6816 [(0,4)] D [] [] [] [] [] [] none
MERGE 6817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6824,6825,6826,6827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6824 [(4,4),(5,4)] D [6817] [] [] [] [((4,4),(5,4))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(5,4)] HALF_D_PLUS_2 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(4,4)] HALF_D_PLUS_2 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(5,4)] 0 [6817] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
INJECT_T 6828 [(0,4)] D [] [] [] [] [] [] none
MERGE 6829 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6836,6837,6838,6839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6831 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6832 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6833 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6834 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6836 [(4,4),(5,4)] D [6829] [] [] [] [((4,4),(5,4))] [6836,6837,6838,6839] CONDITIONAL_S
Y_MEAS 6837 [(5,4)] HALF_D_PLUS_2 [6829] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
IDLE 6838 [(4,4)] HALF_D_PLUS_2 [6829] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
DISCARD 6839 [(5,4)] 0 [6829] [] [] [] [] [6836,6837,6838,6839] CONDITIONAL_S
MERGE 6840 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(5,4)] 0 [] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
INJECT_T 6844 [(0,4)] D [] [] [] [] [] [] none
MERGE 6845 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6852,6853,6854,6855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6846 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6847 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6848 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6849 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6850 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6851 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6852 [(4,4),(5,4)] D [6845] [] [] [] [((4,4),(5,4))] [6852,6853,6854,6855] CONDITIONAL_S
Y_MEAS 6853 [(5,4)] HALF_D_PLUS_2 [6845] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
IDLE 6854 [(4,4)] HALF_D_PLUS_2 [6845] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
DISCARD 6855 [(5,4)] 0 [6845] [] [] [] [] [6852,6853,6854,6855] CONDITIONAL_S
INJECT_T 6856 [(0,4)] D [] [] [] [] [] [] none
MERGE 6857 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6864,6865,6866,6867] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6858 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6859 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6860 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6861 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6862 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6863 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6864 [(4,4),(5,4)] D [6857] [] [] [] [((4,4),(5,4))] [6864,6865,6866,6867] CONDITIONAL_S
Y_MEAS 6865 [(5,4)] HALF_D_PLUS_2 [6857] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6866 [(4,4)] HALF_D_PLUS_2 [6857] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
DISCARD 6867 [(5,4)] 0 [6857] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
INJECT_T 6868 [(0,4)] D [] [] [] [] [] [] none
MERGE 6869 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6876,6877,6878,6879] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6870 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6871 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6872 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6873 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6874 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6875 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6876 [(4,4),(5,4)] D [6869] [] [] [] [((4,4),(5,4))] [6876,6877,6878,6879] CONDITIONAL_S
Y_MEAS 6877 [(5,4)] HALF_D_PLUS_2 [6869] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
IDLE 6878 [(4,4)] HALF_D_PLUS_2 [6869] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
DISCARD 6879 [(5,4)] 0 [6869] [] [] [] [] [6876,6877,6878,6879] CONDITIONAL_S
INJECT_T 6880 [(0,4)] D [] [] [] [] [] [] none
MERGE 6881 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6888,6889,6890,6891] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6882 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6883 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6884 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6885 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6886 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6887 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6888 [(4,4),(5,4)] D [6881] [] [] [] [((4,4),(5,4))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(5,4)] HALF_D_PLUS_2 [6881] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(4,4)] HALF_D_PLUS_2 [6881] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(5,4)] 0 [6881] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
MERGE 6892 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6892,6893,6894,6895] CONDITIONAL_S
Y_MEAS 6893 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
IDLE 6894 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
DISCARD 6895 [(5,4)] 0 [] [] [] [] [] [6892,6893,6894,6895] CONDITIONAL_S
INJECT_T 6896 [(0,4)] D [] [] [] [] [] [] none
MERGE 6897 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6904,6905,6906,6907] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6898 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6899 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6900 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6901 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6902 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6903 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6904 [(4,4),(5,4)] D [6897] [] [] [] [((4,4),(5,4))] [6904,6905,6906,6907] CONDITIONAL_S
Y_MEAS 6905 [(5,4)] HALF_D_PLUS_2 [6897] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6906 [(4,4)] HALF_D_PLUS_2 [6897] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
DISCARD 6907 [(5,4)] 0 [6897] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
MERGE 6908 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6908,6909,6910,6911] CONDITIONAL_S
Y_MEAS 6909 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
IDLE 6910 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
DISCARD 6911 [(5,4)] 0 [] [] [] [] [] [6908,6909,6910,6911] CONDITIONAL_S
INJECT_T 6912 [(0,4)] D [] [] [] [] [] [] none
MERGE 6913 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6920,6921,6922,6923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6915 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6916 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6917 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6920 [(4,4),(5,4)] D [6913] [] [] [] [((4,4),(5,4))] [6920,6921,6922,6923] CONDITIONAL_S
Y_MEAS 6921 [(5,4)] HALF_D_PLUS_2 [6913] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6922 [(4,4)] HALF_D_PLUS_2 [6913] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
DISCARD 6923 [(5,4)] 0 [6913] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
MERGE 6924 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6924,6925,6926,6927] CONDITIONAL_S
Y_MEAS 6925 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
IDLE 6926 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
DISCARD 6927 [(5,4)] 0 [] [] [] [] [] [6924,6925,6926,6927] CONDITIONAL_S
INJECT_T 6928 [(0,4)] D [] [] [] [] [] [] none
MERGE 6929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6936,6937,6938,6939] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6936 [(4,4),(5,4)] D [6929] [] [] [] [((4,4),(5,4))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(5,4)] HALF_D_PLUS_2 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(4,4)] HALF_D_PLUS_2 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(5,4)] 0 [6929] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
MERGE 6940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6940,6941,6942,6943] CONDITIONAL_S
Y_MEAS 6941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
IDLE 6942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
DISCARD 6943 [(5,4)] 0 [] [] [] [] [] [6940,6941,6942,6943] CONDITIONAL_S
INJECT_T 6944 [(0,4)] D [] [] [] [] [] [] none
MERGE 6945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6952,6953,6954,6955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6952 [(4,4),(5,4)] D [6945] [] [] [] [((4,4),(5,4))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(5,4)] HALF_D_PLUS_2 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(4,4)] HALF_D_PLUS_2 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(5,4)] 0 [6945] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
INJECT_T 6956 [(0,4)] D [] [] [] [] [] [] none
MERGE 6957 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6964,6965,6966,6967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6958 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6959 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6960 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6961 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6962 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6963 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6964 [(4,4),(5,4)] D [6957] [] [] [] [((4,4),(5,4))] [6964,6965,6966,6967] CONDITIONAL_S
Y_MEAS 6965 [(5,4)] HALF_D_PLUS_2 [6957] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
IDLE 6966 [(4,4)] HALF_D_PLUS_2 [6957] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
DISCARD 6967 [(5,4)] 0 [6957] [] [] [] [] [6964,6965,6966,6967] CONDITIONAL_S
INJECT_T 6968 [(0,4)] D [] [] [] [] [] [] none
MERGE 6969 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6976,6977,6978,6979] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6970 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6971 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6972 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6973 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6974 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6975 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6976 [(4,4),(5,4)] D [6969] [] [] [] [((4,4),(5,4))] [6976,6977,6978,6979] CONDITIONAL_S
Y_MEAS 6977 [(5,4)] HALF_D_PLUS_2 [6969] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6978 [(4,4)] HALF_D_PLUS_2 [6969] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
DISCARD 6979 [(5,4)] 0 [6969] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
INJECT_T 6980 [(0,4)] D [] [] [] [] [] [] none
MERGE 6981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [6988,6989,6990,6991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 6984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 6985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 6986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 6987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 6988 [(4,4),(5,4)] D [6981] [] [] [] [((4,4),(5,4))] [6988,6989,6990,6991] CONDITIONAL_S
Y_MEAS 6989 [(5,4)] HALF_D_PLUS_2 [6981] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
IDLE 6990 [(4,4)] HALF_D_PLUS_2 [6981] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
DISCARD 6991 [(5,4)] 0 [6981] [] [] [] [] [6988,6989,6990,6991] CONDITIONAL_S
MERGE 6992 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [6992,6993,6994,6995] CONDITIONAL_S
Y_MEAS 6993 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6994 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
DISCARD 6995 [(5,4)] 0 [] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
INJECT_T 6996 [(0,4)] D [] [] [] [] [] [] none
MERGE 6997 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7004,7005,7006,7007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 6998 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 6999 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7000 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7001 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7002 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7003 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7004 [(4,4),(5,4)] D [6997] [] [] [] [((4,4),(5,4))] [7004,7005,7006,7007] CONDITIONAL_S
Y_MEAS 7005 [(5,4)] HALF_D_PLUS_2 [6997] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
IDLE 7006 [(4,4)] HALF_D_PLUS_2 [6997] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
DISCARD 7007 [(5,4)] 0 [6997] [] [] [] [] [7004,7005,7006,7007] CONDITIONAL_S
INJECT_T 7008 [(0,4)] D [] [] [] [] [] [] none
MERGE 7009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7016,7017,7018,7019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7016 [(4,4),(5,4)] D [7009] [] [] [] [((4,4),(5,4))] [7016,7017,7018,7019] CONDITIONAL_S
Y_MEAS 7017 [(5,4)] HALF_D_PLUS_2 [7009] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7018 [(4,4)] HALF_D_PLUS_2 [7009] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
DISCARD 7019 [(5,4)] 0 [7009] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
INJECT_T 7020 [(0,4)] D [] [] [] [] [] [] none
MERGE 7021 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7028,7029,7030,7031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7022 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7023 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7024 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7025 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7028 [(4,4),(5,4)] D [7021] [] [] [] [((4,4),(5,4))] [7028,7029,7030,7031] CONDITIONAL_S
Y_MEAS 7029 [(5,4)] HALF_D_PLUS_2 [7021] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
IDLE 7030 [(4,4)] HALF_D_PLUS_2 [7021] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
DISCARD 7031 [(5,4)] 0 [7021] [] [] [] [] [7028,7029,7030,7031] CONDITIONAL_S
MERGE 7032 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7032,7033,7034,7035] CONDITIONAL_S
Y_MEAS 7033 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7034 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
DISCARD 7035 [(5,4)] 0 [] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
INJECT_T 7036 [(0,4)] D [] [] [] [] [] [] none
MERGE 7037 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7044,7045,7046,7047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7039 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7040 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7041 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7044 [(4,4),(5,4)] D [7037] [] [] [] [((4,4),(5,4))] [7044,7045,7046,7047] CONDITIONAL_S
Y_MEAS 7045 [(5,4)] HALF_D_PLUS_2 [7037] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
IDLE 7046 [(4,4)] HALF_D_PLUS_2 [7037] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
DISCARD 7047 [(5,4)] 0 [7037] [] [] [] [] [7044,7045,7046,7047] CONDITIONAL_S
MERGE 7048 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7048,7049,7050,7051] CONDITIONAL_S
Y_MEAS 7049 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7050 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
DISCARD 7051 [(5,4)] 0 [] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
INJECT_T 7052 [(0,4)] D [] [] [] [] [] [] none
MERGE 7053 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7060,7061,7062,7063] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7054 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7055 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7056 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7057 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7058 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7059 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7060 [(4,4),(5,4)] D [7053] [] [] [] [((4,4),(5,4))] [7060,7061,7062,7063] CONDITIONAL_S
Y_MEAS 7061 [(5,4)] HALF_D_PLUS_2 [7053] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
IDLE 7062 [(4,4)] HALF_D_PLUS_2 [7053] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
DISCARD 7063 [(5,4)] 0 [7053] [] [] [] [] [7060,7061,7062,7063] CONDITIONAL_S
INJECT_T 7064 [(0,4)] D [] [] [] [] [] [] none
MERGE 7065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7072,7073,7074,7075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7072 [(4,4),(5,4)] D [7065] [] [] [] [((4,4),(5,4))] [7072,7073,7074,7075] CONDITIONAL_S
Y_MEAS 7073 [(5,4)] HALF_D_PLUS_2 [7065] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7074 [(4,4)] HALF_D_PLUS_2 [7065] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
DISCARD 7075 [(5,4)] 0 [7065] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
INJECT_T 7076 [(0,4)] D [] [] [] [] [] [] none
MERGE 7077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7084,7085,7086,7087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7084 [(4,4),(5,4)] D [7077] [] [] [] [((4,4),(5,4))] [7084,7085,7086,7087] CONDITIONAL_S
Y_MEAS 7085 [(5,4)] HALF_D_PLUS_2 [7077] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
IDLE 7086 [(4,4)] HALF_D_PLUS_2 [7077] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
DISCARD 7087 [(5,4)] 0 [7077] [] [] [] [] [7084,7085,7086,7087] CONDITIONAL_S
MERGE 7088 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7088,7089,7090,7091] CONDITIONAL_S
Y_MEAS 7089 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7090 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
DISCARD 7091 [(5,4)] 0 [] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
INJECT_T 7092 [(0,4)] D [] [] [] [] [] [] none
MERGE 7093 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7100,7101,7102,7103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7095 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7096 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7097 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7100 [(4,4),(5,4)] D [7093] [] [] [] [((4,4),(5,4))] [7100,7101,7102,7103] CONDITIONAL_S
Y_MEAS 7101 [(5,4)] HALF_D_PLUS_2 [7093] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
IDLE 7102 [(4,4)] HALF_D_PLUS_2 [7093] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
DISCARD 7103 [(5,4)] 0 [7093] [] [] [] [] [7100,7101,7102,7103] CONDITIONAL_S
MERGE 7104 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7104,7105,7106,7107] CONDITIONAL_S
Y_MEAS 7105 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7106 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
DISCARD 7107 [(5,4)] 0 [] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
INJECT_T 7108 [(0,4)] D [] [] [] [] [] [] none
MERGE 7109 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7116,7117,7118,7119] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7111 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7112 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7113 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7114 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7115 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7116 [(4,4),(5,4)] D [7109] [] [] [] [((4,4),(5,4))] [7116,7117,7118,7119] CONDITIONAL_S
Y_MEAS 7117 [(5,4)] HALF_D_PLUS_2 [7109] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
IDLE 7118 [(4,4)] HALF_D_PLUS_2 [7109] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
DISCARD 7119 [(5,4)] 0 [7109] [] [] [] [] [7116,7117,7118,7119] CONDITIONAL_S
INJECT_T 7120 [(0,4)] D [] [] [] [] [] [] none
MERGE 7121 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7128,7129,7130,7131] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7122 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7123 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7124 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7125 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7126 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7127 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7128 [(4,4),(5,4)] D [7121] [] [] [] [((4,4),(5,4))] [7128,7129,7130,7131] CONDITIONAL_S
Y_MEAS 7129 [(5,4)] HALF_D_PLUS_2 [7121] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7130 [(4,4)] HALF_D_PLUS_2 [7121] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
DISCARD 7131 [(5,4)] 0 [7121] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
MERGE 7132 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7132,7133,7134,7135] CONDITIONAL_S
Y_MEAS 7133 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
IDLE 7134 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
DISCARD 7135 [(5,4)] 0 [] [] [] [] [] [7132,7133,7134,7135] CONDITIONAL_S
INJECT_T 7136 [(0,4)] D [] [] [] [] [] [] none
MERGE 7137 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7144,7145,7146,7147] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7138 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7139 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7140 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7141 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7142 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7143 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7144 [(4,4),(5,4)] D [7137] [] [] [] [((4,4),(5,4))] [7144,7145,7146,7147] CONDITIONAL_S
Y_MEAS 7145 [(5,4)] HALF_D_PLUS_2 [7137] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7146 [(4,4)] HALF_D_PLUS_2 [7137] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
DISCARD 7147 [(5,4)] 0 [7137] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
INJECT_T 7148 [(0,4)] D [] [] [] [] [] [] none
MERGE 7149 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7156,7157,7158,7159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7150 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7151 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7152 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7153 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7154 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7155 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7156 [(4,4),(5,4)] D [7149] [] [] [] [((4,4),(5,4))] [7156,7157,7158,7159] CONDITIONAL_S
Y_MEAS 7157 [(5,4)] HALF_D_PLUS_2 [7149] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
IDLE 7158 [(4,4)] HALF_D_PLUS_2 [7149] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
DISCARD 7159 [(5,4)] 0 [7149] [] [] [] [] [7156,7157,7158,7159] CONDITIONAL_S
INJECT_T 7160 [(0,4)] D [] [] [] [] [] [] none
MERGE 7161 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7168,7169,7170,7171] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7162 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7164 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7165 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7166 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7167 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7168 [(4,4),(5,4)] D [7161] [] [] [] [((4,4),(5,4))] [7168,7169,7170,7171] CONDITIONAL_S
Y_MEAS 7169 [(5,4)] HALF_D_PLUS_2 [7161] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7170 [(4,4)] HALF_D_PLUS_2 [7161] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
DISCARD 7171 [(5,4)] 0 [7161] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
INJECT_T 7172 [(0,4)] D [] [] [] [] [] [] none
MERGE 7173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7180,7181,7182,7183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7180 [(4,4),(5,4)] D [7173] [] [] [] [((4,4),(5,4))] [7180,7181,7182,7183] CONDITIONAL_S
Y_MEAS 7181 [(5,4)] HALF_D_PLUS_2 [7173] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
IDLE 7182 [(4,4)] HALF_D_PLUS_2 [7173] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
DISCARD 7183 [(5,4)] 0 [7173] [] [] [] [] [7180,7181,7182,7183] CONDITIONAL_S
MERGE 7184 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7184,7185,7186,7187] CONDITIONAL_S
Y_MEAS 7185 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7186 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
DISCARD 7187 [(5,4)] 0 [] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
INJECT_T 7188 [(0,4)] D [] [] [] [] [] [] none
MERGE 7189 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7196,7197,7198,7199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7191 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7192 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7193 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7196 [(4,4),(5,4)] D [7189] [] [] [] [((4,4),(5,4))] [7196,7197,7198,7199] CONDITIONAL_S
Y_MEAS 7197 [(5,4)] HALF_D_PLUS_2 [7189] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
IDLE 7198 [(4,4)] HALF_D_PLUS_2 [7189] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
DISCARD 7199 [(5,4)] 0 [7189] [] [] [] [] [7196,7197,7198,7199] CONDITIONAL_S
MERGE 7200 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7200,7201,7202,7203] CONDITIONAL_S
Y_MEAS 7201 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7202 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
DISCARD 7203 [(5,4)] 0 [] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
INJECT_T 7204 [(0,4)] D [] [] [] [] [] [] none
MERGE 7205 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7212,7213,7214,7215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7206 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7207 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7208 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7209 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7210 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7211 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7212 [(4,4),(5,4)] D [7205] [] [] [] [((4,4),(5,4))] [7212,7213,7214,7215] CONDITIONAL_S
Y_MEAS 7213 [(5,4)] HALF_D_PLUS_2 [7205] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
IDLE 7214 [(4,4)] HALF_D_PLUS_2 [7205] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
DISCARD 7215 [(5,4)] 0 [7205] [] [] [] [] [7212,7213,7214,7215] CONDITIONAL_S
MERGE 7216 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(5,4)] 0 [] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
INJECT_T 7220 [(0,4)] D [] [] [] [] [] [] none
MERGE 7221 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7228,7229,7230,7231] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7222 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7223 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7224 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7225 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7226 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7227 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7228 [(4,4),(5,4)] D [7221] [] [] [] [((4,4),(5,4))] [7228,7229,7230,7231] CONDITIONAL_S
Y_MEAS 7229 [(5,4)] HALF_D_PLUS_2 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
IDLE 7230 [(4,4)] HALF_D_PLUS_2 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
DISCARD 7231 [(5,4)] 0 [7221] [] [] [] [] [7228,7229,7230,7231] CONDITIONAL_S
INJECT_T 7232 [(0,4)] D [] [] [] [] [] [] none
MERGE 7233 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7240,7241,7242,7243] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7234 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7235 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7236 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7237 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7238 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7239 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7240 [(4,4),(5,4)] D [7233] [] [] [] [((4,4),(5,4))] [7240,7241,7242,7243] CONDITIONAL_S
Y_MEAS 7241 [(5,4)] HALF_D_PLUS_2 [7233] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7242 [(4,4)] HALF_D_PLUS_2 [7233] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
DISCARD 7243 [(5,4)] 0 [7233] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
MERGE 7244 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7244,7245,7246,7247] CONDITIONAL_S
Y_MEAS 7245 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
IDLE 7246 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
DISCARD 7247 [(5,4)] 0 [] [] [] [] [] [7244,7245,7246,7247] CONDITIONAL_S
INJECT_T 7248 [(0,4)] D [] [] [] [] [] [] none
MERGE 7249 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7256,7257,7258,7259] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7250 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7251 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7252 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7253 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7254 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7255 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7256 [(4,4),(5,4)] D [7249] [] [] [] [((4,4),(5,4))] [7256,7257,7258,7259] CONDITIONAL_S
Y_MEAS 7257 [(5,4)] HALF_D_PLUS_2 [7249] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7258 [(4,4)] HALF_D_PLUS_2 [7249] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
DISCARD 7259 [(5,4)] 0 [7249] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
INJECT_T 7260 [(0,4)] D [] [] [] [] [] [] none
MERGE 7261 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7268,7269,7270,7271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7262 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7263 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7264 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7265 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7266 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7267 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7268 [(4,4),(5,4)] D [7261] [] [] [] [((4,4),(5,4))] [7268,7269,7270,7271] CONDITIONAL_S
Y_MEAS 7269 [(5,4)] HALF_D_PLUS_2 [7261] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
IDLE 7270 [(4,4)] HALF_D_PLUS_2 [7261] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
DISCARD 7271 [(5,4)] 0 [7261] [] [] [] [] [7268,7269,7270,7271] CONDITIONAL_S
INJECT_T 7272 [(0,4)] D [] [] [] [] [] [] none
MERGE 7273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7280,7281,7282,7283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7280 [(4,4),(5,4)] D [7273] [] [] [] [((4,4),(5,4))] [7280,7281,7282,7283] CONDITIONAL_S
Y_MEAS 7281 [(5,4)] HALF_D_PLUS_2 [7273] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7282 [(4,4)] HALF_D_PLUS_2 [7273] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
DISCARD 7283 [(5,4)] 0 [7273] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
MERGE 7284 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7284,7285,7286,7287] CONDITIONAL_S
Y_MEAS 7285 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
IDLE 7286 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
DISCARD 7287 [(5,4)] 0 [] [] [] [] [] [7284,7285,7286,7287] CONDITIONAL_S
INJECT_T 7288 [(0,4)] D [] [] [] [] [] [] none
MERGE 7289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7296,7297,7298,7299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7295 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7296 [(4,4),(5,4)] D [7289] [] [] [] [((4,4),(5,4))] [7296,7297,7298,7299] CONDITIONAL_S
Y_MEAS 7297 [(5,4)] HALF_D_PLUS_2 [7289] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7298 [(4,4)] HALF_D_PLUS_2 [7289] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
DISCARD 7299 [(5,4)] 0 [7289] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
MERGE 7300 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7300,7301,7302,7303] CONDITIONAL_S
Y_MEAS 7301 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
IDLE 7302 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
DISCARD 7303 [(5,4)] 0 [] [] [] [] [] [7300,7301,7302,7303] CONDITIONAL_S
INJECT_T 7304 [(0,4)] D [] [] [] [] [] [] none
MERGE 7305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7312,7313,7314,7315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7312 [(4,4),(5,4)] D [7305] [] [] [] [((4,4),(5,4))] [7312,7313,7314,7315] CONDITIONAL_S
Y_MEAS 7313 [(5,4)] HALF_D_PLUS_2 [7305] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7314 [(4,4)] HALF_D_PLUS_2 [7305] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
DISCARD 7315 [(5,4)] 0 [7305] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
MERGE 7316 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7316,7317,7318,7319] CONDITIONAL_S
Y_MEAS 7317 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
IDLE 7318 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
DISCARD 7319 [(5,4)] 0 [] [] [] [] [] [7316,7317,7318,7319] CONDITIONAL_S
INJECT_T 7320 [(0,4)] D [] [] [] [] [] [] none
MERGE 7321 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7328,7329,7330,7331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7323 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7324 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7325 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7326 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7327 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7328 [(4,4),(5,4)] D [7321] [] [] [] [((4,4),(5,4))] [7328,7329,7330,7331] CONDITIONAL_S
Y_MEAS 7329 [(5,4)] HALF_D_PLUS_2 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7330 [(4,4)] HALF_D_PLUS_2 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
DISCARD 7331 [(5,4)] 0 [7321] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
MERGE 7332 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7332,7333,7334,7335] CONDITIONAL_S
Y_MEAS 7333 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
IDLE 7334 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
DISCARD 7335 [(5,4)] 0 [] [] [] [] [] [7332,7333,7334,7335] CONDITIONAL_S
INJECT_T 7336 [(0,4)] D [] [] [] [] [] [] none
MERGE 7337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7344,7345,7346,7347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7343 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7344 [(4,4),(5,4)] D [7337] [] [] [] [((4,4),(5,4))] [7344,7345,7346,7347] CONDITIONAL_S
Y_MEAS 7345 [(5,4)] HALF_D_PLUS_2 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7346 [(4,4)] HALF_D_PLUS_2 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
DISCARD 7347 [(5,4)] 0 [7337] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
INJECT_T 7348 [(0,4)] D [] [] [] [] [] [] none
MERGE 7349 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7356,7357,7358,7359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7350 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7351 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7352 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7353 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7354 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7355 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7356 [(4,4),(5,4)] D [7349] [] [] [] [((4,4),(5,4))] [7356,7357,7358,7359] CONDITIONAL_S
Y_MEAS 7357 [(5,4)] HALF_D_PLUS_2 [7349] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
IDLE 7358 [(4,4)] HALF_D_PLUS_2 [7349] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
DISCARD 7359 [(5,4)] 0 [7349] [] [] [] [] [7356,7357,7358,7359] CONDITIONAL_S
INJECT_T 7360 [(0,4)] D [] [] [] [] [] [] none
MERGE 7361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7368,7369,7370,7371] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7368 [(4,4),(5,4)] D [7361] [] [] [] [((4,4),(5,4))] [7368,7369,7370,7371] CONDITIONAL_S
Y_MEAS 7369 [(5,4)] HALF_D_PLUS_2 [7361] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7370 [(4,4)] HALF_D_PLUS_2 [7361] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
DISCARD 7371 [(5,4)] 0 [7361] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
MERGE 7372 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7372,7373,7374,7375] CONDITIONAL_S
Y_MEAS 7373 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7372,7373,7374,7375] CONDITIONAL_S
IDLE 7374 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7372,7373,7374,7375] CONDITIONAL_S
DISCARD 7375 [(5,4)] 0 [] [] [] [] [] [7372,7373,7374,7375] CONDITIONAL_S
INJECT_T 7376 [(0,4)] D [] [] [] [] [] [] none
MERGE 7377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7384,7385,7386,7387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7384 [(4,4),(5,4)] D [7377] [] [] [] [((4,4),(5,4))] [7384,7385,7386,7387] CONDITIONAL_S
Y_MEAS 7385 [(5,4)] HALF_D_PLUS_2 [7377] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7386 [(4,4)] HALF_D_PLUS_2 [7377] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
DISCARD 7387 [(5,4)] 0 [7377] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
MERGE 7388 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7388,7389,7390,7391] CONDITIONAL_S
Y_MEAS 7389 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7388,7389,7390,7391] CONDITIONAL_S
IDLE 7390 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7388,7389,7390,7391] CONDITIONAL_S
DISCARD 7391 [(5,4)] 0 [] [] [] [] [] [7388,7389,7390,7391] CONDITIONAL_S
INJECT_T 7392 [(0,4)] D [] [] [] [] [] [] none
MERGE 7393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7400,7401,7402,7403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7400 [(4,4),(5,4)] D [7393] [] [] [] [((4,4),(5,4))] [7400,7401,7402,7403] CONDITIONAL_S
Y_MEAS 7401 [(5,4)] HALF_D_PLUS_2 [7393] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7402 [(4,4)] HALF_D_PLUS_2 [7393] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
DISCARD 7403 [(5,4)] 0 [7393] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
MERGE 7404 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7404,7405,7406,7407] CONDITIONAL_S
Y_MEAS 7405 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
IDLE 7406 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
DISCARD 7407 [(5,4)] 0 [] [] [] [] [] [7404,7405,7406,7407] CONDITIONAL_S
INJECT_T 7408 [(0,4)] D [] [] [] [] [] [] none
MERGE 7409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7416,7417,7418,7419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7416 [(4,4),(5,4)] D [7409] [] [] [] [((4,4),(5,4))] [7416,7417,7418,7419] CONDITIONAL_S
Y_MEAS 7417 [(5,4)] HALF_D_PLUS_2 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7418 [(4,4)] HALF_D_PLUS_2 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
DISCARD 7419 [(5,4)] 0 [7409] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
INJECT_T 7420 [(0,4)] D [] [] [] [] [] [] none
MERGE 7421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7428,7429,7430,7431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7428 [(4,4),(5,4)] D [7421] [] [] [] [((4,4),(5,4))] [7428,7429,7430,7431] CONDITIONAL_S
Y_MEAS 7429 [(5,4)] HALF_D_PLUS_2 [7421] [] [] [] [] [7428,7429,7430,7431] CONDITIONAL_S
IDLE 7430 [(4,4)] HALF_D_PLUS_2 [7421] [] [] [] [] [7428,7429,7430,7431] CONDITIONAL_S
DISCARD 7431 [(5,4)] 0 [7421] [] [] [] [] [7428,7429,7430,7431] CONDITIONAL_S
MERGE 7432 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7432,7433,7434,7435] CONDITIONAL_S
Y_MEAS 7433 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7434 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
DISCARD 7435 [(5,4)] 0 [] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
INJECT_T 7436 [(0,4)] D [] [] [] [] [] [] none
MERGE 7437 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7444,7445,7446,7447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7438 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7439 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7440 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7441 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7442 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7444 [(4,4),(5,4)] D [7437] [] [] [] [((4,4),(5,4))] [7444,7445,7446,7447] CONDITIONAL_S
Y_MEAS 7445 [(5,4)] HALF_D_PLUS_2 [7437] [] [] [] [] [7444,7445,7446,7447] CONDITIONAL_S
IDLE 7446 [(4,4)] HALF_D_PLUS_2 [7437] [] [] [] [] [7444,7445,7446,7447] CONDITIONAL_S
DISCARD 7447 [(5,4)] 0 [7437] [] [] [] [] [7444,7445,7446,7447] CONDITIONAL_S
MERGE 7448 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7448,7449,7450,7451] CONDITIONAL_S
Y_MEAS 7449 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7450 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
DISCARD 7451 [(5,4)] 0 [] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
INJECT_T 7452 [(0,4)] D [] [] [] [] [] [] none
MERGE 7453 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7460,7461,7462,7463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7456 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7457 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7460 [(4,4),(5,4)] D [7453] [] [] [] [((4,4),(5,4))] [7460,7461,7462,7463] CONDITIONAL_S
Y_MEAS 7461 [(5,4)] HALF_D_PLUS_2 [7453] [] [] [] [] [7460,7461,7462,7463] CONDITIONAL_S
IDLE 7462 [(4,4)] HALF_D_PLUS_2 [7453] [] [] [] [] [7460,7461,7462,7463] CONDITIONAL_S
DISCARD 7463 [(5,4)] 0 [7453] [] [] [] [] [7460,7461,7462,7463] CONDITIONAL_S
INJECT_T 7464 [(0,4)] D [] [] [] [] [] [] none
MERGE 7465 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7472,7473,7474,7475] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7467 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7468 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7469 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7470 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7471 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7472 [(4,4),(5,4)] D [7465] [] [] [] [((4,4),(5,4))] [7472,7473,7474,7475] CONDITIONAL_S
Y_MEAS 7473 [(5,4)] HALF_D_PLUS_2 [7465] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7474 [(4,4)] HALF_D_PLUS_2 [7465] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
DISCARD 7475 [(5,4)] 0 [7465] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
MERGE 7476 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7476,7477,7478,7479] CONDITIONAL_S
Y_MEAS 7477 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
IDLE 7478 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
DISCARD 7479 [(5,4)] 0 [] [] [] [] [] [7476,7477,7478,7479] CONDITIONAL_S
INJECT_T 7480 [(0,4)] D [] [] [] [] [] [] none
MERGE 7481 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7488,7489,7490,7491] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7483 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7484 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7485 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7486 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7487 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7488 [(4,4),(5,4)] D [7481] [] [] [] [((4,4),(5,4))] [7488,7489,7490,7491] CONDITIONAL_S
Y_MEAS 7489 [(5,4)] HALF_D_PLUS_2 [7481] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7490 [(4,4)] HALF_D_PLUS_2 [7481] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
DISCARD 7491 [(5,4)] 0 [7481] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
INJECT_T 7492 [(0,4)] D [] [] [] [] [] [] none
MERGE 7493 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7500,7501,7502,7503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7494 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7495 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7496 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7497 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7498 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7499 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7500 [(4,4),(5,4)] D [7493] [] [] [] [((4,4),(5,4))] [7500,7501,7502,7503] CONDITIONAL_S
Y_MEAS 7501 [(5,4)] HALF_D_PLUS_2 [7493] [] [] [] [] [7500,7501,7502,7503] CONDITIONAL_S
IDLE 7502 [(4,4)] HALF_D_PLUS_2 [7493] [] [] [] [] [7500,7501,7502,7503] CONDITIONAL_S
DISCARD 7503 [(5,4)] 0 [7493] [] [] [] [] [7500,7501,7502,7503] CONDITIONAL_S
MERGE 7504 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7504,7505,7506,7507] CONDITIONAL_S
Y_MEAS 7505 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7506 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
DISCARD 7507 [(5,4)] 0 [] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
INJECT_T 7508 [(0,4)] D [] [] [] [] [] [] none
MERGE 7509 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7516,7517,7518,7519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7511 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7512 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7513 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7514 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7515 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7516 [(4,4),(5,4)] D [7509] [] [] [] [((4,4),(5,4))] [7516,7517,7518,7519] CONDITIONAL_S
Y_MEAS 7517 [(5,4)] HALF_D_PLUS_2 [7509] [] [] [] [] [7516,7517,7518,7519] CONDITIONAL_S
IDLE 7518 [(4,4)] HALF_D_PLUS_2 [7509] [] [] [] [] [7516,7517,7518,7519] CONDITIONAL_S
DISCARD 7519 [(5,4)] 0 [7509] [] [] [] [] [7516,7517,7518,7519] CONDITIONAL_S
MERGE 7520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7520,7521,7522,7523] CONDITIONAL_S
Y_MEAS 7521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
DISCARD 7523 [(5,4)] 0 [] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
INJECT_T 7524 [(0,4)] D [] [] [] [] [] [] none
MERGE 7525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7532,7533,7534,7535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7532 [(4,4),(5,4)] D [7525] [] [] [] [((4,4),(5,4))] [7532,7533,7534,7535] CONDITIONAL_S
Y_MEAS 7533 [(5,4)] HALF_D_PLUS_2 [7525] [] [] [] [] [7532,7533,7534,7535] CONDITIONAL_S
IDLE 7534 [(4,4)] HALF_D_PLUS_2 [7525] [] [] [] [] [7532,7533,7534,7535] CONDITIONAL_S
DISCARD 7535 [(5,4)] 0 [7525] [] [] [] [] [7532,7533,7534,7535] CONDITIONAL_S
INJECT_T 7536 [(0,4)] D [] [] [] [] [] [] none
MERGE 7537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7544,7545,7546,7547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7544 [(4,4),(5,4)] D [7537] [] [] [] [((4,4),(5,4))] [7544,7545,7546,7547] CONDITIONAL_S
Y_MEAS 7545 [(5,4)] HALF_D_PLUS_2 [7537] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7546 [(4,4)] HALF_D_PLUS_2 [7537] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
DISCARD 7547 [(5,4)] 0 [7537] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
INJECT_T 7548 [(0,4)] D [] [] [] [] [] [] none
MERGE 7549 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7556,7557,7558,7559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7550 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7551 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7552 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7553 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7554 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7555 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7556 [(4,4),(5,4)] D [7549] [] [] [] [((4,4),(5,4))] [7556,7557,7558,7559] CONDITIONAL_S
Y_MEAS 7557 [(5,4)] HALF_D_PLUS_2 [7549] [] [] [] [] [7556,7557,7558,7559] CONDITIONAL_S
IDLE 7558 [(4,4)] HALF_D_PLUS_2 [7549] [] [] [] [] [7556,7557,7558,7559] CONDITIONAL_S
DISCARD 7559 [(5,4)] 0 [7549] [] [] [] [] [7556,7557,7558,7559] CONDITIONAL_S
INJECT_T 7560 [(0,4)] D [] [] [] [] [] [] none
MERGE 7561 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7568,7569,7570,7571] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7563 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7564 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7565 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7568 [(4,4),(5,4)] D [7561] [] [] [] [((4,4),(5,4))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(5,4)] HALF_D_PLUS_2 [7561] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(4,4)] HALF_D_PLUS_2 [7561] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(5,4)] 0 [7561] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
MERGE 7572 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7572,7573,7574,7575] CONDITIONAL_S
Y_MEAS 7573 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7572,7573,7574,7575] CONDITIONAL_S
IDLE 7574 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7572,7573,7574,7575] CONDITIONAL_S
DISCARD 7575 [(5,4)] 0 [] [] [] [] [] [7572,7573,7574,7575] CONDITIONAL_S
INJECT_T 7576 [(0,4)] D [] [] [] [] [] [] none
MERGE 7577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7584,7585,7586,7587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7584 [(4,4),(5,4)] D [7577] [] [] [] [((4,4),(5,4))] [7584,7585,7586,7587] CONDITIONAL_S
Y_MEAS 7585 [(5,4)] HALF_D_PLUS_2 [7577] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7586 [(4,4)] HALF_D_PLUS_2 [7577] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
DISCARD 7587 [(5,4)] 0 [7577] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
INJECT_T 7588 [(0,4)] D [] [] [] [] [] [] none
MERGE 7589 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7596,7597,7598,7599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7591 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7592 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7593 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7595 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7596 [(4,4),(5,4)] D [7589] [] [] [] [((4,4),(5,4))] [7596,7597,7598,7599] CONDITIONAL_S
Y_MEAS 7597 [(5,4)] HALF_D_PLUS_2 [7589] [] [] [] [] [7596,7597,7598,7599] CONDITIONAL_S
IDLE 7598 [(4,4)] HALF_D_PLUS_2 [7589] [] [] [] [] [7596,7597,7598,7599] CONDITIONAL_S
DISCARD 7599 [(5,4)] 0 [7589] [] [] [] [] [7596,7597,7598,7599] CONDITIONAL_S
MERGE 7600 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7600,7601,7602,7603] CONDITIONAL_S
Y_MEAS 7601 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7602 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
DISCARD 7603 [(5,4)] 0 [] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
INJECT_T 7604 [(0,4)] D [] [] [] [] [] [] none
MERGE 7605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7612,7613,7614,7615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7612 [(4,4),(5,4)] D [7605] [] [] [] [((4,4),(5,4))] [7612,7613,7614,7615] CONDITIONAL_S
Y_MEAS 7613 [(5,4)] HALF_D_PLUS_2 [7605] [] [] [] [] [7612,7613,7614,7615] CONDITIONAL_S
IDLE 7614 [(4,4)] HALF_D_PLUS_2 [7605] [] [] [] [] [7612,7613,7614,7615] CONDITIONAL_S
DISCARD 7615 [(5,4)] 0 [7605] [] [] [] [] [7612,7613,7614,7615] CONDITIONAL_S
MERGE 7616 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(5,4)] 0 [] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
INJECT_T 7620 [(0,4)] D [] [] [] [] [] [] none
MERGE 7621 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7628,7629,7630,7631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7622 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7623 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7624 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7625 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7626 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7627 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7628 [(4,4),(5,4)] D [7621] [] [] [] [((4,4),(5,4))] [7628,7629,7630,7631] CONDITIONAL_S
Y_MEAS 7629 [(5,4)] HALF_D_PLUS_2 [7621] [] [] [] [] [7628,7629,7630,7631] CONDITIONAL_S
IDLE 7630 [(4,4)] HALF_D_PLUS_2 [7621] [] [] [] [] [7628,7629,7630,7631] CONDITIONAL_S
DISCARD 7631 [(5,4)] 0 [7621] [] [] [] [] [7628,7629,7630,7631] CONDITIONAL_S
INJECT_T 7632 [(0,4)] D [] [] [] [] [] [] none
MERGE 7633 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7640,7641,7642,7643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7634 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7635 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7636 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7637 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7638 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7639 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7640 [(4,4),(5,4)] D [7633] [] [] [] [((4,4),(5,4))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(5,4)] HALF_D_PLUS_2 [7633] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(4,4)] HALF_D_PLUS_2 [7633] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(5,4)] 0 [7633] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
MERGE 7644 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7644,7645,7646,7647] CONDITIONAL_S
Y_MEAS 7645 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
IDLE 7646 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
DISCARD 7647 [(5,4)] 0 [] [] [] [] [] [7644,7645,7646,7647] CONDITIONAL_S
INJECT_T 7648 [(0,4)] D [] [] [] [] [] [] none
MERGE 7649 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7656,7657,7658,7659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7651 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7652 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7653 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7654 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7655 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7656 [(4,4),(5,4)] D [7649] [] [] [] [((4,4),(5,4))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(5,4)] HALF_D_PLUS_2 [7649] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(4,4)] HALF_D_PLUS_2 [7649] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(5,4)] 0 [7649] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
INJECT_T 7660 [(0,4)] D [] [] [] [] [] [] none
MERGE 7661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7668,7669,7670,7671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7668 [(4,4),(5,4)] D [7661] [] [] [] [((4,4),(5,4))] [7668,7669,7670,7671] CONDITIONAL_S
Y_MEAS 7669 [(5,4)] HALF_D_PLUS_2 [7661] [] [] [] [] [7668,7669,7670,7671] CONDITIONAL_S
IDLE 7670 [(4,4)] HALF_D_PLUS_2 [7661] [] [] [] [] [7668,7669,7670,7671] CONDITIONAL_S
DISCARD 7671 [(5,4)] 0 [7661] [] [] [] [] [7668,7669,7670,7671] CONDITIONAL_S
MERGE 7672 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(5,4)] 0 [] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
INJECT_T 7676 [(0,4)] D [] [] [] [] [] [] none
MERGE 7677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7684,7685,7686,7687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7684 [(4,4),(5,4)] D [7677] [] [] [] [((4,4),(5,4))] [7684,7685,7686,7687] CONDITIONAL_S
Y_MEAS 7685 [(5,4)] HALF_D_PLUS_2 [7677] [] [] [] [] [7684,7685,7686,7687] CONDITIONAL_S
IDLE 7686 [(4,4)] HALF_D_PLUS_2 [7677] [] [] [] [] [7684,7685,7686,7687] CONDITIONAL_S
DISCARD 7687 [(5,4)] 0 [7677] [] [] [] [] [7684,7685,7686,7687] CONDITIONAL_S
MERGE 7688 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(5,4)] 0 [] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
MERGE 7692 [(3,2),(3,3),(4,2),(4,3)] D [] [] [] [] [((4,2),(3,2)),((3,3),(4,3)),((3,2),(3,3))] [] none
DISCARD 7693 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 7694 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 7695 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 7696 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 7697 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7697,7698,7699,7700] CONDITIONAL_S
Y_MEAS 7698 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7697,7698,7699,7700] CONDITIONAL_S
IDLE 7699 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7697,7698,7699,7700] CONDITIONAL_S
DISCARD 7700 [(5,4)] 0 [] [] [] [] [] [7697,7698,7699,7700] CONDITIONAL_S
MERGE 7701 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7704,7701,7702,7703] CONDITIONAL_S
Y_MEAS 7702 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7704,7701,7702,7703] CONDITIONAL_S
IDLE 7703 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7704,7701,7702,7703] CONDITIONAL_S
DISCARD 7704 [(5,4)] 0 [] [] [] [] [] [7704,7701,7702,7703] CONDITIONAL_S
INJECT_T 7705 [(0,4)] D [] [] [] [] [] [] none
MERGE 7706 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7713,7714,7715,7716] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7707 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7708 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7709 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7710 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7711 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7712 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7713 [(4,4),(5,4)] D [7706] [] [] [] [((4,4),(5,4))] [7713,7714,7715,7716] CONDITIONAL_S
Y_MEAS 7714 [(5,4)] HALF_D_PLUS_2 [7706] [] [] [] [] [7713,7714,7715,7716] CONDITIONAL_S
IDLE 7715 [(4,4)] HALF_D_PLUS_2 [7706] [] [] [] [] [7713,7714,7715,7716] CONDITIONAL_S
DISCARD 7716 [(5,4)] 0 [7706] [] [] [] [] [7713,7714,7715,7716] CONDITIONAL_S
INJECT_T 7717 [(0,4)] D [] [] [] [] [] [] none
MERGE 7718 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7728,7725,7726,7727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7719 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7720 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7721 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7722 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7723 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7724 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7725 [(4,4),(5,4)] D [7718] [] [] [] [((4,4),(5,4))] [7728,7725,7726,7727] CONDITIONAL_S
Y_MEAS 7726 [(5,4)] HALF_D_PLUS_2 [7718] [] [] [] [] [7728,7725,7726,7727] CONDITIONAL_S
IDLE 7727 [(4,4)] HALF_D_PLUS_2 [7718] [] [] [] [] [7728,7725,7726,7727] CONDITIONAL_S
DISCARD 7728 [(5,4)] 0 [7718] [] [] [] [] [7728,7725,7726,7727] CONDITIONAL_S
MERGE 7729 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7729,7730,7731,7732] CONDITIONAL_S
Y_MEAS 7730 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
IDLE 7731 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
DISCARD 7732 [(5,4)] 0 [] [] [] [] [] [7729,7730,7731,7732] CONDITIONAL_S
INJECT_T 7733 [(0,4)] D [] [] [] [] [] [] none
MERGE 7734 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7744,7741,7742,7743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7736 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7737 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7738 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7739 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7740 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7741 [(4,4),(5,4)] D [7734] [] [] [] [((4,4),(5,4))] [7744,7741,7742,7743] CONDITIONAL_S
Y_MEAS 7742 [(5,4)] HALF_D_PLUS_2 [7734] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
IDLE 7743 [(4,4)] HALF_D_PLUS_2 [7734] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
DISCARD 7744 [(5,4)] 0 [7734] [] [] [] [] [7744,7741,7742,7743] CONDITIONAL_S
MERGE 7745 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7745,7746,7747,7748] CONDITIONAL_S
Y_MEAS 7746 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
IDLE 7747 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
DISCARD 7748 [(5,4)] 0 [] [] [] [] [] [7745,7746,7747,7748] CONDITIONAL_S
INJECT_T 7749 [(0,4)] D [] [] [] [] [] [] none
MERGE 7750 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7760,7757,7758,7759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7751 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7752 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7753 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7754 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7755 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7756 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7757 [(4,4),(5,4)] D [7750] [] [] [] [((4,4),(5,4))] [7760,7757,7758,7759] CONDITIONAL_S
Y_MEAS 7758 [(5,4)] HALF_D_PLUS_2 [7750] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
IDLE 7759 [(4,4)] HALF_D_PLUS_2 [7750] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
DISCARD 7760 [(5,4)] 0 [7750] [] [] [] [] [7760,7757,7758,7759] CONDITIONAL_S
INJECT_T 7761 [(0,4)] D [] [] [] [] [] [] none
MERGE 7762 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7769,7770,7771,7772] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7763 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7764 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7765 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7766 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7767 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7768 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7769 [(4,4),(5,4)] D [7762] [] [] [] [((4,4),(5,4))] [7769,7770,7771,7772] CONDITIONAL_S
Y_MEAS 7770 [(5,4)] HALF_D_PLUS_2 [7762] [] [] [] [] [7769,7770,7771,7772] CONDITIONAL_S
IDLE 7771 [(4,4)] HALF_D_PLUS_2 [7762] [] [] [] [] [7769,7770,7771,7772] CONDITIONAL_S
DISCARD 7772 [(5,4)] 0 [7762] [] [] [] [] [7769,7770,7771,7772] CONDITIONAL_S
INJECT_T 7773 [(0,4)] D [] [] [] [] [] [] none
MERGE 7774 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7784,7781,7782,7783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7775 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7776 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7777 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7778 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7779 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7780 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7781 [(4,4),(5,4)] D [7774] [] [] [] [((4,4),(5,4))] [7784,7781,7782,7783] CONDITIONAL_S
Y_MEAS 7782 [(5,4)] HALF_D_PLUS_2 [7774] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
IDLE 7783 [(4,4)] HALF_D_PLUS_2 [7774] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
DISCARD 7784 [(5,4)] 0 [7774] [] [] [] [] [7784,7781,7782,7783] CONDITIONAL_S
MERGE 7785 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7785,7786,7787,7788] CONDITIONAL_S
Y_MEAS 7786 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
IDLE 7787 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
DISCARD 7788 [(5,4)] 0 [] [] [] [] [] [7785,7786,7787,7788] CONDITIONAL_S
INJECT_T 7789 [(0,4)] D [] [] [] [] [] [] none
MERGE 7790 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7800,7797,7798,7799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7791 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7792 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7793 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7794 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7795 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7796 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7797 [(4,4),(5,4)] D [7790] [] [] [] [((4,4),(5,4))] [7800,7797,7798,7799] CONDITIONAL_S
Y_MEAS 7798 [(5,4)] HALF_D_PLUS_2 [7790] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
IDLE 7799 [(4,4)] HALF_D_PLUS_2 [7790] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
DISCARD 7800 [(5,4)] 0 [7790] [] [] [] [] [7800,7797,7798,7799] CONDITIONAL_S
MERGE 7801 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7801,7802,7803,7804] CONDITIONAL_S
Y_MEAS 7802 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7801,7802,7803,7804] CONDITIONAL_S
IDLE 7803 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7801,7802,7803,7804] CONDITIONAL_S
DISCARD 7804 [(5,4)] 0 [] [] [] [] [] [7801,7802,7803,7804] CONDITIONAL_S
INJECT_T 7805 [(0,4)] D [] [] [] [] [] [] none
MERGE 7806 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7816,7813,7814,7815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7807 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7808 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7809 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7810 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7811 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7812 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7813 [(4,4),(5,4)] D [7806] [] [] [] [((4,4),(5,4))] [7816,7813,7814,7815] CONDITIONAL_S
Y_MEAS 7814 [(5,4)] HALF_D_PLUS_2 [7806] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
IDLE 7815 [(4,4)] HALF_D_PLUS_2 [7806] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
DISCARD 7816 [(5,4)] 0 [7806] [] [] [] [] [7816,7813,7814,7815] CONDITIONAL_S
INJECT_T 7817 [(0,4)] D [] [] [] [] [] [] none
MERGE 7818 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7825,7826,7827,7828] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7819 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7820 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7821 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7822 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7823 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7824 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7825 [(4,4),(5,4)] D [7818] [] [] [] [((4,4),(5,4))] [7825,7826,7827,7828] CONDITIONAL_S
Y_MEAS 7826 [(5,4)] HALF_D_PLUS_2 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
IDLE 7827 [(4,4)] HALF_D_PLUS_2 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
DISCARD 7828 [(5,4)] 0 [7818] [] [] [] [] [7825,7826,7827,7828] CONDITIONAL_S
INJECT_T 7829 [(0,4)] D [] [] [] [] [] [] none
MERGE 7830 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7840,7837,7838,7839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7831 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7832 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7833 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7834 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7835 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7836 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7837 [(4,4),(5,4)] D [7830] [] [] [] [((4,4),(5,4))] [7840,7837,7838,7839] CONDITIONAL_S
Y_MEAS 7838 [(5,4)] HALF_D_PLUS_2 [7830] [] [] [] [] [7840,7837,7838,7839] CONDITIONAL_S
IDLE 7839 [(4,4)] HALF_D_PLUS_2 [7830] [] [] [] [] [7840,7837,7838,7839] CONDITIONAL_S
DISCARD 7840 [(5,4)] 0 [7830] [] [] [] [] [7840,7837,7838,7839] CONDITIONAL_S
MERGE 7841 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7841,7842,7843,7844] CONDITIONAL_S
Y_MEAS 7842 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
IDLE 7843 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
DISCARD 7844 [(5,4)] 0 [] [] [] [] [] [7841,7842,7843,7844] CONDITIONAL_S
INJECT_T 7845 [(0,4)] D [] [] [] [] [] [] none
MERGE 7846 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7856,7853,7854,7855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7847 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7848 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7849 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7850 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7851 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7852 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7853 [(4,4),(5,4)] D [7846] [] [] [] [((4,4),(5,4))] [7856,7853,7854,7855] CONDITIONAL_S
Y_MEAS 7854 [(5,4)] HALF_D_PLUS_2 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
IDLE 7855 [(4,4)] HALF_D_PLUS_2 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
DISCARD 7856 [(5,4)] 0 [7846] [] [] [] [] [7856,7853,7854,7855] CONDITIONAL_S
MERGE 7857 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7857,7858,7859,7860] CONDITIONAL_S
Y_MEAS 7858 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7857,7858,7859,7860] CONDITIONAL_S
IDLE 7859 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7857,7858,7859,7860] CONDITIONAL_S
DISCARD 7860 [(5,4)] 0 [] [] [] [] [] [7857,7858,7859,7860] CONDITIONAL_S
INJECT_T 7861 [(0,4)] D [] [] [] [] [] [] none
MERGE 7862 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7872,7869,7870,7871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7863 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7864 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7865 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7866 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7867 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7868 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7869 [(4,4),(5,4)] D [7862] [] [] [] [((4,4),(5,4))] [7872,7869,7870,7871] CONDITIONAL_S
Y_MEAS 7870 [(5,4)] HALF_D_PLUS_2 [7862] [] [] [] [] [7872,7869,7870,7871] CONDITIONAL_S
IDLE 7871 [(4,4)] HALF_D_PLUS_2 [7862] [] [] [] [] [7872,7869,7870,7871] CONDITIONAL_S
DISCARD 7872 [(5,4)] 0 [7862] [] [] [] [] [7872,7869,7870,7871] CONDITIONAL_S
INJECT_T 7873 [(0,4)] D [] [] [] [] [] [] none
MERGE 7874 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7881,7882,7883,7884] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7875 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7876 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7877 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7878 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7879 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7880 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7881 [(4,4),(5,4)] D [7874] [] [] [] [((4,4),(5,4))] [7881,7882,7883,7884] CONDITIONAL_S
Y_MEAS 7882 [(5,4)] HALF_D_PLUS_2 [7874] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
IDLE 7883 [(4,4)] HALF_D_PLUS_2 [7874] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
DISCARD 7884 [(5,4)] 0 [7874] [] [] [] [] [7881,7882,7883,7884] CONDITIONAL_S
MERGE 7885 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7888,7885,7886,7887] CONDITIONAL_S
Y_MEAS 7886 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7888,7885,7886,7887] CONDITIONAL_S
IDLE 7887 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7888,7885,7886,7887] CONDITIONAL_S
DISCARD 7888 [(5,4)] 0 [] [] [] [] [] [7888,7885,7886,7887] CONDITIONAL_S
INJECT_T 7889 [(0,4)] D [] [] [] [] [] [] none
MERGE 7890 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7897,7898,7899,7900] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7891 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7892 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7893 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7894 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7895 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7896 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7897 [(4,4),(5,4)] D [7890] [] [] [] [((4,4),(5,4))] [7897,7898,7899,7900] CONDITIONAL_S
Y_MEAS 7898 [(5,4)] HALF_D_PLUS_2 [7890] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
IDLE 7899 [(4,4)] HALF_D_PLUS_2 [7890] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
DISCARD 7900 [(5,4)] 0 [7890] [] [] [] [] [7897,7898,7899,7900] CONDITIONAL_S
INJECT_T 7901 [(0,4)] D [] [] [] [] [] [] none
MERGE 7902 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7912,7909,7910,7911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7903 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7904 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7905 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7906 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7907 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7908 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7909 [(4,4),(5,4)] D [7902] [] [] [] [((4,4),(5,4))] [7912,7909,7910,7911] CONDITIONAL_S
Y_MEAS 7910 [(5,4)] HALF_D_PLUS_2 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
IDLE 7911 [(4,4)] HALF_D_PLUS_2 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
DISCARD 7912 [(5,4)] 0 [7902] [] [] [] [] [7912,7909,7910,7911] CONDITIONAL_S
INJECT_T 7913 [(0,4)] D [] [] [] [] [] [] none
MERGE 7914 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7921,7922,7923,7924] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7915 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7916 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7917 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7918 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7919 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7920 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7921 [(4,4),(5,4)] D [7914] [] [] [] [((4,4),(5,4))] [7921,7922,7923,7924] CONDITIONAL_S
Y_MEAS 7922 [(5,4)] HALF_D_PLUS_2 [7914] [] [] [] [] [7921,7922,7923,7924] CONDITIONAL_S
IDLE 7923 [(4,4)] HALF_D_PLUS_2 [7914] [] [] [] [] [7921,7922,7923,7924] CONDITIONAL_S
DISCARD 7924 [(5,4)] 0 [7914] [] [] [] [] [7921,7922,7923,7924] CONDITIONAL_S
MERGE 7925 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7928,7925,7926,7927] CONDITIONAL_S
Y_MEAS 7926 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
IDLE 7927 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
DISCARD 7928 [(5,4)] 0 [] [] [] [] [] [7928,7925,7926,7927] CONDITIONAL_S
INJECT_T 7929 [(0,4)] D [] [] [] [] [] [] none
MERGE 7930 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7937,7938,7939,7940] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7931 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7932 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7933 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7934 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7935 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7936 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7937 [(4,4),(5,4)] D [7930] [] [] [] [((4,4),(5,4))] [7937,7938,7939,7940] CONDITIONAL_S
Y_MEAS 7938 [(5,4)] HALF_D_PLUS_2 [7930] [] [] [] [] [7937,7938,7939,7940] CONDITIONAL_S
IDLE 7939 [(4,4)] HALF_D_PLUS_2 [7930] [] [] [] [] [7937,7938,7939,7940] CONDITIONAL_S
DISCARD 7940 [(5,4)] 0 [7930] [] [] [] [] [7937,7938,7939,7940] CONDITIONAL_S
INJECT_T 7941 [(0,4)] D [] [] [] [] [] [] none
MERGE 7942 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7952,7949,7950,7951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7943 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7944 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7945 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7946 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7947 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7948 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7949 [(4,4),(5,4)] D [7942] [] [] [] [((4,4),(5,4))] [7952,7949,7950,7951] CONDITIONAL_S
Y_MEAS 7950 [(5,4)] HALF_D_PLUS_2 [7942] [] [] [] [] [7952,7949,7950,7951] CONDITIONAL_S
IDLE 7951 [(4,4)] HALF_D_PLUS_2 [7942] [] [] [] [] [7952,7949,7950,7951] CONDITIONAL_S
DISCARD 7952 [(5,4)] 0 [7942] [] [] [] [] [7952,7949,7950,7951] CONDITIONAL_S
MERGE 7953 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7953,7954,7955,7956] CONDITIONAL_S
Y_MEAS 7954 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
IDLE 7955 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
DISCARD 7956 [(5,4)] 0 [] [] [] [] [] [7953,7954,7955,7956] CONDITIONAL_S
INJECT_T 7957 [(0,4)] D [] [] [] [] [] [] none
MERGE 7958 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7968,7965,7966,7967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7959 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7960 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7961 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7962 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7963 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7964 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7965 [(4,4),(5,4)] D [7958] [] [] [] [((4,4),(5,4))] [7968,7965,7966,7967] CONDITIONAL_S
Y_MEAS 7966 [(5,4)] HALF_D_PLUS_2 [7958] [] [] [] [] [7968,7965,7966,7967] CONDITIONAL_S
IDLE 7967 [(4,4)] HALF_D_PLUS_2 [7958] [] [] [] [] [7968,7965,7966,7967] CONDITIONAL_S
DISCARD 7968 [(5,4)] 0 [7958] [] [] [] [] [7968,7965,7966,7967] CONDITIONAL_S
MERGE 7969 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7969,7970,7971,7972] CONDITIONAL_S
Y_MEAS 7970 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
IDLE 7971 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
DISCARD 7972 [(5,4)] 0 [] [] [] [] [] [7969,7970,7971,7972] CONDITIONAL_S
INJECT_T 7973 [(0,4)] D [] [] [] [] [] [] none
MERGE 7974 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [7984,7981,7982,7983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7975 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7976 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7977 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7978 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7979 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7980 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7981 [(4,4),(5,4)] D [7974] [] [] [] [((4,4),(5,4))] [7984,7981,7982,7983] CONDITIONAL_S
Y_MEAS 7982 [(5,4)] HALF_D_PLUS_2 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
IDLE 7983 [(4,4)] HALF_D_PLUS_2 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
DISCARD 7984 [(5,4)] 0 [7974] [] [] [] [] [7984,7981,7982,7983] CONDITIONAL_S
MERGE 7985 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [7985,7986,7987,7988] CONDITIONAL_S
Y_MEAS 7986 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [7985,7986,7987,7988] CONDITIONAL_S
IDLE 7987 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [7985,7986,7987,7988] CONDITIONAL_S
DISCARD 7988 [(5,4)] 0 [] [] [] [] [] [7985,7986,7987,7988] CONDITIONAL_S
INJECT_T 7989 [(0,4)] D [] [] [] [] [] [] none
MERGE 7990 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8000,7997,7998,7999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 7991 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 7992 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 7993 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 7994 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 7995 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 7996 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 7997 [(4,4),(5,4)] D [7990] [] [] [] [((4,4),(5,4))] [8000,7997,7998,7999] CONDITIONAL_S
Y_MEAS 7998 [(5,4)] HALF_D_PLUS_2 [7990] [] [] [] [] [8000,7997,7998,7999] CONDITIONAL_S
IDLE 7999 [(4,4)] HALF_D_PLUS_2 [7990] [] [] [] [] [8000,7997,7998,7999] CONDITIONAL_S
DISCARD 8000 [(5,4)] 0 [7990] [] [] [] [] [8000,7997,7998,7999] CONDITIONAL_S
MERGE 8001 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8001,8002,8003,8004] CONDITIONAL_S
Y_MEAS 8002 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8001,8002,8003,8004] CONDITIONAL_S
IDLE 8003 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8001,8002,8003,8004] CONDITIONAL_S
DISCARD 8004 [(5,4)] 0 [] [] [] [] [] [8001,8002,8003,8004] CONDITIONAL_S
INJECT_T 8005 [(0,4)] D [] [] [] [] [] [] none
MERGE 8006 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8016,8013,8014,8015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8007 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8008 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8009 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8010 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8011 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8012 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8013 [(4,4),(5,4)] D [8006] [] [] [] [((4,4),(5,4))] [8016,8013,8014,8015] CONDITIONAL_S
Y_MEAS 8014 [(5,4)] HALF_D_PLUS_2 [8006] [] [] [] [] [8016,8013,8014,8015] CONDITIONAL_S
IDLE 8015 [(4,4)] HALF_D_PLUS_2 [8006] [] [] [] [] [8016,8013,8014,8015] CONDITIONAL_S
DISCARD 8016 [(5,4)] 0 [8006] [] [] [] [] [8016,8013,8014,8015] CONDITIONAL_S
INJECT_T 8017 [(0,4)] D [] [] [] [] [] [] none
MERGE 8018 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8025,8026,8027,8028] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8019 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8020 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8021 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8022 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8023 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8024 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8025 [(4,4),(5,4)] D [8018] [] [] [] [((4,4),(5,4))] [8025,8026,8027,8028] CONDITIONAL_S
Y_MEAS 8026 [(5,4)] HALF_D_PLUS_2 [8018] [] [] [] [] [8025,8026,8027,8028] CONDITIONAL_S
IDLE 8027 [(4,4)] HALF_D_PLUS_2 [8018] [] [] [] [] [8025,8026,8027,8028] CONDITIONAL_S
DISCARD 8028 [(5,4)] 0 [8018] [] [] [] [] [8025,8026,8027,8028] CONDITIONAL_S
INJECT_T 8029 [(0,4)] D [] [] [] [] [] [] none
MERGE 8030 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8040,8037,8038,8039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8031 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8032 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8033 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8034 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8035 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8036 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8037 [(4,4),(5,4)] D [8030] [] [] [] [((4,4),(5,4))] [8040,8037,8038,8039] CONDITIONAL_S
Y_MEAS 8038 [(5,4)] HALF_D_PLUS_2 [8030] [] [] [] [] [8040,8037,8038,8039] CONDITIONAL_S
IDLE 8039 [(4,4)] HALF_D_PLUS_2 [8030] [] [] [] [] [8040,8037,8038,8039] CONDITIONAL_S
DISCARD 8040 [(5,4)] 0 [8030] [] [] [] [] [8040,8037,8038,8039] CONDITIONAL_S
MERGE 8041 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8041,8042,8043,8044] CONDITIONAL_S
Y_MEAS 8042 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
IDLE 8043 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
DISCARD 8044 [(5,4)] 0 [] [] [] [] [] [8041,8042,8043,8044] CONDITIONAL_S
INJECT_T 8045 [(0,4)] D [] [] [] [] [] [] none
MERGE 8046 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8056,8053,8054,8055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8047 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8048 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8049 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8050 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8051 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8052 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8053 [(4,4),(5,4)] D [8046] [] [] [] [((4,4),(5,4))] [8056,8053,8054,8055] CONDITIONAL_S
Y_MEAS 8054 [(5,4)] HALF_D_PLUS_2 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
IDLE 8055 [(4,4)] HALF_D_PLUS_2 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
DISCARD 8056 [(5,4)] 0 [8046] [] [] [] [] [8056,8053,8054,8055] CONDITIONAL_S
MERGE 8057 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8057,8058,8059,8060] CONDITIONAL_S
Y_MEAS 8058 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8057,8058,8059,8060] CONDITIONAL_S
IDLE 8059 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8057,8058,8059,8060] CONDITIONAL_S
DISCARD 8060 [(5,4)] 0 [] [] [] [] [] [8057,8058,8059,8060] CONDITIONAL_S
INJECT_T 8061 [(0,4)] D [] [] [] [] [] [] none
MERGE 8062 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8072,8069,8070,8071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8063 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8064 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8065 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8066 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8067 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8068 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8069 [(4,4),(5,4)] D [8062] [] [] [] [((4,4),(5,4))] [8072,8069,8070,8071] CONDITIONAL_S
Y_MEAS 8070 [(5,4)] HALF_D_PLUS_2 [8062] [] [] [] [] [8072,8069,8070,8071] CONDITIONAL_S
IDLE 8071 [(4,4)] HALF_D_PLUS_2 [8062] [] [] [] [] [8072,8069,8070,8071] CONDITIONAL_S
DISCARD 8072 [(5,4)] 0 [8062] [] [] [] [] [8072,8069,8070,8071] CONDITIONAL_S
INJECT_T 8073 [(0,4)] D [] [] [] [] [] [] none
MERGE 8074 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8081,8082,8083,8084] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8075 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8076 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8077 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8078 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8079 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8080 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8081 [(4,4),(5,4)] D [8074] [] [] [] [((4,4),(5,4))] [8081,8082,8083,8084] CONDITIONAL_S
Y_MEAS 8082 [(5,4)] HALF_D_PLUS_2 [8074] [] [] [] [] [8081,8082,8083,8084] CONDITIONAL_S
IDLE 8083 [(4,4)] HALF_D_PLUS_2 [8074] [] [] [] [] [8081,8082,8083,8084] CONDITIONAL_S
DISCARD 8084 [(5,4)] 0 [8074] [] [] [] [] [8081,8082,8083,8084] CONDITIONAL_S
MERGE 8085 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8088,8085,8086,8087] CONDITIONAL_S
Y_MEAS 8086 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8088,8085,8086,8087] CONDITIONAL_S
IDLE 8087 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8088,8085,8086,8087] CONDITIONAL_S
DISCARD 8088 [(5,4)] 0 [] [] [] [] [] [8088,8085,8086,8087] CONDITIONAL_S
INJECT_T 8089 [(0,4)] D [] [] [] [] [] [] none
MERGE 8090 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8097,8098,8099,8100] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8091 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8092 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8093 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8094 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8095 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8096 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8097 [(4,4),(5,4)] D [8090] [] [] [] [((4,4),(5,4))] [8097,8098,8099,8100] CONDITIONAL_S
Y_MEAS 8098 [(5,4)] HALF_D_PLUS_2 [8090] [] [] [] [] [8097,8098,8099,8100] CONDITIONAL_S
IDLE 8099 [(4,4)] HALF_D_PLUS_2 [8090] [] [] [] [] [8097,8098,8099,8100] CONDITIONAL_S
DISCARD 8100 [(5,4)] 0 [8090] [] [] [] [] [8097,8098,8099,8100] CONDITIONAL_S
INJECT_T 8101 [(0,4)] D [] [] [] [] [] [] none
MERGE 8102 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8112,8109,8110,8111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8103 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8104 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8105 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8106 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8107 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8108 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8109 [(4,4),(5,4)] D [8102] [] [] [] [((4,4),(5,4))] [8112,8109,8110,8111] CONDITIONAL_S
Y_MEAS 8110 [(5,4)] HALF_D_PLUS_2 [8102] [] [] [] [] [8112,8109,8110,8111] CONDITIONAL_S
IDLE 8111 [(4,4)] HALF_D_PLUS_2 [8102] [] [] [] [] [8112,8109,8110,8111] CONDITIONAL_S
DISCARD 8112 [(5,4)] 0 [8102] [] [] [] [] [8112,8109,8110,8111] CONDITIONAL_S
INJECT_T 8113 [(0,4)] D [] [] [] [] [] [] none
MERGE 8114 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8121,8122,8123,8124] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8115 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8116 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8117 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8118 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8119 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8120 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8121 [(4,4),(5,4)] D [8114] [] [] [] [((4,4),(5,4))] [8121,8122,8123,8124] CONDITIONAL_S
Y_MEAS 8122 [(5,4)] HALF_D_PLUS_2 [8114] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
IDLE 8123 [(4,4)] HALF_D_PLUS_2 [8114] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
DISCARD 8124 [(5,4)] 0 [8114] [] [] [] [] [8121,8122,8123,8124] CONDITIONAL_S
MERGE 8125 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8128,8125,8126,8127] CONDITIONAL_S
Y_MEAS 8126 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8128,8125,8126,8127] CONDITIONAL_S
IDLE 8127 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8128,8125,8126,8127] CONDITIONAL_S
DISCARD 8128 [(5,4)] 0 [] [] [] [] [] [8128,8125,8126,8127] CONDITIONAL_S
INJECT_T 8129 [(0,4)] D [] [] [] [] [] [] none
MERGE 8130 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8137,8138,8139,8140] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8131 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8132 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8133 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8134 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8135 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8136 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8137 [(4,4),(5,4)] D [8130] [] [] [] [((4,4),(5,4))] [8137,8138,8139,8140] CONDITIONAL_S
Y_MEAS 8138 [(5,4)] HALF_D_PLUS_2 [8130] [] [] [] [] [8137,8138,8139,8140] CONDITIONAL_S
IDLE 8139 [(4,4)] HALF_D_PLUS_2 [8130] [] [] [] [] [8137,8138,8139,8140] CONDITIONAL_S
DISCARD 8140 [(5,4)] 0 [8130] [] [] [] [] [8137,8138,8139,8140] CONDITIONAL_S
MERGE 8141 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8144,8141,8142,8143] CONDITIONAL_S
Y_MEAS 8142 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8144,8141,8142,8143] CONDITIONAL_S
IDLE 8143 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8144,8141,8142,8143] CONDITIONAL_S
DISCARD 8144 [(5,4)] 0 [] [] [] [] [] [8144,8141,8142,8143] CONDITIONAL_S
INJECT_T 8145 [(0,4)] D [] [] [] [] [] [] none
MERGE 8146 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8153,8154,8155,8156] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8147 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8148 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8149 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8150 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8151 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8152 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8153 [(4,4),(5,4)] D [8146] [] [] [] [((4,4),(5,4))] [8153,8154,8155,8156] CONDITIONAL_S
Y_MEAS 8154 [(5,4)] HALF_D_PLUS_2 [8146] [] [] [] [] [8153,8154,8155,8156] CONDITIONAL_S
IDLE 8155 [(4,4)] HALF_D_PLUS_2 [8146] [] [] [] [] [8153,8154,8155,8156] CONDITIONAL_S
DISCARD 8156 [(5,4)] 0 [8146] [] [] [] [] [8153,8154,8155,8156] CONDITIONAL_S
MERGE 8157 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8160,8157,8158,8159] CONDITIONAL_S
Y_MEAS 8158 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
IDLE 8159 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
DISCARD 8160 [(5,4)] 0 [] [] [] [] [] [8160,8157,8158,8159] CONDITIONAL_S
INJECT_T 8161 [(0,4)] D [] [] [] [] [] [] none
MERGE 8162 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8169,8170,8171,8172] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8163 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8164 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8165 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8166 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8167 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8168 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8169 [(4,4),(5,4)] D [8162] [] [] [] [((4,4),(5,4))] [8169,8170,8171,8172] CONDITIONAL_S
Y_MEAS 8170 [(5,4)] HALF_D_PLUS_2 [8162] [] [] [] [] [8169,8170,8171,8172] CONDITIONAL_S
IDLE 8171 [(4,4)] HALF_D_PLUS_2 [8162] [] [] [] [] [8169,8170,8171,8172] CONDITIONAL_S
DISCARD 8172 [(5,4)] 0 [8162] [] [] [] [] [8169,8170,8171,8172] CONDITIONAL_S
INJECT_T 8173 [(0,4)] D [] [] [] [] [] [] none
MERGE 8174 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8184,8181,8182,8183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8175 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8176 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8177 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8178 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8179 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8180 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8181 [(4,4),(5,4)] D [8174] [] [] [] [((4,4),(5,4))] [8184,8181,8182,8183] CONDITIONAL_S
Y_MEAS 8182 [(5,4)] HALF_D_PLUS_2 [8174] [] [] [] [] [8184,8181,8182,8183] CONDITIONAL_S
IDLE 8183 [(4,4)] HALF_D_PLUS_2 [8174] [] [] [] [] [8184,8181,8182,8183] CONDITIONAL_S
DISCARD 8184 [(5,4)] 0 [8174] [] [] [] [] [8184,8181,8182,8183] CONDITIONAL_S
MERGE 8185 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8185,8186,8187,8188] CONDITIONAL_S
Y_MEAS 8186 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
IDLE 8187 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
DISCARD 8188 [(5,4)] 0 [] [] [] [] [] [8185,8186,8187,8188] CONDITIONAL_S
INJECT_T 8189 [(0,4)] D [] [] [] [] [] [] none
MERGE 8190 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8200,8197,8198,8199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8191 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8192 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8193 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8194 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8195 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8196 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8197 [(4,4),(5,4)] D [8190] [] [] [] [((4,4),(5,4))] [8200,8197,8198,8199] CONDITIONAL_S
Y_MEAS 8198 [(5,4)] HALF_D_PLUS_2 [8190] [] [] [] [] [8200,8197,8198,8199] CONDITIONAL_S
IDLE 8199 [(4,4)] HALF_D_PLUS_2 [8190] [] [] [] [] [8200,8197,8198,8199] CONDITIONAL_S
DISCARD 8200 [(5,4)] 0 [8190] [] [] [] [] [8200,8197,8198,8199] CONDITIONAL_S
INJECT_T 8201 [(0,4)] D [] [] [] [] [] [] none
MERGE 8202 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8209,8210,8211,8212] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8203 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8204 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8205 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8206 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8207 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8208 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8209 [(4,4),(5,4)] D [8202] [] [] [] [((4,4),(5,4))] [8209,8210,8211,8212] CONDITIONAL_S
Y_MEAS 8210 [(5,4)] HALF_D_PLUS_2 [8202] [] [] [] [] [8209,8210,8211,8212] CONDITIONAL_S
IDLE 8211 [(4,4)] HALF_D_PLUS_2 [8202] [] [] [] [] [8209,8210,8211,8212] CONDITIONAL_S
DISCARD 8212 [(5,4)] 0 [8202] [] [] [] [] [8209,8210,8211,8212] CONDITIONAL_S
MERGE 8213 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8216,8213,8214,8215] CONDITIONAL_S
Y_MEAS 8214 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
IDLE 8215 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
DISCARD 8216 [(5,4)] 0 [] [] [] [] [] [8216,8213,8214,8215] CONDITIONAL_S
INJECT_T 8217 [(0,4)] D [] [] [] [] [] [] none
MERGE 8218 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8225,8226,8227,8228] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8219 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8220 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8221 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8222 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8223 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8224 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8225 [(4,4),(5,4)] D [8218] [] [] [] [((4,4),(5,4))] [8225,8226,8227,8228] CONDITIONAL_S
Y_MEAS 8226 [(5,4)] HALF_D_PLUS_2 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
IDLE 8227 [(4,4)] HALF_D_PLUS_2 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
DISCARD 8228 [(5,4)] 0 [8218] [] [] [] [] [8225,8226,8227,8228] CONDITIONAL_S
MERGE 8229 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8232,8229,8230,8231] CONDITIONAL_S
Y_MEAS 8230 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
IDLE 8231 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
DISCARD 8232 [(5,4)] 0 [] [] [] [] [] [8232,8229,8230,8231] CONDITIONAL_S
INJECT_T 8233 [(0,4)] D [] [] [] [] [] [] none
MERGE 8234 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8241,8242,8243,8244] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8235 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8236 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8237 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8238 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8239 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8240 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8241 [(4,4),(5,4)] D [8234] [] [] [] [((4,4),(5,4))] [8241,8242,8243,8244] CONDITIONAL_S
Y_MEAS 8242 [(5,4)] HALF_D_PLUS_2 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
IDLE 8243 [(4,4)] HALF_D_PLUS_2 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
DISCARD 8244 [(5,4)] 0 [8234] [] [] [] [] [8241,8242,8243,8244] CONDITIONAL_S
INJECT_T 8245 [(0,4)] D [] [] [] [] [] [] none
MERGE 8246 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8256,8253,8254,8255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8247 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8248 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8249 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8250 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8251 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8252 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8253 [(4,4),(5,4)] D [8246] [] [] [] [((4,4),(5,4))] [8256,8253,8254,8255] CONDITIONAL_S
Y_MEAS 8254 [(5,4)] HALF_D_PLUS_2 [8246] [] [] [] [] [8256,8253,8254,8255] CONDITIONAL_S
IDLE 8255 [(4,4)] HALF_D_PLUS_2 [8246] [] [] [] [] [8256,8253,8254,8255] CONDITIONAL_S
DISCARD 8256 [(5,4)] 0 [8246] [] [] [] [] [8256,8253,8254,8255] CONDITIONAL_S
MERGE 8257 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8257,8258,8259,8260] CONDITIONAL_S
Y_MEAS 8258 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
IDLE 8259 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
DISCARD 8260 [(5,4)] 0 [] [] [] [] [] [8257,8258,8259,8260] CONDITIONAL_S
INJECT_T 8261 [(0,4)] D [] [] [] [] [] [] none
MERGE 8262 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8272,8269,8270,8271] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8263 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8264 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8265 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8266 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8267 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8268 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8269 [(4,4),(5,4)] D [8262] [] [] [] [((4,4),(5,4))] [8272,8269,8270,8271] CONDITIONAL_S
Y_MEAS 8270 [(5,4)] HALF_D_PLUS_2 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
IDLE 8271 [(4,4)] HALF_D_PLUS_2 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
DISCARD 8272 [(5,4)] 0 [8262] [] [] [] [] [8272,8269,8270,8271] CONDITIONAL_S
MERGE 8273 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8273,8274,8275,8276] CONDITIONAL_S
Y_MEAS 8274 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8273,8274,8275,8276] CONDITIONAL_S
IDLE 8275 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8273,8274,8275,8276] CONDITIONAL_S
DISCARD 8276 [(5,4)] 0 [] [] [] [] [] [8273,8274,8275,8276] CONDITIONAL_S
INJECT_T 8277 [(0,4)] D [] [] [] [] [] [] none
MERGE 8278 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8288,8285,8286,8287] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8279 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8280 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8281 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8282 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8283 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8284 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8285 [(4,4),(5,4)] D [8278] [] [] [] [((4,4),(5,4))] [8288,8285,8286,8287] CONDITIONAL_S
Y_MEAS 8286 [(5,4)] HALF_D_PLUS_2 [8278] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
IDLE 8287 [(4,4)] HALF_D_PLUS_2 [8278] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
DISCARD 8288 [(5,4)] 0 [8278] [] [] [] [] [8288,8285,8286,8287] CONDITIONAL_S
MERGE 8289 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8289,8290,8291,8292] CONDITIONAL_S
Y_MEAS 8290 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8289,8290,8291,8292] CONDITIONAL_S
IDLE 8291 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8289,8290,8291,8292] CONDITIONAL_S
DISCARD 8292 [(5,4)] 0 [] [] [] [] [] [8289,8290,8291,8292] CONDITIONAL_S
INJECT_T 8293 [(0,4)] D [] [] [] [] [] [] none
MERGE 8294 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8304,8301,8302,8303] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8295 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8296 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8297 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8298 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8299 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8300 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8301 [(4,4),(5,4)] D [8294] [] [] [] [((4,4),(5,4))] [8304,8301,8302,8303] CONDITIONAL_S
Y_MEAS 8302 [(5,4)] HALF_D_PLUS_2 [8294] [] [] [] [] [8304,8301,8302,8303] CONDITIONAL_S
IDLE 8303 [(4,4)] HALF_D_PLUS_2 [8294] [] [] [] [] [8304,8301,8302,8303] CONDITIONAL_S
DISCARD 8304 [(5,4)] 0 [8294] [] [] [] [] [8304,8301,8302,8303] CONDITIONAL_S
MERGE 8305 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8305,8306,8307,8308] CONDITIONAL_S
Y_MEAS 8306 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8305,8306,8307,8308] CONDITIONAL_S
IDLE 8307 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8305,8306,8307,8308] CONDITIONAL_S
DISCARD 8308 [(5,4)] 0 [] [] [] [] [] [8305,8306,8307,8308] CONDITIONAL_S
INJECT_T 8309 [(0,4)] D [] [] [] [] [] [] none
MERGE 8310 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8320,8317,8318,8319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8311 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8312 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8313 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8314 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8315 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8316 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8317 [(4,4),(5,4)] D [8310] [] [] [] [((4,4),(5,4))] [8320,8317,8318,8319] CONDITIONAL_S
Y_MEAS 8318 [(5,4)] HALF_D_PLUS_2 [8310] [] [] [] [] [8320,8317,8318,8319] CONDITIONAL_S
IDLE 8319 [(4,4)] HALF_D_PLUS_2 [8310] [] [] [] [] [8320,8317,8318,8319] CONDITIONAL_S
DISCARD 8320 [(5,4)] 0 [8310] [] [] [] [] [8320,8317,8318,8319] CONDITIONAL_S
INJECT_T 8321 [(0,4)] D [] [] [] [] [] [] none
MERGE 8322 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8329,8330,8331,8332] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8323 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8324 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8325 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8326 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8327 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8328 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8329 [(4,4),(5,4)] D [8322] [] [] [] [((4,4),(5,4))] [8329,8330,8331,8332] CONDITIONAL_S
Y_MEAS 8330 [(5,4)] HALF_D_PLUS_2 [8322] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
IDLE 8331 [(4,4)] HALF_D_PLUS_2 [8322] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
DISCARD 8332 [(5,4)] 0 [8322] [] [] [] [] [8329,8330,8331,8332] CONDITIONAL_S
MERGE 8333 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8336,8333,8334,8335] CONDITIONAL_S
Y_MEAS 8334 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8336,8333,8334,8335] CONDITIONAL_S
IDLE 8335 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8336,8333,8334,8335] CONDITIONAL_S
DISCARD 8336 [(5,4)] 0 [] [] [] [] [] [8336,8333,8334,8335] CONDITIONAL_S
INJECT_T 8337 [(0,4)] D [] [] [] [] [] [] none
MERGE 8338 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8345,8346,8347,8348] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8339 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8340 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8341 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8342 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8343 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8344 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8345 [(4,4),(5,4)] D [8338] [] [] [] [((4,4),(5,4))] [8345,8346,8347,8348] CONDITIONAL_S
Y_MEAS 8346 [(5,4)] HALF_D_PLUS_2 [8338] [] [] [] [] [8345,8346,8347,8348] CONDITIONAL_S
IDLE 8347 [(4,4)] HALF_D_PLUS_2 [8338] [] [] [] [] [8345,8346,8347,8348] CONDITIONAL_S
DISCARD 8348 [(5,4)] 0 [8338] [] [] [] [] [8345,8346,8347,8348] CONDITIONAL_S
MERGE 8349 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8352,8349,8350,8351] CONDITIONAL_S
Y_MEAS 8350 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8352,8349,8350,8351] CONDITIONAL_S
IDLE 8351 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8352,8349,8350,8351] CONDITIONAL_S
DISCARD 8352 [(5,4)] 0 [] [] [] [] [] [8352,8349,8350,8351] CONDITIONAL_S
INJECT_T 8353 [(0,4)] D [] [] [] [] [] [] none
MERGE 8354 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8361,8362,8363,8364] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8355 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8356 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8357 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8358 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8359 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8360 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8361 [(4,4),(5,4)] D [8354] [] [] [] [((4,4),(5,4))] [8361,8362,8363,8364] CONDITIONAL_S
Y_MEAS 8362 [(5,4)] HALF_D_PLUS_2 [8354] [] [] [] [] [8361,8362,8363,8364] CONDITIONAL_S
IDLE 8363 [(4,4)] HALF_D_PLUS_2 [8354] [] [] [] [] [8361,8362,8363,8364] CONDITIONAL_S
DISCARD 8364 [(5,4)] 0 [8354] [] [] [] [] [8361,8362,8363,8364] CONDITIONAL_S
INJECT_T 8365 [(0,4)] D [] [] [] [] [] [] none
MERGE 8366 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8376,8373,8374,8375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8367 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8368 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8369 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8370 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8371 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8372 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8373 [(4,4),(5,4)] D [8366] [] [] [] [((4,4),(5,4))] [8376,8373,8374,8375] CONDITIONAL_S
Y_MEAS 8374 [(5,4)] HALF_D_PLUS_2 [8366] [] [] [] [] [8376,8373,8374,8375] CONDITIONAL_S
IDLE 8375 [(4,4)] HALF_D_PLUS_2 [8366] [] [] [] [] [8376,8373,8374,8375] CONDITIONAL_S
DISCARD 8376 [(5,4)] 0 [8366] [] [] [] [] [8376,8373,8374,8375] CONDITIONAL_S
MERGE 8377 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8377,8378,8379,8380] CONDITIONAL_S
Y_MEAS 8378 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8377,8378,8379,8380] CONDITIONAL_S
IDLE 8379 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8377,8378,8379,8380] CONDITIONAL_S
DISCARD 8380 [(5,4)] 0 [] [] [] [] [] [8377,8378,8379,8380] CONDITIONAL_S
INJECT_T 8381 [(0,4)] D [] [] [] [] [] [] none
MERGE 8382 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8392,8389,8390,8391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8383 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8384 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8385 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8386 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8387 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8388 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8389 [(4,4),(5,4)] D [8382] [] [] [] [((4,4),(5,4))] [8392,8389,8390,8391] CONDITIONAL_S
Y_MEAS 8390 [(5,4)] HALF_D_PLUS_2 [8382] [] [] [] [] [8392,8389,8390,8391] CONDITIONAL_S
IDLE 8391 [(4,4)] HALF_D_PLUS_2 [8382] [] [] [] [] [8392,8389,8390,8391] CONDITIONAL_S
DISCARD 8392 [(5,4)] 0 [8382] [] [] [] [] [8392,8389,8390,8391] CONDITIONAL_S
INJECT_T 8393 [(0,4)] D [] [] [] [] [] [] none
MERGE 8394 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8401,8402,8403,8404] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8395 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8396 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8397 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8398 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8399 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8400 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8401 [(4,4),(5,4)] D [8394] [] [] [] [((4,4),(5,4))] [8401,8402,8403,8404] CONDITIONAL_S
Y_MEAS 8402 [(5,4)] HALF_D_PLUS_2 [8394] [] [] [] [] [8401,8402,8403,8404] CONDITIONAL_S
IDLE 8403 [(4,4)] HALF_D_PLUS_2 [8394] [] [] [] [] [8401,8402,8403,8404] CONDITIONAL_S
DISCARD 8404 [(5,4)] 0 [8394] [] [] [] [] [8401,8402,8403,8404] CONDITIONAL_S
MERGE 8405 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8408,8405,8406,8407] CONDITIONAL_S
Y_MEAS 8406 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8408,8405,8406,8407] CONDITIONAL_S
IDLE 8407 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8408,8405,8406,8407] CONDITIONAL_S
DISCARD 8408 [(5,4)] 0 [] [] [] [] [] [8408,8405,8406,8407] CONDITIONAL_S
INJECT_T 8409 [(0,4)] D [] [] [] [] [] [] none
MERGE 8410 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8417,8418,8419,8420] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8411 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8412 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8413 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8414 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8415 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8416 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8417 [(4,4),(5,4)] D [8410] [] [] [] [((4,4),(5,4))] [8417,8418,8419,8420] CONDITIONAL_S
Y_MEAS 8418 [(5,4)] HALF_D_PLUS_2 [8410] [] [] [] [] [8417,8418,8419,8420] CONDITIONAL_S
IDLE 8419 [(4,4)] HALF_D_PLUS_2 [8410] [] [] [] [] [8417,8418,8419,8420] CONDITIONAL_S
DISCARD 8420 [(5,4)] 0 [8410] [] [] [] [] [8417,8418,8419,8420] CONDITIONAL_S
INJECT_T 8421 [(0,4)] D [] [] [] [] [] [] none
MERGE 8422 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8432,8429,8430,8431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8423 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8424 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8425 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8426 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8427 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8428 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8429 [(4,4),(5,4)] D [8422] [] [] [] [((4,4),(5,4))] [8432,8429,8430,8431] CONDITIONAL_S
Y_MEAS 8430 [(5,4)] HALF_D_PLUS_2 [8422] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
IDLE 8431 [(4,4)] HALF_D_PLUS_2 [8422] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
DISCARD 8432 [(5,4)] 0 [8422] [] [] [] [] [8432,8429,8430,8431] CONDITIONAL_S
MERGE 8433 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8433,8434,8435,8436] CONDITIONAL_S
Y_MEAS 8434 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8433,8434,8435,8436] CONDITIONAL_S
IDLE 8435 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8433,8434,8435,8436] CONDITIONAL_S
DISCARD 8436 [(5,4)] 0 [] [] [] [] [] [8433,8434,8435,8436] CONDITIONAL_S
INJECT_T 8437 [(0,4)] D [] [] [] [] [] [] none
MERGE 8438 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8448,8445,8446,8447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8439 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8440 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8441 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8442 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8443 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8444 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8445 [(4,4),(5,4)] D [8438] [] [] [] [((4,4),(5,4))] [8448,8445,8446,8447] CONDITIONAL_S
Y_MEAS 8446 [(5,4)] HALF_D_PLUS_2 [8438] [] [] [] [] [8448,8445,8446,8447] CONDITIONAL_S
IDLE 8447 [(4,4)] HALF_D_PLUS_2 [8438] [] [] [] [] [8448,8445,8446,8447] CONDITIONAL_S
DISCARD 8448 [(5,4)] 0 [8438] [] [] [] [] [8448,8445,8446,8447] CONDITIONAL_S
INJECT_T 8449 [(0,4)] D [] [] [] [] [] [] none
MERGE 8450 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8457,8458,8459,8460] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8451 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8452 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8453 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8454 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8455 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8456 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8457 [(4,4),(5,4)] D [8450] [] [] [] [((4,4),(5,4))] [8457,8458,8459,8460] CONDITIONAL_S
Y_MEAS 8458 [(5,4)] HALF_D_PLUS_2 [8450] [] [] [] [] [8457,8458,8459,8460] CONDITIONAL_S
IDLE 8459 [(4,4)] HALF_D_PLUS_2 [8450] [] [] [] [] [8457,8458,8459,8460] CONDITIONAL_S
DISCARD 8460 [(5,4)] 0 [8450] [] [] [] [] [8457,8458,8459,8460] CONDITIONAL_S
INJECT_T 8461 [(0,4)] D [] [] [] [] [] [] none
MERGE 8462 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8472,8469,8470,8471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8463 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8464 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8465 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8466 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8467 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8468 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8469 [(4,4),(5,4)] D [8462] [] [] [] [((4,4),(5,4))] [8472,8469,8470,8471] CONDITIONAL_S
Y_MEAS 8470 [(5,4)] HALF_D_PLUS_2 [8462] [] [] [] [] [8472,8469,8470,8471] CONDITIONAL_S
IDLE 8471 [(4,4)] HALF_D_PLUS_2 [8462] [] [] [] [] [8472,8469,8470,8471] CONDITIONAL_S
DISCARD 8472 [(5,4)] 0 [8462] [] [] [] [] [8472,8469,8470,8471] CONDITIONAL_S
MERGE 8473 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8473,8474,8475,8476] CONDITIONAL_S
Y_MEAS 8474 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8473,8474,8475,8476] CONDITIONAL_S
IDLE 8475 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8473,8474,8475,8476] CONDITIONAL_S
DISCARD 8476 [(5,4)] 0 [] [] [] [] [] [8473,8474,8475,8476] CONDITIONAL_S
INJECT_T 8477 [(0,4)] D [] [] [] [] [] [] none
MERGE 8478 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8488,8485,8486,8487] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8479 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8480 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8481 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8482 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8483 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8484 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8485 [(4,4),(5,4)] D [8478] [] [] [] [((4,4),(5,4))] [8488,8485,8486,8487] CONDITIONAL_S
Y_MEAS 8486 [(5,4)] HALF_D_PLUS_2 [8478] [] [] [] [] [8488,8485,8486,8487] CONDITIONAL_S
IDLE 8487 [(4,4)] HALF_D_PLUS_2 [8478] [] [] [] [] [8488,8485,8486,8487] CONDITIONAL_S
DISCARD 8488 [(5,4)] 0 [8478] [] [] [] [] [8488,8485,8486,8487] CONDITIONAL_S
MERGE 8489 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8489,8490,8491,8492] CONDITIONAL_S
Y_MEAS 8490 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
IDLE 8491 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
DISCARD 8492 [(5,4)] 0 [] [] [] [] [] [8489,8490,8491,8492] CONDITIONAL_S
INJECT_T 8493 [(0,4)] D [] [] [] [] [] [] none
MERGE 8494 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8504,8501,8502,8503] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8495 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8496 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8497 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8498 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8499 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8500 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8501 [(4,4),(5,4)] D [8494] [] [] [] [((4,4),(5,4))] [8504,8501,8502,8503] CONDITIONAL_S
Y_MEAS 8502 [(5,4)] HALF_D_PLUS_2 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
IDLE 8503 [(4,4)] HALF_D_PLUS_2 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
DISCARD 8504 [(5,4)] 0 [8494] [] [] [] [] [8504,8501,8502,8503] CONDITIONAL_S
INJECT_T 8505 [(0,4)] D [] [] [] [] [] [] none
MERGE 8506 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8513,8514,8515,8516] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8507 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8508 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8509 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8510 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8511 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8512 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8513 [(4,4),(5,4)] D [8506] [] [] [] [((4,4),(5,4))] [8513,8514,8515,8516] CONDITIONAL_S
Y_MEAS 8514 [(5,4)] HALF_D_PLUS_2 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
IDLE 8515 [(4,4)] HALF_D_PLUS_2 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
DISCARD 8516 [(5,4)] 0 [8506] [] [] [] [] [8513,8514,8515,8516] CONDITIONAL_S
MERGE 8517 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8520,8517,8518,8519] CONDITIONAL_S
Y_MEAS 8518 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8520,8517,8518,8519] CONDITIONAL_S
IDLE 8519 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8520,8517,8518,8519] CONDITIONAL_S
DISCARD 8520 [(5,4)] 0 [] [] [] [] [] [8520,8517,8518,8519] CONDITIONAL_S
INJECT_T 8521 [(0,4)] D [] [] [] [] [] [] none
MERGE 8522 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8529,8530,8531,8532] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8523 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8524 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8525 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8526 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8527 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8528 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8529 [(4,4),(5,4)] D [8522] [] [] [] [((4,4),(5,4))] [8529,8530,8531,8532] CONDITIONAL_S
Y_MEAS 8530 [(5,4)] HALF_D_PLUS_2 [8522] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
IDLE 8531 [(4,4)] HALF_D_PLUS_2 [8522] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
DISCARD 8532 [(5,4)] 0 [8522] [] [] [] [] [8529,8530,8531,8532] CONDITIONAL_S
MERGE 8533 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8536,8533,8534,8535] CONDITIONAL_S
Y_MEAS 8534 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8536,8533,8534,8535] CONDITIONAL_S
IDLE 8535 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8536,8533,8534,8535] CONDITIONAL_S
DISCARD 8536 [(5,4)] 0 [] [] [] [] [] [8536,8533,8534,8535] CONDITIONAL_S
INJECT_T 8537 [(0,4)] D [] [] [] [] [] [] none
MERGE 8538 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8545,8546,8547,8548] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8539 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8540 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8541 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8542 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8543 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8544 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8545 [(4,4),(5,4)] D [8538] [] [] [] [((4,4),(5,4))] [8545,8546,8547,8548] CONDITIONAL_S
Y_MEAS 8546 [(5,4)] HALF_D_PLUS_2 [8538] [] [] [] [] [8545,8546,8547,8548] CONDITIONAL_S
IDLE 8547 [(4,4)] HALF_D_PLUS_2 [8538] [] [] [] [] [8545,8546,8547,8548] CONDITIONAL_S
DISCARD 8548 [(5,4)] 0 [8538] [] [] [] [] [8545,8546,8547,8548] CONDITIONAL_S
MERGE 8549 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8552,8549,8550,8551] CONDITIONAL_S
Y_MEAS 8550 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8552,8549,8550,8551] CONDITIONAL_S
IDLE 8551 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8552,8549,8550,8551] CONDITIONAL_S
DISCARD 8552 [(5,4)] 0 [] [] [] [] [] [8552,8549,8550,8551] CONDITIONAL_S
INJECT_T 8553 [(0,4)] D [] [] [] [] [] [] none
MERGE 8554 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8561,8562,8563,8564] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8555 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8556 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8557 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8558 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8559 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8560 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8561 [(4,4),(5,4)] D [8554] [] [] [] [((4,4),(5,4))] [8561,8562,8563,8564] CONDITIONAL_S
Y_MEAS 8562 [(5,4)] HALF_D_PLUS_2 [8554] [] [] [] [] [8561,8562,8563,8564] CONDITIONAL_S
IDLE 8563 [(4,4)] HALF_D_PLUS_2 [8554] [] [] [] [] [8561,8562,8563,8564] CONDITIONAL_S
DISCARD 8564 [(5,4)] 0 [8554] [] [] [] [] [8561,8562,8563,8564] CONDITIONAL_S
MERGE 8565 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8568,8565,8566,8567] CONDITIONAL_S
Y_MEAS 8566 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8568,8565,8566,8567] CONDITIONAL_S
IDLE 8567 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8568,8565,8566,8567] CONDITIONAL_S
DISCARD 8568 [(5,4)] 0 [] [] [] [] [] [8568,8565,8566,8567] CONDITIONAL_S
INJECT_T 8569 [(0,4)] D [] [] [] [] [] [] none
MERGE 8570 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8577,8578,8579,8580] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8571 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8572 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8573 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8574 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8575 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8576 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8577 [(4,4),(5,4)] D [8570] [] [] [] [((4,4),(5,4))] [8577,8578,8579,8580] CONDITIONAL_S
Y_MEAS 8578 [(5,4)] HALF_D_PLUS_2 [8570] [] [] [] [] [8577,8578,8579,8580] CONDITIONAL_S
IDLE 8579 [(4,4)] HALF_D_PLUS_2 [8570] [] [] [] [] [8577,8578,8579,8580] CONDITIONAL_S
DISCARD 8580 [(5,4)] 0 [8570] [] [] [] [] [8577,8578,8579,8580] CONDITIONAL_S
MERGE 8581 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8584,8581,8582,8583] CONDITIONAL_S
Y_MEAS 8582 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8584,8581,8582,8583] CONDITIONAL_S
IDLE 8583 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8584,8581,8582,8583] CONDITIONAL_S
DISCARD 8584 [(5,4)] 0 [] [] [] [] [] [8584,8581,8582,8583] CONDITIONAL_S
INJECT_T 8585 [(0,4)] D [] [] [] [] [] [] none
MERGE 8586 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8593,8594,8595,8596] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8587 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8588 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8589 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8590 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8591 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8592 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8593 [(4,4),(5,4)] D [8586] [] [] [] [((4,4),(5,4))] [8593,8594,8595,8596] CONDITIONAL_S
Y_MEAS 8594 [(5,4)] HALF_D_PLUS_2 [8586] [] [] [] [] [8593,8594,8595,8596] CONDITIONAL_S
IDLE 8595 [(4,4)] HALF_D_PLUS_2 [8586] [] [] [] [] [8593,8594,8595,8596] CONDITIONAL_S
DISCARD 8596 [(5,4)] 0 [8586] [] [] [] [] [8593,8594,8595,8596] CONDITIONAL_S
INJECT_T 8597 [(0,4)] D [] [] [] [] [] [] none
MERGE 8598 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8608,8605,8606,8607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8599 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8600 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8601 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8602 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8603 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8604 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8605 [(4,4),(5,4)] D [8598] [] [] [] [((4,4),(5,4))] [8608,8605,8606,8607] CONDITIONAL_S
Y_MEAS 8606 [(5,4)] HALF_D_PLUS_2 [8598] [] [] [] [] [8608,8605,8606,8607] CONDITIONAL_S
IDLE 8607 [(4,4)] HALF_D_PLUS_2 [8598] [] [] [] [] [8608,8605,8606,8607] CONDITIONAL_S
DISCARD 8608 [(5,4)] 0 [8598] [] [] [] [] [8608,8605,8606,8607] CONDITIONAL_S
MERGE 8609 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8609,8610,8611,8612] CONDITIONAL_S
Y_MEAS 8610 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8609,8610,8611,8612] CONDITIONAL_S
IDLE 8611 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8609,8610,8611,8612] CONDITIONAL_S
DISCARD 8612 [(5,4)] 0 [] [] [] [] [] [8609,8610,8611,8612] CONDITIONAL_S
INJECT_T 8613 [(0,4)] D [] [] [] [] [] [] none
MERGE 8614 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8624,8621,8622,8623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8615 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8616 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8617 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8618 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8619 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8620 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8621 [(4,4),(5,4)] D [8614] [] [] [] [((4,4),(5,4))] [8624,8621,8622,8623] CONDITIONAL_S
Y_MEAS 8622 [(5,4)] HALF_D_PLUS_2 [8614] [] [] [] [] [8624,8621,8622,8623] CONDITIONAL_S
IDLE 8623 [(4,4)] HALF_D_PLUS_2 [8614] [] [] [] [] [8624,8621,8622,8623] CONDITIONAL_S
DISCARD 8624 [(5,4)] 0 [8614] [] [] [] [] [8624,8621,8622,8623] CONDITIONAL_S
INJECT_T 8625 [(0,4)] D [] [] [] [] [] [] none
MERGE 8626 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8633,8634,8635,8636] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8627 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8628 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8629 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8630 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8631 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8632 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8633 [(4,4),(5,4)] D [8626] [] [] [] [((4,4),(5,4))] [8633,8634,8635,8636] CONDITIONAL_S
Y_MEAS 8634 [(5,4)] HALF_D_PLUS_2 [8626] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
IDLE 8635 [(4,4)] HALF_D_PLUS_2 [8626] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
DISCARD 8636 [(5,4)] 0 [8626] [] [] [] [] [8633,8634,8635,8636] CONDITIONAL_S
INJECT_T 8637 [(0,4)] D [] [] [] [] [] [] none
MERGE 8638 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8648,8645,8646,8647] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8639 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8640 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8641 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8642 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8643 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8644 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8645 [(4,4),(5,4)] D [8638] [] [] [] [((4,4),(5,4))] [8648,8645,8646,8647] CONDITIONAL_S
Y_MEAS 8646 [(5,4)] HALF_D_PLUS_2 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
IDLE 8647 [(4,4)] HALF_D_PLUS_2 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
DISCARD 8648 [(5,4)] 0 [8638] [] [] [] [] [8648,8645,8646,8647] CONDITIONAL_S
MERGE 8649 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8649,8650,8651,8652] CONDITIONAL_S
Y_MEAS 8650 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8649,8650,8651,8652] CONDITIONAL_S
IDLE 8651 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8649,8650,8651,8652] CONDITIONAL_S
DISCARD 8652 [(5,4)] 0 [] [] [] [] [] [8649,8650,8651,8652] CONDITIONAL_S
INJECT_T 8653 [(0,4)] D [] [] [] [] [] [] none
MERGE 8654 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8664,8661,8662,8663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8655 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8656 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8657 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8658 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8659 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8660 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8661 [(4,4),(5,4)] D [8654] [] [] [] [((4,4),(5,4))] [8664,8661,8662,8663] CONDITIONAL_S
Y_MEAS 8662 [(5,4)] HALF_D_PLUS_2 [8654] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
IDLE 8663 [(4,4)] HALF_D_PLUS_2 [8654] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
DISCARD 8664 [(5,4)] 0 [8654] [] [] [] [] [8664,8661,8662,8663] CONDITIONAL_S
MERGE 8665 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8665,8666,8667,8668] CONDITIONAL_S
Y_MEAS 8666 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8665,8666,8667,8668] CONDITIONAL_S
IDLE 8667 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8665,8666,8667,8668] CONDITIONAL_S
DISCARD 8668 [(5,4)] 0 [] [] [] [] [] [8665,8666,8667,8668] CONDITIONAL_S
INJECT_T 8669 [(0,4)] D [] [] [] [] [] [] none
MERGE 8670 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8680,8677,8678,8679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8671 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8672 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8673 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8674 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8675 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8676 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8677 [(4,4),(5,4)] D [8670] [] [] [] [((4,4),(5,4))] [8680,8677,8678,8679] CONDITIONAL_S
Y_MEAS 8678 [(5,4)] HALF_D_PLUS_2 [8670] [] [] [] [] [8680,8677,8678,8679] CONDITIONAL_S
IDLE 8679 [(4,4)] HALF_D_PLUS_2 [8670] [] [] [] [] [8680,8677,8678,8679] CONDITIONAL_S
DISCARD 8680 [(5,4)] 0 [8670] [] [] [] [] [8680,8677,8678,8679] CONDITIONAL_S
MERGE 8681 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8681,8682,8683,8684] CONDITIONAL_S
Y_MEAS 8682 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8681,8682,8683,8684] CONDITIONAL_S
IDLE 8683 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8681,8682,8683,8684] CONDITIONAL_S
DISCARD 8684 [(5,4)] 0 [] [] [] [] [] [8681,8682,8683,8684] CONDITIONAL_S
INJECT_T 8685 [(0,4)] D [] [] [] [] [] [] none
MERGE 8686 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8696,8693,8694,8695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8687 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8688 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8689 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8690 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8691 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8692 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8693 [(4,4),(5,4)] D [8686] [] [] [] [((4,4),(5,4))] [8696,8693,8694,8695] CONDITIONAL_S
Y_MEAS 8694 [(5,4)] HALF_D_PLUS_2 [8686] [] [] [] [] [8696,8693,8694,8695] CONDITIONAL_S
IDLE 8695 [(4,4)] HALF_D_PLUS_2 [8686] [] [] [] [] [8696,8693,8694,8695] CONDITIONAL_S
DISCARD 8696 [(5,4)] 0 [8686] [] [] [] [] [8696,8693,8694,8695] CONDITIONAL_S
MERGE 8697 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8697,8698,8699,8700] CONDITIONAL_S
Y_MEAS 8698 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8697,8698,8699,8700] CONDITIONAL_S
IDLE 8699 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8697,8698,8699,8700] CONDITIONAL_S
DISCARD 8700 [(5,4)] 0 [] [] [] [] [] [8697,8698,8699,8700] CONDITIONAL_S
INJECT_T 8701 [(0,4)] D [] [] [] [] [] [] none
MERGE 8702 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8712,8709,8710,8711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8703 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8704 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8705 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8706 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8707 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8708 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8709 [(4,4),(5,4)] D [8702] [] [] [] [((4,4),(5,4))] [8712,8709,8710,8711] CONDITIONAL_S
Y_MEAS 8710 [(5,4)] HALF_D_PLUS_2 [8702] [] [] [] [] [8712,8709,8710,8711] CONDITIONAL_S
IDLE 8711 [(4,4)] HALF_D_PLUS_2 [8702] [] [] [] [] [8712,8709,8710,8711] CONDITIONAL_S
DISCARD 8712 [(5,4)] 0 [8702] [] [] [] [] [8712,8709,8710,8711] CONDITIONAL_S
MERGE 8713 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8713,8714,8715,8716] CONDITIONAL_S
Y_MEAS 8714 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
IDLE 8715 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
DISCARD 8716 [(5,4)] 0 [] [] [] [] [] [8713,8714,8715,8716] CONDITIONAL_S
INJECT_T 8717 [(0,4)] D [] [] [] [] [] [] none
MERGE 8718 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8728,8725,8726,8727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8719 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8720 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8721 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8722 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8723 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8724 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8725 [(4,4),(5,4)] D [8718] [] [] [] [((4,4),(5,4))] [8728,8725,8726,8727] CONDITIONAL_S
Y_MEAS 8726 [(5,4)] HALF_D_PLUS_2 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
IDLE 8727 [(4,4)] HALF_D_PLUS_2 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
DISCARD 8728 [(5,4)] 0 [8718] [] [] [] [] [8728,8725,8726,8727] CONDITIONAL_S
MERGE 8729 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8729,8730,8731,8732] CONDITIONAL_S
Y_MEAS 8730 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
IDLE 8731 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
DISCARD 8732 [(5,4)] 0 [] [] [] [] [] [8729,8730,8731,8732] CONDITIONAL_S
INJECT_T 8733 [(0,4)] D [] [] [] [] [] [] none
MERGE 8734 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8744,8741,8742,8743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8735 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8736 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8737 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8738 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8739 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8740 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8741 [(4,4),(5,4)] D [8734] [] [] [] [((4,4),(5,4))] [8744,8741,8742,8743] CONDITIONAL_S
Y_MEAS 8742 [(5,4)] HALF_D_PLUS_2 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
IDLE 8743 [(4,4)] HALF_D_PLUS_2 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
DISCARD 8744 [(5,4)] 0 [8734] [] [] [] [] [8744,8741,8742,8743] CONDITIONAL_S
INJECT_T 8745 [(0,4)] D [] [] [] [] [] [] none
MERGE 8746 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8753,8754,8755,8756] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8747 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8748 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8749 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8750 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8751 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8752 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8753 [(4,4),(5,4)] D [8746] [] [] [] [((4,4),(5,4))] [8753,8754,8755,8756] CONDITIONAL_S
Y_MEAS 8754 [(5,4)] HALF_D_PLUS_2 [8746] [] [] [] [] [8753,8754,8755,8756] CONDITIONAL_S
IDLE 8755 [(4,4)] HALF_D_PLUS_2 [8746] [] [] [] [] [8753,8754,8755,8756] CONDITIONAL_S
DISCARD 8756 [(5,4)] 0 [8746] [] [] [] [] [8753,8754,8755,8756] CONDITIONAL_S
INJECT_T 8757 [(0,4)] D [] [] [] [] [] [] none
MERGE 8758 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8768,8765,8766,8767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8759 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8760 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8761 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8762 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8763 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8764 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8765 [(4,4),(5,4)] D [8758] [] [] [] [((4,4),(5,4))] [8768,8765,8766,8767] CONDITIONAL_S
Y_MEAS 8766 [(5,4)] HALF_D_PLUS_2 [8758] [] [] [] [] [8768,8765,8766,8767] CONDITIONAL_S
IDLE 8767 [(4,4)] HALF_D_PLUS_2 [8758] [] [] [] [] [8768,8765,8766,8767] CONDITIONAL_S
DISCARD 8768 [(5,4)] 0 [8758] [] [] [] [] [8768,8765,8766,8767] CONDITIONAL_S
MERGE 8769 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8769,8770,8771,8772] CONDITIONAL_S
Y_MEAS 8770 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
IDLE 8771 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
DISCARD 8772 [(5,4)] 0 [] [] [] [] [] [8769,8770,8771,8772] CONDITIONAL_S
INJECT_T 8773 [(0,4)] D [] [] [] [] [] [] none
MERGE 8774 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8784,8781,8782,8783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8775 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8776 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8777 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8778 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8779 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8780 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8781 [(4,4),(5,4)] D [8774] [] [] [] [((4,4),(5,4))] [8784,8781,8782,8783] CONDITIONAL_S
Y_MEAS 8782 [(5,4)] HALF_D_PLUS_2 [8774] [] [] [] [] [8784,8781,8782,8783] CONDITIONAL_S
IDLE 8783 [(4,4)] HALF_D_PLUS_2 [8774] [] [] [] [] [8784,8781,8782,8783] CONDITIONAL_S
DISCARD 8784 [(5,4)] 0 [8774] [] [] [] [] [8784,8781,8782,8783] CONDITIONAL_S
MERGE 8785 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8785,8786,8787,8788] CONDITIONAL_S
Y_MEAS 8786 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
IDLE 8787 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
DISCARD 8788 [(5,4)] 0 [] [] [] [] [] [8785,8786,8787,8788] CONDITIONAL_S
INJECT_T 8789 [(0,4)] D [] [] [] [] [] [] none
MERGE 8790 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8800,8797,8798,8799] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8791 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8792 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8793 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8794 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8795 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8796 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8797 [(4,4),(5,4)] D [8790] [] [] [] [((4,4),(5,4))] [8800,8797,8798,8799] CONDITIONAL_S
Y_MEAS 8798 [(5,4)] HALF_D_PLUS_2 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
IDLE 8799 [(4,4)] HALF_D_PLUS_2 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
DISCARD 8800 [(5,4)] 0 [8790] [] [] [] [] [8800,8797,8798,8799] CONDITIONAL_S
INJECT_T 8801 [(0,4)] D [] [] [] [] [] [] none
MERGE 8802 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8809,8810,8811,8812] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8803 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8804 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8805 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8806 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8807 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8808 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8809 [(4,4),(5,4)] D [8802] [] [] [] [((4,4),(5,4))] [8809,8810,8811,8812] CONDITIONAL_S
Y_MEAS 8810 [(5,4)] HALF_D_PLUS_2 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
IDLE 8811 [(4,4)] HALF_D_PLUS_2 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
DISCARD 8812 [(5,4)] 0 [8802] [] [] [] [] [8809,8810,8811,8812] CONDITIONAL_S
MERGE 8813 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8816,8813,8814,8815] CONDITIONAL_S
Y_MEAS 8814 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8816,8813,8814,8815] CONDITIONAL_S
IDLE 8815 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8816,8813,8814,8815] CONDITIONAL_S
DISCARD 8816 [(5,4)] 0 [] [] [] [] [] [8816,8813,8814,8815] CONDITIONAL_S
INJECT_T 8817 [(0,4)] D [] [] [] [] [] [] none
MERGE 8818 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8825,8826,8827,8828] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8819 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8820 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8821 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8822 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8823 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8824 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8825 [(4,4),(5,4)] D [8818] [] [] [] [((4,4),(5,4))] [8825,8826,8827,8828] CONDITIONAL_S
Y_MEAS 8826 [(5,4)] HALF_D_PLUS_2 [8818] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
IDLE 8827 [(4,4)] HALF_D_PLUS_2 [8818] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
DISCARD 8828 [(5,4)] 0 [8818] [] [] [] [] [8825,8826,8827,8828] CONDITIONAL_S
MERGE 8829 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8832,8829,8830,8831] CONDITIONAL_S
Y_MEAS 8830 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8832,8829,8830,8831] CONDITIONAL_S
IDLE 8831 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8832,8829,8830,8831] CONDITIONAL_S
DISCARD 8832 [(5,4)] 0 [] [] [] [] [] [8832,8829,8830,8831] CONDITIONAL_S
INJECT_T 8833 [(0,4)] D [] [] [] [] [] [] none
MERGE 8834 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8841,8842,8843,8844] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8835 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8836 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8837 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8838 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8839 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8840 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8841 [(4,4),(5,4)] D [8834] [] [] [] [((4,4),(5,4))] [8841,8842,8843,8844] CONDITIONAL_S
Y_MEAS 8842 [(5,4)] HALF_D_PLUS_2 [8834] [] [] [] [] [8841,8842,8843,8844] CONDITIONAL_S
IDLE 8843 [(4,4)] HALF_D_PLUS_2 [8834] [] [] [] [] [8841,8842,8843,8844] CONDITIONAL_S
DISCARD 8844 [(5,4)] 0 [8834] [] [] [] [] [8841,8842,8843,8844] CONDITIONAL_S
INJECT_T 8845 [(0,4)] D [] [] [] [] [] [] none
MERGE 8846 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8856,8853,8854,8855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8847 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8848 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8849 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8850 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8851 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8852 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8853 [(4,4),(5,4)] D [8846] [] [] [] [((4,4),(5,4))] [8856,8853,8854,8855] CONDITIONAL_S
Y_MEAS 8854 [(5,4)] HALF_D_PLUS_2 [8846] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
IDLE 8855 [(4,4)] HALF_D_PLUS_2 [8846] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
DISCARD 8856 [(5,4)] 0 [8846] [] [] [] [] [8856,8853,8854,8855] CONDITIONAL_S
MERGE 8857 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8857,8858,8859,8860] CONDITIONAL_S
Y_MEAS 8858 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8857,8858,8859,8860] CONDITIONAL_S
IDLE 8859 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8857,8858,8859,8860] CONDITIONAL_S
DISCARD 8860 [(5,4)] 0 [] [] [] [] [] [8857,8858,8859,8860] CONDITIONAL_S
INJECT_T 8861 [(0,4)] D [] [] [] [] [] [] none
MERGE 8862 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8872,8869,8870,8871] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8863 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8864 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8865 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8866 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8867 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8868 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8869 [(4,4),(5,4)] D [8862] [] [] [] [((4,4),(5,4))] [8872,8869,8870,8871] CONDITIONAL_S
Y_MEAS 8870 [(5,4)] HALF_D_PLUS_2 [8862] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
IDLE 8871 [(4,4)] HALF_D_PLUS_2 [8862] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
DISCARD 8872 [(5,4)] 0 [8862] [] [] [] [] [8872,8869,8870,8871] CONDITIONAL_S
MERGE 8873 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8873,8874,8875,8876] CONDITIONAL_S
Y_MEAS 8874 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8873,8874,8875,8876] CONDITIONAL_S
IDLE 8875 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8873,8874,8875,8876] CONDITIONAL_S
DISCARD 8876 [(5,4)] 0 [] [] [] [] [] [8873,8874,8875,8876] CONDITIONAL_S
INJECT_T 8877 [(0,4)] D [] [] [] [] [] [] none
MERGE 8878 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8888,8885,8886,8887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8879 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8880 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8881 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8882 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8883 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8884 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8885 [(4,4),(5,4)] D [8878] [] [] [] [((4,4),(5,4))] [8888,8885,8886,8887] CONDITIONAL_S
Y_MEAS 8886 [(5,4)] HALF_D_PLUS_2 [8878] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
IDLE 8887 [(4,4)] HALF_D_PLUS_2 [8878] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
DISCARD 8888 [(5,4)] 0 [8878] [] [] [] [] [8888,8885,8886,8887] CONDITIONAL_S
INJECT_T 8889 [(0,4)] D [] [] [] [] [] [] none
MERGE 8890 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8897,8898,8899,8900] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8891 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8892 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8893 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8894 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8895 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8896 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8897 [(4,4),(5,4)] D [8890] [] [] [] [((4,4),(5,4))] [8897,8898,8899,8900] CONDITIONAL_S
Y_MEAS 8898 [(5,4)] HALF_D_PLUS_2 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
IDLE 8899 [(4,4)] HALF_D_PLUS_2 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
DISCARD 8900 [(5,4)] 0 [8890] [] [] [] [] [8897,8898,8899,8900] CONDITIONAL_S
INJECT_T 8901 [(0,4)] D [] [] [] [] [] [] none
MERGE 8902 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8912,8909,8910,8911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8903 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8904 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8905 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8906 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8907 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8908 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8909 [(4,4),(5,4)] D [8902] [] [] [] [((4,4),(5,4))] [8912,8909,8910,8911] CONDITIONAL_S
Y_MEAS 8910 [(5,4)] HALF_D_PLUS_2 [8902] [] [] [] [] [8912,8909,8910,8911] CONDITIONAL_S
IDLE 8911 [(4,4)] HALF_D_PLUS_2 [8902] [] [] [] [] [8912,8909,8910,8911] CONDITIONAL_S
DISCARD 8912 [(5,4)] 0 [8902] [] [] [] [] [8912,8909,8910,8911] CONDITIONAL_S
MERGE 8913 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8913,8914,8915,8916] CONDITIONAL_S
Y_MEAS 8914 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
IDLE 8915 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
DISCARD 8916 [(5,4)] 0 [] [] [] [] [] [8913,8914,8915,8916] CONDITIONAL_S
INJECT_T 8917 [(0,4)] D [] [] [] [] [] [] none
MERGE 8918 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8928,8925,8926,8927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8919 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8920 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8921 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8922 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8923 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8924 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8925 [(4,4),(5,4)] D [8918] [] [] [] [((4,4),(5,4))] [8928,8925,8926,8927] CONDITIONAL_S
Y_MEAS 8926 [(5,4)] HALF_D_PLUS_2 [8918] [] [] [] [] [8928,8925,8926,8927] CONDITIONAL_S
IDLE 8927 [(4,4)] HALF_D_PLUS_2 [8918] [] [] [] [] [8928,8925,8926,8927] CONDITIONAL_S
DISCARD 8928 [(5,4)] 0 [8918] [] [] [] [] [8928,8925,8926,8927] CONDITIONAL_S
MERGE 8929 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8929,8930,8931,8932] CONDITIONAL_S
Y_MEAS 8930 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
IDLE 8931 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
DISCARD 8932 [(5,4)] 0 [] [] [] [] [] [8929,8930,8931,8932] CONDITIONAL_S
INJECT_T 8933 [(0,4)] D [] [] [] [] [] [] none
MERGE 8934 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8944,8941,8942,8943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8935 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8936 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8937 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8938 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8939 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8940 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8941 [(4,4),(5,4)] D [8934] [] [] [] [((4,4),(5,4))] [8944,8941,8942,8943] CONDITIONAL_S
Y_MEAS 8942 [(5,4)] HALF_D_PLUS_2 [8934] [] [] [] [] [8944,8941,8942,8943] CONDITIONAL_S
IDLE 8943 [(4,4)] HALF_D_PLUS_2 [8934] [] [] [] [] [8944,8941,8942,8943] CONDITIONAL_S
DISCARD 8944 [(5,4)] 0 [8934] [] [] [] [] [8944,8941,8942,8943] CONDITIONAL_S
INJECT_T 8945 [(0,4)] D [] [] [] [] [] [] none
MERGE 8946 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8953,8954,8955,8956] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8947 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8948 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8949 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8950 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8951 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8952 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8953 [(4,4),(5,4)] D [8946] [] [] [] [((4,4),(5,4))] [8953,8954,8955,8956] CONDITIONAL_S
Y_MEAS 8954 [(5,4)] HALF_D_PLUS_2 [8946] [] [] [] [] [8953,8954,8955,8956] CONDITIONAL_S
IDLE 8955 [(4,4)] HALF_D_PLUS_2 [8946] [] [] [] [] [8953,8954,8955,8956] CONDITIONAL_S
DISCARD 8956 [(5,4)] 0 [8946] [] [] [] [] [8953,8954,8955,8956] CONDITIONAL_S
INJECT_T 8957 [(0,4)] D [] [] [] [] [] [] none
MERGE 8958 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8968,8965,8966,8967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8959 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8960 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8961 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8962 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8963 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8964 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8965 [(4,4),(5,4)] D [8958] [] [] [] [((4,4),(5,4))] [8968,8965,8966,8967] CONDITIONAL_S
Y_MEAS 8966 [(5,4)] HALF_D_PLUS_2 [8958] [] [] [] [] [8968,8965,8966,8967] CONDITIONAL_S
IDLE 8967 [(4,4)] HALF_D_PLUS_2 [8958] [] [] [] [] [8968,8965,8966,8967] CONDITIONAL_S
DISCARD 8968 [(5,4)] 0 [8958] [] [] [] [] [8968,8965,8966,8967] CONDITIONAL_S
MERGE 8969 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8969,8970,8971,8972] CONDITIONAL_S
Y_MEAS 8970 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8969,8970,8971,8972] CONDITIONAL_S
IDLE 8971 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8969,8970,8971,8972] CONDITIONAL_S
DISCARD 8972 [(5,4)] 0 [] [] [] [] [] [8969,8970,8971,8972] CONDITIONAL_S
INJECT_T 8973 [(0,4)] D [] [] [] [] [] [] none
MERGE 8974 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [8984,8981,8982,8983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8975 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8976 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8977 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8978 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8979 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8980 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8981 [(4,4),(5,4)] D [8974] [] [] [] [((4,4),(5,4))] [8984,8981,8982,8983] CONDITIONAL_S
Y_MEAS 8982 [(5,4)] HALF_D_PLUS_2 [8974] [] [] [] [] [8984,8981,8982,8983] CONDITIONAL_S
IDLE 8983 [(4,4)] HALF_D_PLUS_2 [8974] [] [] [] [] [8984,8981,8982,8983] CONDITIONAL_S
DISCARD 8984 [(5,4)] 0 [8974] [] [] [] [] [8984,8981,8982,8983] CONDITIONAL_S
MERGE 8985 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [8985,8986,8987,8988] CONDITIONAL_S
Y_MEAS 8986 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [8985,8986,8987,8988] CONDITIONAL_S
IDLE 8987 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [8985,8986,8987,8988] CONDITIONAL_S
DISCARD 8988 [(5,4)] 0 [] [] [] [] [] [8985,8986,8987,8988] CONDITIONAL_S
INJECT_T 8989 [(0,4)] D [] [] [] [] [] [] none
MERGE 8990 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9000,8997,8998,8999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 8991 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 8992 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 8993 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 8994 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 8995 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 8996 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 8997 [(4,4),(5,4)] D [8990] [] [] [] [((4,4),(5,4))] [9000,8997,8998,8999] CONDITIONAL_S
Y_MEAS 8998 [(5,4)] HALF_D_PLUS_2 [8990] [] [] [] [] [9000,8997,8998,8999] CONDITIONAL_S
IDLE 8999 [(4,4)] HALF_D_PLUS_2 [8990] [] [] [] [] [9000,8997,8998,8999] CONDITIONAL_S
DISCARD 9000 [(5,4)] 0 [8990] [] [] [] [] [9000,8997,8998,8999] CONDITIONAL_S
MERGE 9001 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9001,9002,9003,9004] CONDITIONAL_S
Y_MEAS 9002 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9001,9002,9003,9004] CONDITIONAL_S
IDLE 9003 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9001,9002,9003,9004] CONDITIONAL_S
DISCARD 9004 [(5,4)] 0 [] [] [] [] [] [9001,9002,9003,9004] CONDITIONAL_S
INJECT_T 9005 [(0,4)] D [] [] [] [] [] [] none
MERGE 9006 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9016,9013,9014,9015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9007 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9008 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9009 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9010 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9011 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9012 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9013 [(4,4),(5,4)] D [9006] [] [] [] [((4,4),(5,4))] [9016,9013,9014,9015] CONDITIONAL_S
Y_MEAS 9014 [(5,4)] HALF_D_PLUS_2 [9006] [] [] [] [] [9016,9013,9014,9015] CONDITIONAL_S
IDLE 9015 [(4,4)] HALF_D_PLUS_2 [9006] [] [] [] [] [9016,9013,9014,9015] CONDITIONAL_S
DISCARD 9016 [(5,4)] 0 [9006] [] [] [] [] [9016,9013,9014,9015] CONDITIONAL_S
INJECT_T 9017 [(0,4)] D [] [] [] [] [] [] none
MERGE 9018 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9025,9026,9027,9028] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9019 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9020 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9021 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9022 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9023 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9024 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9025 [(4,4),(5,4)] D [9018] [] [] [] [((4,4),(5,4))] [9025,9026,9027,9028] CONDITIONAL_S
Y_MEAS 9026 [(5,4)] HALF_D_PLUS_2 [9018] [] [] [] [] [9025,9026,9027,9028] CONDITIONAL_S
IDLE 9027 [(4,4)] HALF_D_PLUS_2 [9018] [] [] [] [] [9025,9026,9027,9028] CONDITIONAL_S
DISCARD 9028 [(5,4)] 0 [9018] [] [] [] [] [9025,9026,9027,9028] CONDITIONAL_S
INJECT_T 9029 [(0,4)] D [] [] [] [] [] [] none
MERGE 9030 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9040,9037,9038,9039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9031 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9032 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9033 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9034 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9035 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9036 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9037 [(4,4),(5,4)] D [9030] [] [] [] [((4,4),(5,4))] [9040,9037,9038,9039] CONDITIONAL_S
Y_MEAS 9038 [(5,4)] HALF_D_PLUS_2 [9030] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
IDLE 9039 [(4,4)] HALF_D_PLUS_2 [9030] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
DISCARD 9040 [(5,4)] 0 [9030] [] [] [] [] [9040,9037,9038,9039] CONDITIONAL_S
INJECT_T 9041 [(0,4)] D [] [] [] [] [] [] none
MERGE 9042 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9049,9050,9051,9052] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9043 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9044 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9045 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9046 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9047 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9048 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9049 [(4,4),(5,4)] D [9042] [] [] [] [((4,4),(5,4))] [9049,9050,9051,9052] CONDITIONAL_S
Y_MEAS 9050 [(5,4)] HALF_D_PLUS_2 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
IDLE 9051 [(4,4)] HALF_D_PLUS_2 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
DISCARD 9052 [(5,4)] 0 [9042] [] [] [] [] [9049,9050,9051,9052] CONDITIONAL_S
MERGE 9053 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9056,9053,9054,9055] CONDITIONAL_S
Y_MEAS 9054 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9056,9053,9054,9055] CONDITIONAL_S
IDLE 9055 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9056,9053,9054,9055] CONDITIONAL_S
DISCARD 9056 [(5,4)] 0 [] [] [] [] [] [9056,9053,9054,9055] CONDITIONAL_S
INJECT_T 9057 [(0,4)] D [] [] [] [] [] [] none
MERGE 9058 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9065,9066,9067,9068] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9059 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9060 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9061 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9062 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9063 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9064 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9065 [(4,4),(5,4)] D [9058] [] [] [] [((4,4),(5,4))] [9065,9066,9067,9068] CONDITIONAL_S
Y_MEAS 9066 [(5,4)] HALF_D_PLUS_2 [9058] [] [] [] [] [9065,9066,9067,9068] CONDITIONAL_S
IDLE 9067 [(4,4)] HALF_D_PLUS_2 [9058] [] [] [] [] [9065,9066,9067,9068] CONDITIONAL_S
DISCARD 9068 [(5,4)] 0 [9058] [] [] [] [] [9065,9066,9067,9068] CONDITIONAL_S
INJECT_T 9069 [(0,4)] D [] [] [] [] [] [] none
MERGE 9070 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9080,9077,9078,9079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9071 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9072 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9073 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9074 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9075 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9076 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9077 [(4,4),(5,4)] D [9070] [] [] [] [((4,4),(5,4))] [9080,9077,9078,9079] CONDITIONAL_S
Y_MEAS 9078 [(5,4)] HALF_D_PLUS_2 [9070] [] [] [] [] [9080,9077,9078,9079] CONDITIONAL_S
IDLE 9079 [(4,4)] HALF_D_PLUS_2 [9070] [] [] [] [] [9080,9077,9078,9079] CONDITIONAL_S
DISCARD 9080 [(5,4)] 0 [9070] [] [] [] [] [9080,9077,9078,9079] CONDITIONAL_S
INJECT_T 9081 [(0,4)] D [] [] [] [] [] [] none
MERGE 9082 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9089,9090,9091,9092] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9083 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9084 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9085 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9086 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9087 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9088 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9089 [(4,4),(5,4)] D [9082] [] [] [] [((4,4),(5,4))] [9089,9090,9091,9092] CONDITIONAL_S
Y_MEAS 9090 [(5,4)] HALF_D_PLUS_2 [9082] [] [] [] [] [9089,9090,9091,9092] CONDITIONAL_S
IDLE 9091 [(4,4)] HALF_D_PLUS_2 [9082] [] [] [] [] [9089,9090,9091,9092] CONDITIONAL_S
DISCARD 9092 [(5,4)] 0 [9082] [] [] [] [] [9089,9090,9091,9092] CONDITIONAL_S
INJECT_T 9093 [(0,4)] D [] [] [] [] [] [] none
MERGE 9094 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [9104,9101,9102,9103] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 9095 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9096 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9097 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 9098 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9099 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9100 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9101 [(4,4),(5,4)] D [9094] [] [] [] [((4,4),(5,4))] [9104,9101,9102,9103] CONDITIONAL_S
Y_MEAS 9102 [(5,4)] HALF_D_PLUS_2 [9094] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
IDLE 9103 [(4,4)] HALF_D_PLUS_2 [9094] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
DISCARD 9104 [(5,4)] 0 [9094] [] [] [] [] [9104,9101,9102,9103] CONDITIONAL_S
MERGE 9105 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [9105,9106,9107,9108] CONDITIONAL_S
Y_MEAS 9106 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [9105,9106,9107,9108] CONDITIONAL_S
IDLE 9107 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [9105,9106,9107,9108] CONDITIONAL_S
DISCARD 9108 [(5,4)] 0 [] [] [] [] [] [9105,9106,9107,9108] CONDITIONAL_S
MERGE 9109 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9111 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9112 [(5,5),(5,4),(5,7),(4,2),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,4),(5,5)),((5,7),(4,7)),((4,2),(5,2)),((5,2),(5,3)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7))] [] none
DISCARD 9113 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9114 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9115 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9116 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9117 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9118 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 9119 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9120 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9121 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9122 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9123 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9124 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9125 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9126 [(3,8),(3,7),(2,10),(3,10),(3,9),(4,7)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,7),(4,7)),((3,9),(3,8)),((3,8),(3,7))] [] none
DISCARD 9127 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9128 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9129 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9130 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9131 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9132 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9133 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 9134 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9135 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9136 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9137 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9138 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9139 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9140 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9141 [(5,5),(5,4),(5,7),(4,2),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,4),(5,5)),((5,7),(4,7)),((4,2),(5,2)),((5,2),(5,3)),((5,5),(5,6)),((5,3),(5,4)),((5,6),(5,7))] [] none
DISCARD 9142 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9143 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9144 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9145 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9146 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9147 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 9148 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9149 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9150 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9151 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9152 [(4,4),(4,5),(3,4),(3,5)] D [] [] [] [] [((4,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9153 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9154 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9155 [(4,6),(4,7)] D [] [] [] [] [((4,6),(4,7))] [] none
DISCARD 9156 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9157 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9158 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9159 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9160,9161,9162,9159] CONDITIONAL_S
Y_MEAS 9160 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9160,9161,9162,9159] CONDITIONAL_S
IDLE 9161 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9160,9161,9162,9159] CONDITIONAL_S
DISCARD 9162 [(5,6)] 0 [] [] [] [] [] [9160,9161,9162,9159] CONDITIONAL_S
MERGE 9163 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9163,9164,9165,9166] CONDITIONAL_S
Y_MEAS 9164 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
IDLE 9165 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
DISCARD 9166 [(5,6)] 0 [] [] [] [] [] [9163,9164,9165,9166] CONDITIONAL_S
MERGE 9167 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [9168,9169,9170,9167] CONDITIONAL_S
Y_MEAS 9168 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [9168,9169,9170,9167] CONDITIONAL_S
IDLE 9169 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [9168,9169,9170,9167] CONDITIONAL_S
DISCARD 9170 [(5,6)] 0 [] [] [] [] [] [9168,9169,9170,9167] CONDITIONAL_S
MERGE 9171 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9172 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9173 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9174 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9175 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9176 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9177 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9178 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9179 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9180 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9181 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9182 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9183 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9184 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9185 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9186 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9187 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9188 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9189 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9190 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9191 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9192 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9193 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9194 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9195 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9196 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9197 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9198 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9199 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9200 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9201 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9202 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9203 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9204 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9205 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9206 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9207 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9208 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9209 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9210 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9211 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9212 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9213 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9214 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9215 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9216 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9217 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9218 [(4,9),(2,10),(3,9),(3,10)] D [] [] [] [] [((3,10),(3,9)),((2,10),(3,10)),((3,9),(4,9))] [] none
DISCARD 9219 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9220 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9221 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9222 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9223 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9224 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9225 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9226 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9227 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9228 [(4,4),(5,5),(5,8),(4,9),(5,4),(5,7),(5,6),(5,9)] D [] [] [] [] [((5,4),(5,5)),((4,4),(5,4)),((5,9),(4,9)),((5,5),(5,6)),((5,8),(5,9)),((5,6),(5,7)),((5,7),(5,8))] [] none
DISCARD 9229 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9230 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9231 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9232 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9233 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9234 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 9235 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9236 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9237 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9238 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9239 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9240 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9241 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9242 [(3,8),(3,4),(4,9),(3,7),(4,2),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((4,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9243 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9244 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9245 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9246 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9247 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9248 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9249 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9250 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9251 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9252 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9253 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9254 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9255 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9256 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9257 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9258 [(4,4),(3,8),(3,4),(4,9),(3,7),(3,9),(3,6),(3,5)] D [] [] [] [] [((3,5),(3,6)),((3,9),(4,9)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((3,8),(3,9)),((4,4),(3,4))] [] none
DISCARD 9259 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9260 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9261 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9262 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9263 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9264 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9265 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9266 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9267 [(3,7),(4,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((4,6),(3,6)),((3,6),(3,7))] [] none
DISCARD 9268 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9269 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9270 [(4,9),(4,8)] D [] [] [] [] [((4,8),(4,9))] [] none
DISCARD 9271 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 9272 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 9273 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9274 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9276 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9277 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9278 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9279 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9280 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9281 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 9282 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 9283 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9284 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9285 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9286 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9287 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9288,9289,9290,9287] CONDITIONAL_S
Y_MEAS 9288 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9288,9289,9290,9287] CONDITIONAL_S
IDLE 9289 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9288,9289,9290,9287] CONDITIONAL_S
DISCARD 9290 [(5,8)] 0 [] [] [] [] [] [9288,9289,9290,9287] CONDITIONAL_S
MERGE 9291 [(3,1),(3,2),(2,1),(4,2)] D [] [] [] [] [((3,2),(4,2)),((2,1),(3,1)),((3,1),(3,2))] [] none
DISCARD 9292 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 9293 [(3,2)] 0 [] [] [] [] [] [] none
MERGE 9294 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9295 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9296 [(3,8),(2,2),(3,4),(3,7),(2,9),(3,3),(3,9),(3,6),(3,2),(3,5)] D [] [] [] [] [((3,9),(2,9)),((3,3),(3,4)),((3,5),(3,6)),((3,2),(3,3)),((3,4),(3,5)),((3,6),(3,7)),((3,7),(3,8)),((2,2),(3,2)),((3,8),(3,9))] [] none
DISCARD 9297 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9298 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9299 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9300 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9301 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9302 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9303 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9304 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 9305 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 9306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9307 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9308 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 9309 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9310 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9312,9313,9310,9311] CONDITIONAL_S
Y_MEAS 9311 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9312,9313,9310,9311] CONDITIONAL_S
IDLE 9312 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9312,9313,9310,9311] CONDITIONAL_S
DISCARD 9313 [(5,8)] 0 [] [] [] [] [] [9312,9313,9310,9311] CONDITIONAL_S
INJECT_T 9314 [(0,2)] D [] [] [] [] [] [] none
MERGE 9315 [(0,2),(1,2),(2,2)] D [] [9324,9325,9326,9327] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9316 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9317 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9318 [(0,10)] D [] [] [] [] [] [] none
MERGE 9319 [(2,10),(0,10),(1,10)] D [] [9328,9329,9330,9331] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 9320 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 9321 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 9322 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9323 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9324 [(3,2),(2,2)] D [9315] [] [] [] [((2,2),(3,2))] [9324,9325,9326,9327] CONDITIONAL_S
Y_MEAS 9325 [(3,2)] HALF_D_PLUS_2 [9315] [] [] [] [] [9324,9325,9326,9327] CONDITIONAL_S
IDLE 9326 [(2,2)] HALF_D_PLUS_2 [9315] [] [] [] [] [9324,9325,9326,9327] CONDITIONAL_S
DISCARD 9327 [(3,2)] 0 [9315] [] [] [] [] [9324,9325,9326,9327] CONDITIONAL_S
MERGE 9328 [(2,10),(3,10)] D [9319] [] [] [] [((2,10),(3,10))] [9328,9329,9330,9331] CONDITIONAL_S
Y_MEAS 9329 [(3,10)] HALF_D_PLUS_2 [9319] [] [] [] [] [9328,9329,9330,9331] CONDITIONAL_S
IDLE 9330 [(2,10)] HALF_D_PLUS_2 [9319] [] [] [] [] [9328,9329,9330,9331] CONDITIONAL_S
DISCARD 9331 [(3,10)] 0 [9319] [] [] [] [] [9328,9329,9330,9331] CONDITIONAL_S
INJECT_T 9332 [(4,0)] D [] [] [] [] [] [] none
MERGE 9333 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [9352,9349,9350,9351] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 9334 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 9335 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 9336 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9337 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9338 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 9339 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9340 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9341 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9342 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9343 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9344 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9345 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9346 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 9347 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 9348 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9349 [(4,2),(5,2)] D [9333] [] [] [] [((4,2),(5,2))] [9352,9349,9350,9351] CONDITIONAL_S
Y_MEAS 9350 [(5,2)] HALF_D_PLUS_2 [9333] [] [] [] [] [9352,9349,9350,9351] CONDITIONAL_S
IDLE 9351 [(4,2)] HALF_D_PLUS_2 [9333] [] [] [] [] [9352,9349,9350,9351] CONDITIONAL_S
DISCARD 9352 [(5,2)] 0 [9333] [] [] [] [] [9352,9349,9350,9351] CONDITIONAL_S
MERGE 9353 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 9354 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9355 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9356 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9357 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9358 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [9360,9361,9358,9359] CONDITIONAL_S
Y_MEAS 9359 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [9360,9361,9358,9359] CONDITIONAL_S
IDLE 9360 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [9360,9361,9358,9359] CONDITIONAL_S
DISCARD 9361 [(5,8)] 0 [] [] [] [] [] [9360,9361,9358,9359] CONDITIONAL_S
MERGE 9362 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [9362,9363,9364,9365] CONDITIONAL_S
Y_MEAS 9363 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [9362,9363,9364,9365] CONDITIONAL_S
IDLE 9364 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [9362,9363,9364,9365] CONDITIONAL_S
DISCARD 9365 [(3,2)] 0 [] [] [] [] [] [9362,9363,9364,9365] CONDITIONAL_S
MERGE 9366 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9367 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9368 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9369 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9370 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9371 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 9372 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9373 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 9374 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 9375 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9376 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9377 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9378 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9380 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9381 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9382 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9383 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9384 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9385 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 9386 [(0,2)] D [] [] [] [] [] [] none
MERGE 9387 [(0,2),(1,2),(2,2)] D [] [9396,9397,9398,9399] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9388 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9389 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9390 [(0,4)] D [] [] [] [] [] [] none
MERGE 9391 [(2,4),(0,4),(1,4)] D [] [9400,9401,9402,9403] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9392 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9393 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9394 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9395 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9396 [(3,2),(2,2)] D [9387] [] [] [] [((2,2),(3,2))] [9396,9397,9398,9399] CONDITIONAL_S
Y_MEAS 9397 [(3,2)] HALF_D_PLUS_2 [9387] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
IDLE 9398 [(2,2)] HALF_D_PLUS_2 [9387] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
DISCARD 9399 [(3,2)] 0 [9387] [] [] [] [] [9396,9397,9398,9399] CONDITIONAL_S
MERGE 9400 [(2,4),(3,4)] D [9391] [] [] [] [((2,4),(3,4))] [9400,9401,9402,9403] CONDITIONAL_S
Y_MEAS 9401 [(3,4)] HALF_D_PLUS_2 [9391] [] [] [] [] [9400,9401,9402,9403] CONDITIONAL_S
IDLE 9402 [(2,4)] HALF_D_PLUS_2 [9391] [] [] [] [] [9400,9401,9402,9403] CONDITIONAL_S
DISCARD 9403 [(3,4)] 0 [9391] [] [] [] [] [9400,9401,9402,9403] CONDITIONAL_S
INJECT_T 9404 [(4,0)] D [] [] [] [] [] [] none
MERGE 9405 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [9419,9420,9421,9422] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 9406 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 9407 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 9408 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9409 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9410 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9411 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 9412 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9413 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9414 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9415 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9416 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9417 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9418 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9419 [(4,4),(5,4)] D [9405] [] [] [] [((4,4),(5,4))] [9419,9420,9421,9422] CONDITIONAL_S
Y_MEAS 9420 [(5,4)] HALF_D_PLUS_2 [9405] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
IDLE 9421 [(4,4)] HALF_D_PLUS_2 [9405] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
DISCARD 9422 [(5,4)] 0 [9405] [] [] [] [] [9419,9420,9421,9422] CONDITIONAL_S
MERGE 9423 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9424 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9425 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9426 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9427 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9428 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [9428,9429,9430,9431] CONDITIONAL_S
Y_MEAS 9429 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [9428,9429,9430,9431] CONDITIONAL_S
IDLE 9430 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [9428,9429,9430,9431] CONDITIONAL_S
DISCARD 9431 [(3,4)] 0 [] [] [] [] [] [9428,9429,9430,9431] CONDITIONAL_S
MERGE 9432 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9433 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9434 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9435 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9436 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9437 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 9438 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9439 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 9440 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 9441 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9442 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9443 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9444 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9445 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9446 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9447 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9448 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9449 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9450 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9451 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 9452 [(0,4)] D [] [] [] [] [] [] none
MERGE 9453 [(2,4),(0,4),(1,4)] D [] [9472,9473,9474,9475] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9455 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9456 [(0,6)] D [] [] [] [] [] [] none
MERGE 9457 [(1,6),(2,6),(0,6)] D [] [9476,9477,9478,9479] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9458 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9459 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9460 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9461 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9462 [(0,8)] D [] [] [] [] [] [] none
MERGE 9463 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [9488,9489,9490,9487] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 9464 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9465 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9466 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 9467 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9468 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9469 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9470 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9471 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9472 [(2,4),(3,4)] D [9453] [] [] [] [((2,4),(3,4))] [9472,9473,9474,9475] CONDITIONAL_S
Y_MEAS 9473 [(3,4)] HALF_D_PLUS_2 [9453] [] [] [] [] [9472,9473,9474,9475] CONDITIONAL_S
IDLE 9474 [(2,4)] HALF_D_PLUS_2 [9453] [] [] [] [] [9472,9473,9474,9475] CONDITIONAL_S
DISCARD 9475 [(3,4)] 0 [9453] [] [] [] [] [9472,9473,9474,9475] CONDITIONAL_S
MERGE 9476 [(2,6),(3,6)] D [9457] [] [] [] [((2,6),(3,6))] [9476,9477,9478,9479] CONDITIONAL_S
Y_MEAS 9477 [(3,6)] HALF_D_PLUS_2 [9457] [] [] [] [] [9476,9477,9478,9479] CONDITIONAL_S
IDLE 9478 [(2,6)] HALF_D_PLUS_2 [9457] [] [] [] [] [9476,9477,9478,9479] CONDITIONAL_S
DISCARD 9479 [(3,6)] 0 [9457] [] [] [] [] [9476,9477,9478,9479] CONDITIONAL_S
MERGE 9480 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9481 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9482 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9483 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9484 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9485 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9486 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9487 [(4,6),(5,6)] D [9463] [] [] [] [((4,6),(5,6))] [9488,9489,9490,9487] CONDITIONAL_S
Y_MEAS 9488 [(5,6)] HALF_D_PLUS_2 [9463] [] [] [] [] [9488,9489,9490,9487] CONDITIONAL_S
IDLE 9489 [(4,6)] HALF_D_PLUS_2 [9463] [] [] [] [] [9488,9489,9490,9487] CONDITIONAL_S
DISCARD 9490 [(5,6)] 0 [9463] [] [] [] [] [9488,9489,9490,9487] CONDITIONAL_S
MERGE 9491 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9492 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9493 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9494 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9495 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9496 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9496,9497,9498,9499] CONDITIONAL_S
Y_MEAS 9497 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9496,9497,9498,9499] CONDITIONAL_S
IDLE 9498 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9496,9497,9498,9499] CONDITIONAL_S
DISCARD 9499 [(3,6)] 0 [] [] [] [] [] [9496,9497,9498,9499] CONDITIONAL_S
MERGE 9500 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9501 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9502 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9503 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9504 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9505 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 9506 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9507 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9508 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 9509 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9510 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9512 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9513 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9514 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9515 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9516 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9517 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9518 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9519 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9520 [(0,6)] D [] [] [] [] [] [] none
MERGE 9521 [(1,6),(2,6),(0,6)] D [] [9530,9531,9532,9533] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9522 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9523 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9524 [(0,8)] D [] [] [] [] [] [] none
MERGE 9525 [(0,8),(1,8),(2,8)] D [] [9536,9537,9534,9535] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9526 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9527 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9528 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9529 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9530 [(2,6),(3,6)] D [9521] [] [] [] [((2,6),(3,6))] [9530,9531,9532,9533] CONDITIONAL_S
Y_MEAS 9531 [(3,6)] HALF_D_PLUS_2 [9521] [] [] [] [] [9530,9531,9532,9533] CONDITIONAL_S
IDLE 9532 [(2,6)] HALF_D_PLUS_2 [9521] [] [] [] [] [9530,9531,9532,9533] CONDITIONAL_S
DISCARD 9533 [(3,6)] 0 [9521] [] [] [] [] [9530,9531,9532,9533] CONDITIONAL_S
MERGE 9534 [(3,8),(2,8)] D [9525] [] [] [] [((2,8),(3,8))] [9536,9537,9534,9535] CONDITIONAL_S
Y_MEAS 9535 [(3,8)] HALF_D_PLUS_2 [9525] [] [] [] [] [9536,9537,9534,9535] CONDITIONAL_S
IDLE 9536 [(2,8)] HALF_D_PLUS_2 [9525] [] [] [] [] [9536,9537,9534,9535] CONDITIONAL_S
DISCARD 9537 [(3,8)] 0 [9525] [] [] [] [] [9536,9537,9534,9535] CONDITIONAL_S
INJECT_T 9538 [(4,12)] D [] [] [] [] [] [] none
MERGE 9539 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9553,9554,9555,9556] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9540 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9541 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9542 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9543 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9544 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9545 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9546 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9547 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9548 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9549 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9550 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9551 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9552 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9553 [(4,8),(5,8)] D [9539] [] [] [] [((4,8),(5,8))] [9553,9554,9555,9556] CONDITIONAL_S
Y_MEAS 9554 [(5,8)] HALF_D_PLUS_2 [9539] [] [] [] [] [9553,9554,9555,9556] CONDITIONAL_S
IDLE 9555 [(4,8)] HALF_D_PLUS_2 [9539] [] [] [] [] [9553,9554,9555,9556] CONDITIONAL_S
DISCARD 9556 [(5,8)] 0 [9539] [] [] [] [] [9553,9554,9555,9556] CONDITIONAL_S
MERGE 9557 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9558 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9559 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9560 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9561 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9562 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9562,9563,9564,9565] CONDITIONAL_S
Y_MEAS 9563 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
IDLE 9564 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
DISCARD 9565 [(3,8)] 0 [] [] [] [] [] [9562,9563,9564,9565] CONDITIONAL_S
MERGE 9566 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9567 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9568 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9569 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9570 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9571 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9572 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9573 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9574 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9575 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9576 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9577 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9578 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9579 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9580 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9581 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9582 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9583 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9584 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9585 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9586 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9587 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 9588 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9589 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9590 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9591 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9592 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9593 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9594 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9595 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9596 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 9597 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 9598 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 9599 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9600 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9601 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9602 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9603 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9604 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9605 [(0,8)] D [] [] [] [] [] [] none
MERGE 9606 [(0,8),(1,8),(2,8)] D [] [9626,9627,9628,9629] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9607 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9608 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9609 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9610 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9611 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 9612 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9613 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9614 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9615 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9616 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9617 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9619 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9620 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 9621 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 9622 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9623 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9624 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 9625 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 9626 [(3,8),(2,8)] D [9606] [] [] [] [((2,8),(3,8))] [9626,9627,9628,9629] CONDITIONAL_S
Y_MEAS 9627 [(3,8)] HALF_D_PLUS_2 [9606] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
IDLE 9628 [(2,8)] HALF_D_PLUS_2 [9606] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
DISCARD 9629 [(3,8)] 0 [9606] [] [] [] [] [9626,9627,9628,9629] CONDITIONAL_S
MERGE 9630 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9631 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9632 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9633 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9634 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9635 [(3,7),(3,8),(2,7),(4,8)] D [] [] [] [] [((2,7),(3,7)),((3,8),(4,8)),((3,7),(3,8))] [] none
DISCARD 9636 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9637 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9638 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9639 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9640 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9641 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9642 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9643 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9644 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9645 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9646 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9647 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9648 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9649 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9650 [(0,6)] D [] [] [] [] [] [] none
MERGE 9651 [(1,6),(2,6),(0,6)] D [] [9660,9661,9662,9663] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9652 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9653 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9654 [(0,8)] D [] [] [] [] [] [] none
MERGE 9655 [(0,8),(1,8),(2,8)] D [] [9664,9665,9666,9667] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9656 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9657 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9658 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9659 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9660 [(2,6),(3,6)] D [9651] [] [] [] [((2,6),(3,6))] [9660,9661,9662,9663] CONDITIONAL_S
Y_MEAS 9661 [(3,6)] HALF_D_PLUS_2 [9651] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
IDLE 9662 [(2,6)] HALF_D_PLUS_2 [9651] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
DISCARD 9663 [(3,6)] 0 [9651] [] [] [] [] [9660,9661,9662,9663] CONDITIONAL_S
MERGE 9664 [(3,8),(2,8)] D [9655] [] [] [] [((2,8),(3,8))] [9664,9665,9666,9667] CONDITIONAL_S
Y_MEAS 9665 [(3,8)] HALF_D_PLUS_2 [9655] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
IDLE 9666 [(2,8)] HALF_D_PLUS_2 [9655] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
DISCARD 9667 [(3,8)] 0 [9655] [] [] [] [] [9664,9665,9666,9667] CONDITIONAL_S
INJECT_T 9668 [(4,12)] D [] [] [] [] [] [] none
MERGE 9669 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9683,9684,9685,9686] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9670 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9671 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9672 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9673 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9674 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9675 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9676 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9677 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9678 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9679 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9680 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9681 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9682 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9683 [(4,8),(5,8)] D [9669] [] [] [] [((4,8),(5,8))] [9683,9684,9685,9686] CONDITIONAL_S
Y_MEAS 9684 [(5,8)] HALF_D_PLUS_2 [9669] [] [] [] [] [9683,9684,9685,9686] CONDITIONAL_S
IDLE 9685 [(4,8)] HALF_D_PLUS_2 [9669] [] [] [] [] [9683,9684,9685,9686] CONDITIONAL_S
DISCARD 9686 [(5,8)] 0 [9669] [] [] [] [] [9683,9684,9685,9686] CONDITIONAL_S
MERGE 9687 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9688 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9689 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9690 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9691 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9692 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9692,9693,9694,9695] CONDITIONAL_S
Y_MEAS 9693 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
IDLE 9694 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
DISCARD 9695 [(3,8)] 0 [] [] [] [] [] [9692,9693,9694,9695] CONDITIONAL_S
MERGE 9696 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9697 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9698 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9699 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9700 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9701 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9702 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9703 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9704 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9705 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 9706 [(0,8)] D [] [] [] [] [] [] none
MERGE 9707 [(0,8),(1,8),(2,8)] D [] [9712,9713,9710,9711] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9708 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9709 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9710 [(3,8),(2,8)] D [9707] [] [] [] [((2,8),(3,8))] [9712,9713,9710,9711] CONDITIONAL_S
Y_MEAS 9711 [(3,8)] HALF_D_PLUS_2 [9707] [] [] [] [] [9712,9713,9710,9711] CONDITIONAL_S
IDLE 9712 [(2,8)] HALF_D_PLUS_2 [9707] [] [] [] [] [9712,9713,9710,9711] CONDITIONAL_S
DISCARD 9713 [(3,8)] 0 [9707] [] [] [] [] [9712,9713,9710,9711] CONDITIONAL_S
INJECT_T 9714 [(0,6)] D [] [] [] [] [] [] none
MERGE 9715 [(1,6),(2,6),(0,6)] D [] [9720,9721,9718,9719] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9716 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9717 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9718 [(2,6),(3,6)] D [9715] [] [] [] [((2,6),(3,6))] [9720,9721,9718,9719] CONDITIONAL_S
Y_MEAS 9719 [(3,6)] HALF_D_PLUS_2 [9715] [] [] [] [] [9720,9721,9718,9719] CONDITIONAL_S
IDLE 9720 [(2,6)] HALF_D_PLUS_2 [9715] [] [] [] [] [9720,9721,9718,9719] CONDITIONAL_S
DISCARD 9721 [(3,6)] 0 [9715] [] [] [] [] [9720,9721,9718,9719] CONDITIONAL_S
MERGE 9722 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9723 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9724 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9725 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9726 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9727 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 9728 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9729 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 9730 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 9731 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9732 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9733 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9735 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9736 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9737 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9738 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9739 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9740 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9741 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 9742 [(0,4)] D [] [] [] [] [] [] none
MERGE 9743 [(2,4),(0,4),(1,4)] D [] [9762,9763,9764,9765] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9744 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9745 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 9746 [(0,6)] D [] [] [] [] [] [] none
MERGE 9747 [(1,6),(2,6),(0,6)] D [] [9768,9769,9766,9767] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9748 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9749 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 9750 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9751 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 9752 [(0,8)] D [] [] [] [] [] [] none
MERGE 9753 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [9777,9778,9779,9780] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 9754 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9755 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9756 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 9757 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9758 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9759 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9760 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9761 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9762 [(2,4),(3,4)] D [9743] [] [] [] [((2,4),(3,4))] [9762,9763,9764,9765] CONDITIONAL_S
Y_MEAS 9763 [(3,4)] HALF_D_PLUS_2 [9743] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
IDLE 9764 [(2,4)] HALF_D_PLUS_2 [9743] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
DISCARD 9765 [(3,4)] 0 [9743] [] [] [] [] [9762,9763,9764,9765] CONDITIONAL_S
MERGE 9766 [(2,6),(3,6)] D [9747] [] [] [] [((2,6),(3,6))] [9768,9769,9766,9767] CONDITIONAL_S
Y_MEAS 9767 [(3,6)] HALF_D_PLUS_2 [9747] [] [] [] [] [9768,9769,9766,9767] CONDITIONAL_S
IDLE 9768 [(2,6)] HALF_D_PLUS_2 [9747] [] [] [] [] [9768,9769,9766,9767] CONDITIONAL_S
DISCARD 9769 [(3,6)] 0 [9747] [] [] [] [] [9768,9769,9766,9767] CONDITIONAL_S
MERGE 9770 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 9771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9772 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9773 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9774 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 9775 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9776 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9777 [(4,6),(5,6)] D [9753] [] [] [] [((4,6),(5,6))] [9777,9778,9779,9780] CONDITIONAL_S
Y_MEAS 9778 [(5,6)] HALF_D_PLUS_2 [9753] [] [] [] [] [9777,9778,9779,9780] CONDITIONAL_S
IDLE 9779 [(4,6)] HALF_D_PLUS_2 [9753] [] [] [] [] [9777,9778,9779,9780] CONDITIONAL_S
DISCARD 9780 [(5,6)] 0 [9753] [] [] [] [] [9777,9778,9779,9780] CONDITIONAL_S
MERGE 9781 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 9782 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9783 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9784 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9785 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9786 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [9786,9787,9788,9789] CONDITIONAL_S
Y_MEAS 9787 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
IDLE 9788 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
DISCARD 9789 [(3,6)] 0 [] [] [] [] [] [9786,9787,9788,9789] CONDITIONAL_S
MERGE 9790 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9791 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9792 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9793 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9794 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9795 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 9796 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9797 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 9798 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 9799 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 9800 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9801 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9802 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9803 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9804 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9805 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9806 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9807 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9808 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9809 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 9810 [(0,6)] D [] [] [] [] [] [] none
MERGE 9811 [(1,6),(2,6),(0,6)] D [] [9820,9821,9822,9823] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 9812 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9813 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 9814 [(0,8)] D [] [] [] [] [] [] none
MERGE 9815 [(0,8),(1,8),(2,8)] D [] [9824,9825,9826,9827] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9816 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9817 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9818 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9819 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9820 [(2,6),(3,6)] D [9811] [] [] [] [((2,6),(3,6))] [9820,9821,9822,9823] CONDITIONAL_S
Y_MEAS 9821 [(3,6)] HALF_D_PLUS_2 [9811] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
IDLE 9822 [(2,6)] HALF_D_PLUS_2 [9811] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
DISCARD 9823 [(3,6)] 0 [9811] [] [] [] [] [9820,9821,9822,9823] CONDITIONAL_S
MERGE 9824 [(3,8),(2,8)] D [9815] [] [] [] [((2,8),(3,8))] [9824,9825,9826,9827] CONDITIONAL_S
Y_MEAS 9825 [(3,8)] HALF_D_PLUS_2 [9815] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
IDLE 9826 [(2,8)] HALF_D_PLUS_2 [9815] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
DISCARD 9827 [(3,8)] 0 [9815] [] [] [] [] [9824,9825,9826,9827] CONDITIONAL_S
INJECT_T 9828 [(4,12)] D [] [] [] [] [] [] none
MERGE 9829 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [9843,9844,9845,9846] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 9830 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 9831 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 9832 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 9833 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 9834 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 9835 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 9836 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 9837 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 9838 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9839 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 9840 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 9841 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9842 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9843 [(4,8),(5,8)] D [9829] [] [] [] [((4,8),(5,8))] [9843,9844,9845,9846] CONDITIONAL_S
Y_MEAS 9844 [(5,8)] HALF_D_PLUS_2 [9829] [] [] [] [] [9843,9844,9845,9846] CONDITIONAL_S
IDLE 9845 [(4,8)] HALF_D_PLUS_2 [9829] [] [] [] [] [9843,9844,9845,9846] CONDITIONAL_S
DISCARD 9846 [(5,8)] 0 [9829] [] [] [] [] [9843,9844,9845,9846] CONDITIONAL_S
MERGE 9847 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 9848 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9849 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9850 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9851 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9852 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9852,9853,9854,9855] CONDITIONAL_S
Y_MEAS 9853 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9852,9853,9854,9855] CONDITIONAL_S
IDLE 9854 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9852,9853,9854,9855] CONDITIONAL_S
DISCARD 9855 [(3,8)] 0 [] [] [] [] [] [9852,9853,9854,9855] CONDITIONAL_S
MERGE 9856 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9856,9857,9858,9859] CONDITIONAL_S
Y_MEAS 9857 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9856,9857,9858,9859] CONDITIONAL_S
IDLE 9858 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9856,9857,9858,9859] CONDITIONAL_S
DISCARD 9859 [(3,8)] 0 [] [] [] [] [] [9856,9857,9858,9859] CONDITIONAL_S
MERGE 9860 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 9861 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9862 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9863 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9864 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 9865 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 9866 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 9867 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [9867,9868,9869,9870] CONDITIONAL_S
Y_MEAS 9868 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [9867,9868,9869,9870] CONDITIONAL_S
IDLE 9869 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [9867,9868,9869,9870] CONDITIONAL_S
DISCARD 9870 [(5,10)] 0 [] [] [] [] [] [9867,9868,9869,9870] CONDITIONAL_S
MERGE 9871 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9872 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9873 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9874 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 9875 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9876 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9877 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 9878 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 9879 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 9880 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9881 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 9882 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 9883 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9884 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 9885 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9886 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9887 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 9888 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 9889 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 9890 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9891 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 9892 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 9893 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 9894 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [9896,9897,9894,9895] CONDITIONAL_S
Y_MEAS 9895 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [9896,9897,9894,9895] CONDITIONAL_S
IDLE 9896 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [9896,9897,9894,9895] CONDITIONAL_S
DISCARD 9897 [(3,8)] 0 [] [] [] [] [] [9896,9897,9894,9895] CONDITIONAL_S
MERGE 9898 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 9899 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 9900 [(3,8),(2,8),(3,4),(4,3),(6,1),(3,7),(5,1),(3,3),(3,6),(5,3),(3,5),(5,2)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((5,2),(5,1)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,4),(3,3)),((2,8),(3,8)),((5,3),(5,2)),((3,3),(4,3)),((3,8),(3,7))] [] none
DISCARD 9901 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9902 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9903 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 9904 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9905 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9906 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 9907 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 9908 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9909 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9910 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 9911 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 9912 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 9913 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 9914 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 9915 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [9915,9916,9917,9918] CONDITIONAL_S
Y_MEAS 9916 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [9915,9916,9917,9918] CONDITIONAL_S
IDLE 9917 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [9915,9916,9917,9918] CONDITIONAL_S
DISCARD 9918 [(7,2)] 0 [] [] [] [] [] [9915,9916,9917,9918] CONDITIONAL_S
MERGE 9919 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 9920 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 9921 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 9922 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 9923 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 9924 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 9925 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 9926 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 9927 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 9928 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9929 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 9930 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 9931 [(6,1)] 0 [] [] [] [] [] [] none
INJECT_T 9932 [(0,4)] D [] [] [] [] [] [] none
MERGE 9933 [(2,4),(0,4),(1,4)] D [] [9936,9937,9938,9939] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9934 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9936 [(2,4),(3,4)] D [9933] [] [] [] [((2,4),(3,4))] [9936,9937,9938,9939] CONDITIONAL_S
Y_MEAS 9937 [(3,4)] HALF_D_PLUS_2 [9933] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
IDLE 9938 [(2,4)] HALF_D_PLUS_2 [9933] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
DISCARD 9939 [(3,4)] 0 [9933] [] [] [] [] [9936,9937,9938,9939] CONDITIONAL_S
MERGE 9940 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 9941 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9942 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 9943 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 9944 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 9945 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 9946 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 9947 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 9948 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 9949 [(2,5)] 0 [] [] [] [] [] [] none
INJECT_T 9950 [(0,8)] D [] [] [] [] [] [] none
MERGE 9951 [(0,8),(1,8),(2,8)] D [] [9964,9965,9966,9967] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 9952 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 9953 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 9954 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 9955 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 9956 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9957 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 9958 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 9959 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 9960 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 9961 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 9962 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 9963 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 9964 [(3,8),(2,8)] D [9951] [] [] [] [((2,8),(3,8))] [9964,9965,9966,9967] CONDITIONAL_S
Y_MEAS 9965 [(3,8)] HALF_D_PLUS_2 [9951] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
IDLE 9966 [(2,8)] HALF_D_PLUS_2 [9951] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
DISCARD 9967 [(3,8)] 0 [9951] [] [] [] [] [9964,9965,9966,9967] CONDITIONAL_S
INJECT_T 9968 [(0,2)] D [] [] [] [] [] [] none
MERGE 9969 [(0,2),(1,2),(2,2)] D [] [9984,9981,9982,9983] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 9970 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 9971 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 9972 [(0,4)] D [] [] [] [] [] [] none
MERGE 9973 [(2,4),(0,4),(1,4)] D [] [9985,9986,9987,9988] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 9974 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 9975 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 9976 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 9977 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 9978 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 9979 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 9980 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 9981 [(3,2),(2,2)] D [9969] [] [] [] [((2,2),(3,2))] [9984,9981,9982,9983] CONDITIONAL_S
Y_MEAS 9982 [(3,2)] HALF_D_PLUS_2 [9969] [] [] [] [] [9984,9981,9982,9983] CONDITIONAL_S
IDLE 9983 [(2,2)] HALF_D_PLUS_2 [9969] [] [] [] [] [9984,9981,9982,9983] CONDITIONAL_S
DISCARD 9984 [(3,2)] 0 [9969] [] [] [] [] [9984,9981,9982,9983] CONDITIONAL_S
MERGE 9985 [(2,4),(3,4)] D [9973] [] [] [] [((2,4),(3,4))] [9985,9986,9987,9988] CONDITIONAL_S
Y_MEAS 9986 [(3,4)] HALF_D_PLUS_2 [9973] [] [] [] [] [9985,9986,9987,9988] CONDITIONAL_S
IDLE 9987 [(2,4)] HALF_D_PLUS_2 [9973] [] [] [] [] [9985,9986,9987,9988] CONDITIONAL_S
DISCARD 9988 [(3,4)] 0 [9973] [] [] [] [] [9985,9986,9987,9988] CONDITIONAL_S
MERGE 9989 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 9990 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 9991 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 9992 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 9993 [(3,8)] 0 [] [] [] [] [] [] none
INJECT_T 9994 [(4,0)] D [] [] [] [] [] [] none
MERGE 9995 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [10016,10017,10018,10019] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 9996 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 9997 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 9998 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 9999 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10000 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10001 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10002 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10003 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10004 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10005 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10006 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10007 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10008 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10009 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10010 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10011 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10012 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10013 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10014 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10015 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10016 [(4,4),(5,4)] D [9995] [] [] [] [((4,4),(5,4))] [10016,10017,10018,10019] CONDITIONAL_S
Y_MEAS 10017 [(5,4)] HALF_D_PLUS_2 [9995] [] [] [] [] [10016,10017,10018,10019] CONDITIONAL_S
IDLE 10018 [(4,4)] HALF_D_PLUS_2 [9995] [] [] [] [] [10016,10017,10018,10019] CONDITIONAL_S
DISCARD 10019 [(5,4)] 0 [9995] [] [] [] [] [10016,10017,10018,10019] CONDITIONAL_S
MERGE 10020 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10021 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10022 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10023 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10024 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10025 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10026 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10027 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10028 [(0,6)] D [] [] [] [] [] [] none
MERGE 10029 [(1,6),(2,6),(0,6)] D [] [10040,10041,10042,10043] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10030 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10031 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10032 [(0,8)] D [] [] [] [] [] [] none
MERGE 10033 [(0,8),(1,8),(2,8)] D [] [10044,10045,10046,10047] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10034 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10035 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10036 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10037 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10038 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10039 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10040 [(2,6),(3,6)] D [10029] [] [] [] [((2,6),(3,6))] [10040,10041,10042,10043] CONDITIONAL_S
Y_MEAS 10041 [(3,6)] HALF_D_PLUS_2 [10029] [] [] [] [] [10040,10041,10042,10043] CONDITIONAL_S
IDLE 10042 [(2,6)] HALF_D_PLUS_2 [10029] [] [] [] [] [10040,10041,10042,10043] CONDITIONAL_S
DISCARD 10043 [(3,6)] 0 [10029] [] [] [] [] [10040,10041,10042,10043] CONDITIONAL_S
MERGE 10044 [(3,8),(2,8)] D [10033] [] [] [] [((2,8),(3,8))] [10044,10045,10046,10047] CONDITIONAL_S
Y_MEAS 10045 [(3,8)] HALF_D_PLUS_2 [10033] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
IDLE 10046 [(2,8)] HALF_D_PLUS_2 [10033] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
DISCARD 10047 [(3,8)] 0 [10033] [] [] [] [] [10044,10045,10046,10047] CONDITIONAL_S
INJECT_T 10048 [(4,12)] D [] [] [] [] [] [] none
MERGE 10049 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10064,10061,10062,10063] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10050 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10051 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10052 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10053 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10054 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10055 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10056 [(1,7),(1,8),(2,7),(2,8)] D [] [] [] [] [((2,7),(1,7)),((1,7),(1,8)),((1,8),(2,8))] [] none
DISCARD 10057 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10058 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10059 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10060 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10061 [(4,8),(5,8)] D [10049] [] [] [] [((4,8),(5,8))] [10064,10061,10062,10063] CONDITIONAL_S
Y_MEAS 10062 [(5,8)] HALF_D_PLUS_2 [10049] [] [] [] [] [10064,10061,10062,10063] CONDITIONAL_S
IDLE 10063 [(4,8)] HALF_D_PLUS_2 [10049] [] [] [] [] [10064,10061,10062,10063] CONDITIONAL_S
DISCARD 10064 [(5,8)] 0 [10049] [] [] [] [] [10064,10061,10062,10063] CONDITIONAL_S
MERGE 10065 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [10065,10066,10067,10068] CONDITIONAL_S
Y_MEAS 10066 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [10065,10066,10067,10068] CONDITIONAL_S
IDLE 10067 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [10065,10066,10067,10068] CONDITIONAL_S
DISCARD 10068 [(3,4)] 0 [] [] [] [] [] [10065,10066,10067,10068] CONDITIONAL_S
MERGE 10069 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10070 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10071 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10072 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10073 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10074 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10074,10075,10076,10077] CONDITIONAL_S
Y_MEAS 10075 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10074,10075,10076,10077] CONDITIONAL_S
IDLE 10076 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10074,10075,10076,10077] CONDITIONAL_S
DISCARD 10077 [(3,8)] 0 [] [] [] [] [] [10074,10075,10076,10077] CONDITIONAL_S
MERGE 10078 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10080,10081,10078,10079] CONDITIONAL_S
Y_MEAS 10079 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10081,10078,10079] CONDITIONAL_S
IDLE 10080 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10080,10081,10078,10079] CONDITIONAL_S
DISCARD 10081 [(3,8)] 0 [] [] [] [] [] [10080,10081,10078,10079] CONDITIONAL_S
MERGE 10082 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10083 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10084 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10085 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10086 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10087 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10088 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10089 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10090 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10091 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10092 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10093 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [10096,10093,10094,10095] CONDITIONAL_S
Y_MEAS 10094 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [10096,10093,10094,10095] CONDITIONAL_S
IDLE 10095 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [10096,10093,10094,10095] CONDITIONAL_S
DISCARD 10096 [(7,4)] 0 [] [] [] [] [] [10096,10093,10094,10095] CONDITIONAL_S
MERGE 10097 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10098 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10099 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10100 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10101 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10102 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10103 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10104 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10105 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10106 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10107 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10108 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10109 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10110 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10111 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10112 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10113 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10114 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10115 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10116 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10116,10117,10118,10119] CONDITIONAL_S
Y_MEAS 10117 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10116,10117,10118,10119] CONDITIONAL_S
IDLE 10118 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10116,10117,10118,10119] CONDITIONAL_S
DISCARD 10119 [(3,8)] 0 [] [] [] [] [] [10116,10117,10118,10119] CONDITIONAL_S
MERGE 10120 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10121 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10122 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10123 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10124 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10125 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10126 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10127 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10128 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 10129 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 10130 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 10131 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [10131,10132,10133,10134] CONDITIONAL_S
Y_MEAS 10132 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [10131,10132,10133,10134] CONDITIONAL_S
IDLE 10133 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [10131,10132,10133,10134] CONDITIONAL_S
DISCARD 10134 [(7,6)] 0 [] [] [] [] [] [10131,10132,10133,10134] CONDITIONAL_S
MERGE 10135 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 10136 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10137 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10138 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10139 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10140 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10141 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 10142 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 10143 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 10144 [(0,6)] D [] [] [] [] [] [] none
MERGE 10145 [(1,6),(2,6),(0,6)] D [] [10148,10149,10150,10151] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10146 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10147 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10148 [(2,6),(3,6)] D [10145] [] [] [] [((2,6),(3,6))] [10148,10149,10150,10151] CONDITIONAL_S
Y_MEAS 10149 [(3,6)] HALF_D_PLUS_2 [10145] [] [] [] [] [10148,10149,10150,10151] CONDITIONAL_S
IDLE 10150 [(2,6)] HALF_D_PLUS_2 [10145] [] [] [] [] [10148,10149,10150,10151] CONDITIONAL_S
DISCARD 10151 [(3,6)] 0 [10145] [] [] [] [] [10148,10149,10150,10151] CONDITIONAL_S
MERGE 10152 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10153 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10154 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10155 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10156 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10157 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 10158 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10159 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 10160 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10161 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10162 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10164 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10165 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10166 [(1,6)] 0 [] [] [] [] [] [] none
INJECT_T 10167 [(0,8)] D [] [] [] [] [] [] none
MERGE 10168 [(0,8),(1,8),(2,8)] D [] [10184,10185,10186,10187] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10169 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10170 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10171 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10172 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10173 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10174 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10175 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 10176 [(0,4)] D [] [] [] [] [] [] none
MERGE 10177 [(2,4),(0,4),(1,4)] D [] [10192,10193,10190,10191] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10178 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10179 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10180 [(0,6)] D [] [] [] [] [] [] none
MERGE 10181 [(1,6),(2,6),(0,6)] D [] [10194,10195,10196,10197] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10182 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10183 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10184 [(3,8),(2,8)] D [10168] [] [] [] [((2,8),(3,8))] [10184,10185,10186,10187] CONDITIONAL_S
Y_MEAS 10185 [(3,8)] HALF_D_PLUS_2 [10168] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
IDLE 10186 [(2,8)] HALF_D_PLUS_2 [10168] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
DISCARD 10187 [(3,8)] 0 [10168] [] [] [] [] [10184,10185,10186,10187] CONDITIONAL_S
MERGE 10188 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10189 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10190 [(2,4),(3,4)] D [10177] [] [] [] [((2,4),(3,4))] [10192,10193,10190,10191] CONDITIONAL_S
Y_MEAS 10191 [(3,4)] HALF_D_PLUS_2 [10177] [] [] [] [] [10192,10193,10190,10191] CONDITIONAL_S
IDLE 10192 [(2,4)] HALF_D_PLUS_2 [10177] [] [] [] [] [10192,10193,10190,10191] CONDITIONAL_S
DISCARD 10193 [(3,4)] 0 [10177] [] [] [] [] [10192,10193,10190,10191] CONDITIONAL_S
MERGE 10194 [(2,6),(3,6)] D [10181] [] [] [] [((2,6),(3,6))] [10194,10195,10196,10197] CONDITIONAL_S
Y_MEAS 10195 [(3,6)] HALF_D_PLUS_2 [10181] [] [] [] [] [10194,10195,10196,10197] CONDITIONAL_S
IDLE 10196 [(2,6)] HALF_D_PLUS_2 [10181] [] [] [] [] [10194,10195,10196,10197] CONDITIONAL_S
DISCARD 10197 [(3,6)] 0 [10181] [] [] [] [] [10194,10195,10196,10197] CONDITIONAL_S
INJECT_T 10198 [(4,0)] D [] [] [] [] [] [] none
MERGE 10199 [(4,0),(5,5),(5,4),(4,6),(5,1),(5,0),(5,6),(5,3),(5,2)] D [] [10216,10217,10218,10215] [] [] [((4,0),(5,0)),((5,4),(5,5)),((5,6),(4,6)),((5,2),(5,3)),((5,5),(5,6)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10200 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10201 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10202 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10203 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10204 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10205 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10206 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10207 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10208 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10209 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10210 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10211 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10212 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 10213 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10214 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10215 [(4,6),(5,6)] D [10199] [] [] [] [((4,6),(5,6))] [10216,10217,10218,10215] CONDITIONAL_S
Y_MEAS 10216 [(5,6)] HALF_D_PLUS_2 [10199] [] [] [] [] [10216,10217,10218,10215] CONDITIONAL_S
IDLE 10217 [(4,6)] HALF_D_PLUS_2 [10199] [] [] [] [] [10216,10217,10218,10215] CONDITIONAL_S
DISCARD 10218 [(5,6)] 0 [10199] [] [] [] [] [10216,10217,10218,10215] CONDITIONAL_S
MERGE 10219 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10220 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10221 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10222 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10223 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10224 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10224,10225,10226,10227] CONDITIONAL_S
Y_MEAS 10225 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
IDLE 10226 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
DISCARD 10227 [(3,6)] 0 [] [] [] [] [] [10224,10225,10226,10227] CONDITIONAL_S
MERGE 10228 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10229 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10230 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10231 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10232 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10233 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10234 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10235 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10236 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10237 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10238 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10239 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10240 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10241 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10242 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10243 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10244 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10245 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10246 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10247 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10248 [(0,6)] D [] [] [] [] [] [] none
MERGE 10249 [(1,6),(2,6),(0,6)] D [] [10258,10259,10260,10261] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10250 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10251 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10252 [(0,8)] D [] [] [] [] [] [] none
MERGE 10253 [(0,8),(1,8),(2,8)] D [] [10264,10265,10262,10263] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10254 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10255 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10256 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10257 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10258 [(2,6),(3,6)] D [10249] [] [] [] [((2,6),(3,6))] [10258,10259,10260,10261] CONDITIONAL_S
Y_MEAS 10259 [(3,6)] HALF_D_PLUS_2 [10249] [] [] [] [] [10258,10259,10260,10261] CONDITIONAL_S
IDLE 10260 [(2,6)] HALF_D_PLUS_2 [10249] [] [] [] [] [10258,10259,10260,10261] CONDITIONAL_S
DISCARD 10261 [(3,6)] 0 [10249] [] [] [] [] [10258,10259,10260,10261] CONDITIONAL_S
MERGE 10262 [(3,8),(2,8)] D [10253] [] [] [] [((2,8),(3,8))] [10264,10265,10262,10263] CONDITIONAL_S
Y_MEAS 10263 [(3,8)] HALF_D_PLUS_2 [10253] [] [] [] [] [10264,10265,10262,10263] CONDITIONAL_S
IDLE 10264 [(2,8)] HALF_D_PLUS_2 [10253] [] [] [] [] [10264,10265,10262,10263] CONDITIONAL_S
DISCARD 10265 [(3,8)] 0 [10253] [] [] [] [] [10264,10265,10262,10263] CONDITIONAL_S
INJECT_T 10266 [(4,12)] D [] [] [] [] [] [] none
MERGE 10267 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10281,10282,10283,10284] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10268 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10269 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10270 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10271 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10272 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10273 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10274 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10275 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10276 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10277 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10278 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10279 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10280 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10281 [(4,8),(5,8)] D [10267] [] [] [] [((4,8),(5,8))] [10281,10282,10283,10284] CONDITIONAL_S
Y_MEAS 10282 [(5,8)] HALF_D_PLUS_2 [10267] [] [] [] [] [10281,10282,10283,10284] CONDITIONAL_S
IDLE 10283 [(4,8)] HALF_D_PLUS_2 [10267] [] [] [] [] [10281,10282,10283,10284] CONDITIONAL_S
DISCARD 10284 [(5,8)] 0 [10267] [] [] [] [] [10281,10282,10283,10284] CONDITIONAL_S
MERGE 10285 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10286 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10287 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10288 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10289 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10290 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10290,10291,10292,10293] CONDITIONAL_S
Y_MEAS 10291 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
IDLE 10292 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
DISCARD 10293 [(3,8)] 0 [] [] [] [] [] [10290,10291,10292,10293] CONDITIONAL_S
MERGE 10294 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10296,10297,10294,10295] CONDITIONAL_S
Y_MEAS 10295 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10296,10297,10294,10295] CONDITIONAL_S
IDLE 10296 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10296,10297,10294,10295] CONDITIONAL_S
DISCARD 10297 [(3,8)] 0 [] [] [] [] [] [10296,10297,10294,10295] CONDITIONAL_S
MERGE 10298 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10299 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10300 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10301 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10302 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 10303 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 10304 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 10305 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [10305,10306,10307,10308] CONDITIONAL_S
Y_MEAS 10306 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [10305,10306,10307,10308] CONDITIONAL_S
IDLE 10307 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [10305,10306,10307,10308] CONDITIONAL_S
DISCARD 10308 [(7,8)] 0 [] [] [] [] [] [10305,10306,10307,10308] CONDITIONAL_S
MERGE 10309 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10310 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10311 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10312 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10313 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10314 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10315 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10316 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 10317 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10319 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10320 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10321 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10322 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10323 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10324 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10325 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 10326 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 10327 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 10328 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10329 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 10330 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 10331 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10332 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10333 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10334 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10335 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10336,10337,10338,10335] CONDITIONAL_S
Y_MEAS 10336 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10336,10337,10338,10335] CONDITIONAL_S
IDLE 10337 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10336,10337,10338,10335] CONDITIONAL_S
DISCARD 10338 [(3,8)] 0 [] [] [] [] [] [10336,10337,10338,10335] CONDITIONAL_S
MERGE 10339 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10340 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10341 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 10342 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10343 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10344 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10345 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10346 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 10347 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10348 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10349 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 10350 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 10351 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10352 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10353 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10354 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10355 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 10356 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 10357 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [10360,10357,10358,10359] CONDITIONAL_S
Y_MEAS 10358 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [10360,10357,10358,10359] CONDITIONAL_S
IDLE 10359 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [10360,10357,10358,10359] CONDITIONAL_S
DISCARD 10360 [(7,10)] 0 [] [] [] [] [] [10360,10357,10358,10359] CONDITIONAL_S
MERGE 10361 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 10362 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10363 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10364 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10365 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10366 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10367 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 10368 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 10369 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 10370 [(0,2)] D [] [] [] [] [] [] none
MERGE 10371 [(0,2),(1,2),(2,2)] D [] [10376,10377,10374,10375] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10372 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10373 [(0,2)] 0 [] [] [] [] [] [] none
MERGE 10374 [(3,2),(2,2)] D [10371] [] [] [] [((2,2),(3,2))] [10376,10377,10374,10375] CONDITIONAL_S
Y_MEAS 10375 [(3,2)] HALF_D_PLUS_2 [10371] [] [] [] [] [10376,10377,10374,10375] CONDITIONAL_S
IDLE 10376 [(2,2)] HALF_D_PLUS_2 [10371] [] [] [] [] [10376,10377,10374,10375] CONDITIONAL_S
DISCARD 10377 [(3,2)] 0 [10371] [] [] [] [] [10376,10377,10374,10375] CONDITIONAL_S
MERGE 10378 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 10379 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10380 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10381 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10383 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10384 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10385 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10386 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10387 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 10388 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 10389 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10390 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10391 [(2,3),(3,2),(3,3),(4,2)] D [] [] [] [] [((3,3),(3,2)),((3,2),(4,2)),((2,3),(3,3))] [] none
DISCARD 10392 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 10393 [(3,2)] 0 [] [] [] [] [] [] none
INJECT_T 10394 [(0,8)] D [] [] [] [] [] [] none
MERGE 10395 [(0,8),(1,8),(2,8)] D [] [10409,10410,10411,10412] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10396 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10397 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10398 [(2,3),(2,2)] D [] [] [] [] [((2,2),(2,3))] [] none
DISCARD 10399 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10400 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 10401 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10402 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10403 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10404 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10405 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10406 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10407 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10408 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 10409 [(3,8),(2,8)] D [10395] [] [] [] [((2,8),(3,8))] [10409,10410,10411,10412] CONDITIONAL_S
Y_MEAS 10410 [(3,8)] HALF_D_PLUS_2 [10395] [] [] [] [] [10409,10410,10411,10412] CONDITIONAL_S
IDLE 10411 [(2,8)] HALF_D_PLUS_2 [10395] [] [] [] [] [10409,10410,10411,10412] CONDITIONAL_S
DISCARD 10412 [(3,8)] 0 [10395] [] [] [] [] [10409,10410,10411,10412] CONDITIONAL_S
MERGE 10413 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 10414 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10415 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 10416 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10417 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10418 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10419 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 10420 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 10421 [(0,2)] D [] [] [] [] [] [] none
MERGE 10422 [(0,2),(1,2),(2,2)] D [] [10436,10437,10438,10439] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10423 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10424 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 10425 [(0,10)] D [] [] [] [] [] [] none
MERGE 10426 [(2,10),(0,10),(1,10)] D [] [10442,10443,10444,10445] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 10427 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 10428 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 10429 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10430 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10431 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10432 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10433 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10434 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 10435 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 10436 [(3,2),(2,2)] D [10422] [] [] [] [((2,2),(3,2))] [10436,10437,10438,10439] CONDITIONAL_S
Y_MEAS 10437 [(3,2)] HALF_D_PLUS_2 [10422] [] [] [] [] [10436,10437,10438,10439] CONDITIONAL_S
IDLE 10438 [(2,2)] HALF_D_PLUS_2 [10422] [] [] [] [] [10436,10437,10438,10439] CONDITIONAL_S
DISCARD 10439 [(3,2)] 0 [10422] [] [] [] [] [10436,10437,10438,10439] CONDITIONAL_S
MERGE 10440 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10441 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10442 [(2,10),(3,10)] D [10426] [] [] [] [((2,10),(3,10))] [10442,10443,10444,10445] CONDITIONAL_S
Y_MEAS 10443 [(3,10)] HALF_D_PLUS_2 [10426] [] [] [] [] [10442,10443,10444,10445] CONDITIONAL_S
IDLE 10444 [(2,10)] HALF_D_PLUS_2 [10426] [] [] [] [] [10442,10443,10444,10445] CONDITIONAL_S
DISCARD 10445 [(3,10)] 0 [10426] [] [] [] [] [10442,10443,10444,10445] CONDITIONAL_S
INJECT_T 10446 [(4,0)] D [] [] [] [] [] [] none
MERGE 10447 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [10473,10474,10475,10476] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 10448 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10449 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10450 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10451 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10452 [(1,2),(1,5),(1,8),(1,4),(2,9),(1,7),(2,2),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(2,9)),((1,3),(1,4)),((1,6),(1,7)),((2,2),(1,2)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(1,9))] [] none
DISCARD 10453 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10454 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10455 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10456 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10457 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10458 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10459 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10460 [(1,9)] 0 [] [] [] [] [] [] none
MERGE 10461 [(3,8),(3,7),(3,6),(2,5),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,6)),((3,8),(2,8)),((2,5),(3,5)),((3,6),(3,7)),((3,7),(3,8))] [] none
DISCARD 10462 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10463 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10464 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10465 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10466 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10467 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10468 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10469 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10470 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10471 [(2,9),(2,10)] D [] [] [] [] [((2,9),(2,10))] [] none
DISCARD 10472 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10473 [(4,2),(5,2)] D [10447] [] [] [] [((4,2),(5,2))] [10473,10474,10475,10476] CONDITIONAL_S
Y_MEAS 10474 [(5,2)] HALF_D_PLUS_2 [10447] [] [] [] [] [10473,10474,10475,10476] CONDITIONAL_S
IDLE 10475 [(4,2)] HALF_D_PLUS_2 [10447] [] [] [] [] [10473,10474,10475,10476] CONDITIONAL_S
DISCARD 10476 [(5,2)] 0 [10447] [] [] [] [] [10473,10474,10475,10476] CONDITIONAL_S
INJECT_T 10477 [(0,6)] D [] [] [] [] [] [] none
MERGE 10478 [(1,6),(2,6),(0,6)] D [] [10490,10491,10492,10493] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10479 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10480 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10481 [(0,8)] D [] [] [] [] [] [] none
MERGE 10482 [(0,8),(1,8),(2,8)] D [] [10496,10497,10494,10495] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10483 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10484 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10485 [(3,1),(3,2),(4,1),(2,2)] D [] [] [] [] [((2,2),(3,2)),((3,1),(4,1)),((3,2),(3,1))] [] none
DISCARD 10486 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 10487 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 10488 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10489 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10490 [(2,6),(3,6)] D [10478] [] [] [] [((2,6),(3,6))] [10490,10491,10492,10493] CONDITIONAL_S
Y_MEAS 10491 [(3,6)] HALF_D_PLUS_2 [10478] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
IDLE 10492 [(2,6)] HALF_D_PLUS_2 [10478] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
DISCARD 10493 [(3,6)] 0 [10478] [] [] [] [] [10490,10491,10492,10493] CONDITIONAL_S
MERGE 10494 [(3,8),(2,8)] D [10482] [] [] [] [((2,8),(3,8))] [10496,10497,10494,10495] CONDITIONAL_S
Y_MEAS 10495 [(3,8)] HALF_D_PLUS_2 [10482] [] [] [] [] [10496,10497,10494,10495] CONDITIONAL_S
IDLE 10496 [(2,8)] HALF_D_PLUS_2 [10482] [] [] [] [] [10496,10497,10494,10495] CONDITIONAL_S
DISCARD 10497 [(3,8)] 0 [10482] [] [] [] [] [10496,10497,10494,10495] CONDITIONAL_S
MERGE 10498 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 10499 [(4,1)] 0 [] [] [] [] [] [] none
INJECT_T 10500 [(4,12)] D [] [] [] [] [] [] none
MERGE 10501 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10515,10516,10517,10518] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10502 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10503 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10504 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10505 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10506 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10507 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10508 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10509 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10510 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10511 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10512 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10513 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10514 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10515 [(4,8),(5,8)] D [10501] [] [] [] [((4,8),(5,8))] [10515,10516,10517,10518] CONDITIONAL_S
Y_MEAS 10516 [(5,8)] HALF_D_PLUS_2 [10501] [] [] [] [] [10515,10516,10517,10518] CONDITIONAL_S
IDLE 10517 [(4,8)] HALF_D_PLUS_2 [10501] [] [] [] [] [10515,10516,10517,10518] CONDITIONAL_S
DISCARD 10518 [(5,8)] 0 [10501] [] [] [] [] [10515,10516,10517,10518] CONDITIONAL_S
MERGE 10519 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10520 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10521 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10522 [(3,2),(2,2)] D [] [] [] [] [((2,2),(3,2))] [10522,10523,10524,10525] CONDITIONAL_S
Y_MEAS 10523 [(3,2)] HALF_D_PLUS_2 [] [] [] [] [] [10522,10523,10524,10525] CONDITIONAL_S
IDLE 10524 [(2,2)] HALF_D_PLUS_2 [] [] [] [] [] [10522,10523,10524,10525] CONDITIONAL_S
DISCARD 10525 [(3,2)] 0 [] [] [] [] [] [10522,10523,10524,10525] CONDITIONAL_S
MERGE 10526 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10527 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10528 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10528,10529,10530,10531] CONDITIONAL_S
Y_MEAS 10529 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10528,10529,10530,10531] CONDITIONAL_S
IDLE 10530 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10528,10529,10530,10531] CONDITIONAL_S
DISCARD 10531 [(3,8)] 0 [] [] [] [] [] [10528,10529,10530,10531] CONDITIONAL_S
MERGE 10532 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10532,10533,10534,10535] CONDITIONAL_S
Y_MEAS 10533 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
IDLE 10534 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
DISCARD 10535 [(3,8)] 0 [] [] [] [] [] [10532,10533,10534,10535] CONDITIONAL_S
MERGE 10536 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10537 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10538 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10539 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10540 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10541 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10542 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10543 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10544 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10545 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10546 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 10547 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 10548 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 10549 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 10550 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 10551 [(8,2),(9,2)] D [] [] [] [] [((8,2),(9,2))] [10552,10553,10554,10551] CONDITIONAL_S
Y_MEAS 10552 [(9,2)] HALF_D_PLUS_2 [] [] [] [] [] [10552,10553,10554,10551] CONDITIONAL_S
IDLE 10553 [(8,2)] HALF_D_PLUS_2 [] [] [] [] [] [10552,10553,10554,10551] CONDITIONAL_S
DISCARD 10554 [(9,2)] 0 [] [] [] [] [] [10552,10553,10554,10551] CONDITIONAL_S
MERGE 10555 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10556 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10557 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10558 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10559 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10560 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10561 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10562 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10563 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10564 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10565 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10566 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10567 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10568 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 10569 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 10570 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 10571 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10572 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10573 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10574 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10575 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10576 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 10577 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 10578 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10578,10579,10580,10581] CONDITIONAL_S
Y_MEAS 10579 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10578,10579,10580,10581] CONDITIONAL_S
IDLE 10580 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10578,10579,10580,10581] CONDITIONAL_S
DISCARD 10581 [(3,8)] 0 [] [] [] [] [] [10578,10579,10580,10581] CONDITIONAL_S
MERGE 10582 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10583 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10584 [(7,4),(3,8),(7,7),(3,7),(5,7),(7,3),(6,7),(8,3),(7,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,3),(8,3)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 10585 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10586 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10587 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10588 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10589 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 10590 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 10591 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 10592 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10593 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10594 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 10595 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 10596 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 10597 [(8,4),(9,4)] D [] [] [] [] [((8,4),(9,4))] [10600,10597,10598,10599] CONDITIONAL_S
Y_MEAS 10598 [(9,4)] HALF_D_PLUS_2 [] [] [] [] [] [10600,10597,10598,10599] CONDITIONAL_S
IDLE 10599 [(8,4)] HALF_D_PLUS_2 [] [] [] [] [] [10600,10597,10598,10599] CONDITIONAL_S
DISCARD 10600 [(9,4)] 0 [] [] [] [] [] [10600,10597,10598,10599] CONDITIONAL_S
MERGE 10601 [(7,4),(3,8),(5,5),(6,5),(3,7),(5,7),(7,3),(8,3),(5,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,3),(8,3)),((5,7),(5,6)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 10602 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10603 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10604 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 10605 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 10606 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10607 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10608 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 10609 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 10610 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 10611 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 10612 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 10613 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 10614 [(0,6)] D [] [] [] [] [] [] none
MERGE 10615 [(1,6),(2,6),(0,6)] D [] [10618,10619,10620,10621] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10616 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10617 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10618 [(2,6),(3,6)] D [10615] [] [] [] [((2,6),(3,6))] [10618,10619,10620,10621] CONDITIONAL_S
Y_MEAS 10619 [(3,6)] HALF_D_PLUS_2 [10615] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
IDLE 10620 [(2,6)] HALF_D_PLUS_2 [10615] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
DISCARD 10621 [(3,6)] 0 [10615] [] [] [] [] [10618,10619,10620,10621] CONDITIONAL_S
MERGE 10622 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10623 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10624 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10625 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10626 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10627 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 10628 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10629 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 10630 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 10631 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10632 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10633 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10634 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10635 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10636 [(1,6)] 0 [] [] [] [] [] [] none
INJECT_T 10637 [(0,8)] D [] [] [] [] [] [] none
MERGE 10638 [(0,8),(1,8),(2,8)] D [] [10656,10657,10654,10655] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10639 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10640 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10641 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10642 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10643 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10644 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10645 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 10646 [(0,4)] D [] [] [] [] [] [] none
MERGE 10647 [(2,4),(0,4),(1,4)] D [] [10660,10661,10662,10663] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10648 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10649 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 10650 [(0,6)] D [] [] [] [] [] [] none
MERGE 10651 [(1,6),(2,6),(0,6)] D [] [10664,10665,10666,10667] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10652 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10653 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 10654 [(3,8),(2,8)] D [10638] [] [] [] [((2,8),(3,8))] [10656,10657,10654,10655] CONDITIONAL_S
Y_MEAS 10655 [(3,8)] HALF_D_PLUS_2 [10638] [] [] [] [] [10656,10657,10654,10655] CONDITIONAL_S
IDLE 10656 [(2,8)] HALF_D_PLUS_2 [10638] [] [] [] [] [10656,10657,10654,10655] CONDITIONAL_S
DISCARD 10657 [(3,8)] 0 [10638] [] [] [] [] [10656,10657,10654,10655] CONDITIONAL_S
MERGE 10658 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10659 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10660 [(2,4),(3,4)] D [10647] [] [] [] [((2,4),(3,4))] [10660,10661,10662,10663] CONDITIONAL_S
Y_MEAS 10661 [(3,4)] HALF_D_PLUS_2 [10647] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
IDLE 10662 [(2,4)] HALF_D_PLUS_2 [10647] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
DISCARD 10663 [(3,4)] 0 [10647] [] [] [] [] [10660,10661,10662,10663] CONDITIONAL_S
MERGE 10664 [(2,6),(3,6)] D [10651] [] [] [] [((2,6),(3,6))] [10664,10665,10666,10667] CONDITIONAL_S
Y_MEAS 10665 [(3,6)] HALF_D_PLUS_2 [10651] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
IDLE 10666 [(2,6)] HALF_D_PLUS_2 [10651] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
DISCARD 10667 [(3,6)] 0 [10651] [] [] [] [] [10664,10665,10666,10667] CONDITIONAL_S
INJECT_T 10668 [(4,0)] D [] [] [] [] [] [] none
MERGE 10669 [(4,0),(5,5),(5,4),(4,6),(5,1),(5,0),(5,6),(5,3),(5,2)] D [] [10688,10685,10686,10687] [] [] [((4,0),(5,0)),((5,4),(5,5)),((5,6),(4,6)),((5,2),(5,3)),((5,5),(5,6)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10670 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10671 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10672 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10673 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10674 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10675 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10676 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 10677 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10678 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 10679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10680 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10681 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10682 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 10683 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10684 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10685 [(4,6),(5,6)] D [10669] [] [] [] [((4,6),(5,6))] [10688,10685,10686,10687] CONDITIONAL_S
Y_MEAS 10686 [(5,6)] HALF_D_PLUS_2 [10669] [] [] [] [] [10688,10685,10686,10687] CONDITIONAL_S
IDLE 10687 [(4,6)] HALF_D_PLUS_2 [10669] [] [] [] [] [10688,10685,10686,10687] CONDITIONAL_S
DISCARD 10688 [(5,6)] 0 [10669] [] [] [] [] [10688,10685,10686,10687] CONDITIONAL_S
MERGE 10689 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 10690 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10691 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10692 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10693 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10694 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [10696,10697,10694,10695] CONDITIONAL_S
Y_MEAS 10695 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
IDLE 10696 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
DISCARD 10697 [(3,6)] 0 [] [] [] [] [] [10696,10697,10694,10695] CONDITIONAL_S
MERGE 10698 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10699 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10700 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10701 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10702 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10703 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10704 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10705 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10706 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10707 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10708 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10709 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10710 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10711 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10712 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10713 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10714 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10715 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10716 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10717 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 10718 [(0,6)] D [] [] [] [] [] [] none
MERGE 10719 [(1,6),(2,6),(0,6)] D [] [10728,10729,10730,10731] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10720 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10721 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10722 [(0,8)] D [] [] [] [] [] [] none
MERGE 10723 [(0,8),(1,8),(2,8)] D [] [10732,10733,10734,10735] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10724 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10725 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10726 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10727 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10728 [(2,6),(3,6)] D [10719] [] [] [] [((2,6),(3,6))] [10728,10729,10730,10731] CONDITIONAL_S
Y_MEAS 10729 [(3,6)] HALF_D_PLUS_2 [10719] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
IDLE 10730 [(2,6)] HALF_D_PLUS_2 [10719] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
DISCARD 10731 [(3,6)] 0 [10719] [] [] [] [] [10728,10729,10730,10731] CONDITIONAL_S
MERGE 10732 [(3,8),(2,8)] D [10723] [] [] [] [((2,8),(3,8))] [10732,10733,10734,10735] CONDITIONAL_S
Y_MEAS 10733 [(3,8)] HALF_D_PLUS_2 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
IDLE 10734 [(2,8)] HALF_D_PLUS_2 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
DISCARD 10735 [(3,8)] 0 [10723] [] [] [] [] [10732,10733,10734,10735] CONDITIONAL_S
INJECT_T 10736 [(4,12)] D [] [] [] [] [] [] none
MERGE 10737 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10752,10753,10754,10751] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10738 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10739 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10740 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10741 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10742 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10743 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10744 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10745 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10746 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10747 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10748 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10749 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10750 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10751 [(4,8),(5,8)] D [10737] [] [] [] [((4,8),(5,8))] [10752,10753,10754,10751] CONDITIONAL_S
Y_MEAS 10752 [(5,8)] HALF_D_PLUS_2 [10737] [] [] [] [] [10752,10753,10754,10751] CONDITIONAL_S
IDLE 10753 [(4,8)] HALF_D_PLUS_2 [10737] [] [] [] [] [10752,10753,10754,10751] CONDITIONAL_S
DISCARD 10754 [(5,8)] 0 [10737] [] [] [] [] [10752,10753,10754,10751] CONDITIONAL_S
MERGE 10755 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10756 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10757 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10758 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10759 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10760 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10760,10761,10762,10763] CONDITIONAL_S
Y_MEAS 10761 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
IDLE 10762 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
DISCARD 10763 [(3,8)] 0 [] [] [] [] [] [10760,10761,10762,10763] CONDITIONAL_S
MERGE 10764 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 10765 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10766 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 10767 [(3,8),(5,5),(3,7),(5,4),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 10768 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10769 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10770 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10771 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10772 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 10773 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10774 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10775 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10776 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 10777 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 10778 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10779 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10780 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10781 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10782 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10783 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10784 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10785 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [10785,10786,10787,10788] CONDITIONAL_S
Y_MEAS 10786 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [10785,10786,10787,10788] CONDITIONAL_S
IDLE 10787 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [10785,10786,10787,10788] CONDITIONAL_S
DISCARD 10788 [(3,8)] 0 [] [] [] [] [] [10785,10786,10787,10788] CONDITIONAL_S
MERGE 10789 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 10790 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10791 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10792 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 10793 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 10794 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 10795 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 10796 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 10797 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10798 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 10799 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 10800 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10801 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10802 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 10803 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10804 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 10805 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10806 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10807 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10808 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10809 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 10810 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 10811 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10811,10812,10813,10814] CONDITIONAL_S
Y_MEAS 10812 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10811,10812,10813,10814] CONDITIONAL_S
IDLE 10813 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10811,10812,10813,10814] CONDITIONAL_S
DISCARD 10814 [(5,10)] 0 [] [] [] [] [] [10811,10812,10813,10814] CONDITIONAL_S
INJECT_T 10815 [(0,4)] D [] [] [] [] [] [] none
MERGE 10816 [(2,4),(0,4),(1,4)] D [] [10819,10820,10821,10822] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10817 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10818 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10819 [(2,4),(3,4)] D [10816] [] [] [] [((2,4),(3,4))] [10819,10820,10821,10822] CONDITIONAL_S
Y_MEAS 10820 [(3,4)] HALF_D_PLUS_2 [10816] [] [] [] [] [10819,10820,10821,10822] CONDITIONAL_S
IDLE 10821 [(2,4)] HALF_D_PLUS_2 [10816] [] [] [] [] [10819,10820,10821,10822] CONDITIONAL_S
DISCARD 10822 [(3,4)] 0 [10816] [] [] [] [] [10819,10820,10821,10822] CONDITIONAL_S
MERGE 10823 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 10824 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10825 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 10826 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10826,10827,10828,10829] CONDITIONAL_S
Y_MEAS 10827 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
IDLE 10828 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
DISCARD 10829 [(5,10)] 0 [] [] [] [] [] [10826,10827,10828,10829] CONDITIONAL_S
MERGE 10830 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 10831 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 10832 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 10833 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10834 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 10835 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 10836 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10837 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10838 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 10839 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 10840 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 10841 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10842 [(3,8),(5,5),(3,7),(5,4),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 10843 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10844 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 10845 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 10846 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 10847 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 10848 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 10849 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10850 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 10851 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 10852 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 10853 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10854 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10855 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10856 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10857 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10858 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10858,10859,10860,10861] CONDITIONAL_S
Y_MEAS 10859 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10858,10859,10860,10861] CONDITIONAL_S
IDLE 10860 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10858,10859,10860,10861] CONDITIONAL_S
DISCARD 10861 [(5,10)] 0 [] [] [] [] [] [10858,10859,10860,10861] CONDITIONAL_S
MERGE 10862 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 10863 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 10864 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10865 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10866 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10867 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10868 [(3,3)] 0 [] [] [] [] [] [] none
INJECT_T 10869 [(0,2)] D [] [] [] [] [] [] none
MERGE 10870 [(0,2),(1,2),(2,2)] D [] [10880,10881,10882,10879] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 10871 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10872 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 10873 [(0,4)] D [] [] [] [] [] [] none
MERGE 10874 [(2,4),(0,4),(1,4)] D [] [10883,10884,10885,10886] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 10875 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 10876 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 10877 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10878 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 10879 [(3,2),(2,2)] D [10870] [] [] [] [((2,2),(3,2))] [10880,10881,10882,10879] CONDITIONAL_S
Y_MEAS 10880 [(3,2)] HALF_D_PLUS_2 [10870] [] [] [] [] [10880,10881,10882,10879] CONDITIONAL_S
IDLE 10881 [(2,2)] HALF_D_PLUS_2 [10870] [] [] [] [] [10880,10881,10882,10879] CONDITIONAL_S
DISCARD 10882 [(3,2)] 0 [10870] [] [] [] [] [10880,10881,10882,10879] CONDITIONAL_S
MERGE 10883 [(2,4),(3,4)] D [10874] [] [] [] [((2,4),(3,4))] [10883,10884,10885,10886] CONDITIONAL_S
Y_MEAS 10884 [(3,4)] HALF_D_PLUS_2 [10874] [] [] [] [] [10883,10884,10885,10886] CONDITIONAL_S
IDLE 10885 [(2,4)] HALF_D_PLUS_2 [10874] [] [] [] [] [10883,10884,10885,10886] CONDITIONAL_S
DISCARD 10886 [(3,4)] 0 [10874] [] [] [] [] [10883,10884,10885,10886] CONDITIONAL_S
INJECT_T 10887 [(4,0)] D [] [] [] [] [] [] none
MERGE 10888 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [10904,10905,10902,10903] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 10889 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 10890 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 10891 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 10892 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 10893 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 10894 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 10895 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 10896 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 10897 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 10898 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 10899 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 10900 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 10901 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 10902 [(4,4),(5,4)] D [10888] [] [] [] [((4,4),(5,4))] [10904,10905,10902,10903] CONDITIONAL_S
Y_MEAS 10903 [(5,4)] HALF_D_PLUS_2 [10888] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
IDLE 10904 [(4,4)] HALF_D_PLUS_2 [10888] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
DISCARD 10905 [(5,4)] 0 [10888] [] [] [] [] [10904,10905,10902,10903] CONDITIONAL_S
MERGE 10906 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 10907 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 10908 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 10909 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10912,10909,10910,10911] CONDITIONAL_S
Y_MEAS 10910 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10912,10909,10910,10911] CONDITIONAL_S
IDLE 10911 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10912,10909,10910,10911] CONDITIONAL_S
DISCARD 10912 [(5,10)] 0 [] [] [] [] [] [10912,10909,10910,10911] CONDITIONAL_S
MERGE 10913 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 10914 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 10915 [(0,8)] D [] [] [] [] [] [] none
MERGE 10916 [(0,8),(1,8),(2,8)] D [] [10920,10921,10922,10919] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10917 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10918 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10919 [(3,8),(2,8)] D [10916] [] [] [] [((2,8),(3,8))] [10920,10921,10922,10919] CONDITIONAL_S
Y_MEAS 10920 [(3,8)] HALF_D_PLUS_2 [10916] [] [] [] [] [10920,10921,10922,10919] CONDITIONAL_S
IDLE 10921 [(2,8)] HALF_D_PLUS_2 [10916] [] [] [] [] [10920,10921,10922,10919] CONDITIONAL_S
DISCARD 10922 [(3,8)] 0 [10916] [] [] [] [] [10920,10921,10922,10919] CONDITIONAL_S
MERGE 10923 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 10924 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10925 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 10926 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [10928,10929,10926,10927] CONDITIONAL_S
Y_MEAS 10927 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
IDLE 10928 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
DISCARD 10929 [(3,4)] 0 [] [] [] [] [] [10928,10929,10926,10927] CONDITIONAL_S
MERGE 10930 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 10931 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 10932 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 10933 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 10934 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 10935 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 10936 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 10937 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10937,10938,10939,10940] CONDITIONAL_S
Y_MEAS 10938 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10937,10938,10939,10940] CONDITIONAL_S
IDLE 10939 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10937,10938,10939,10940] CONDITIONAL_S
DISCARD 10940 [(5,10)] 0 [] [] [] [] [] [10937,10938,10939,10940] CONDITIONAL_S
MERGE 10941 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10942 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10943 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10944 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10945 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10946 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10947 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10948 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10949 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10950 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10951 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [10952,10953,10954,10951] CONDITIONAL_S
Y_MEAS 10952 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [10952,10953,10954,10951] CONDITIONAL_S
IDLE 10953 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [10952,10953,10954,10951] CONDITIONAL_S
DISCARD 10954 [(5,10)] 0 [] [] [] [] [] [10952,10953,10954,10951] CONDITIONAL_S
INJECT_T 10955 [(0,6)] D [] [] [] [] [] [] none
MERGE 10956 [(1,6),(2,6),(0,6)] D [] [10968,10965,10966,10967] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 10957 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10958 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 10959 [(0,8)] D [] [] [] [] [] [] none
MERGE 10960 [(0,8),(1,8),(2,8)] D [] [10969,10970,10971,10972] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 10961 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 10962 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 10963 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10964 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10965 [(2,6),(3,6)] D [10956] [] [] [] [((2,6),(3,6))] [10968,10965,10966,10967] CONDITIONAL_S
Y_MEAS 10966 [(3,6)] HALF_D_PLUS_2 [10956] [] [] [] [] [10968,10965,10966,10967] CONDITIONAL_S
IDLE 10967 [(2,6)] HALF_D_PLUS_2 [10956] [] [] [] [] [10968,10965,10966,10967] CONDITIONAL_S
DISCARD 10968 [(3,6)] 0 [10956] [] [] [] [] [10968,10965,10966,10967] CONDITIONAL_S
MERGE 10969 [(3,8),(2,8)] D [10960] [] [] [] [((2,8),(3,8))] [10969,10970,10971,10972] CONDITIONAL_S
Y_MEAS 10970 [(3,8)] HALF_D_PLUS_2 [10960] [] [] [] [] [10969,10970,10971,10972] CONDITIONAL_S
IDLE 10971 [(2,8)] HALF_D_PLUS_2 [10960] [] [] [] [] [10969,10970,10971,10972] CONDITIONAL_S
DISCARD 10972 [(3,8)] 0 [10960] [] [] [] [] [10969,10970,10971,10972] CONDITIONAL_S
INJECT_T 10973 [(4,12)] D [] [] [] [] [] [] none
MERGE 10974 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [10988,10989,10990,10991] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 10975 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 10976 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 10977 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 10978 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 10979 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 10980 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 10981 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 10982 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 10983 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 10984 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 10985 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 10986 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 10987 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 10988 [(4,8),(5,8)] D [10974] [] [] [] [((4,8),(5,8))] [10988,10989,10990,10991] CONDITIONAL_S
Y_MEAS 10989 [(5,8)] HALF_D_PLUS_2 [10974] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
IDLE 10990 [(4,8)] HALF_D_PLUS_2 [10974] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
DISCARD 10991 [(5,8)] 0 [10974] [] [] [] [] [10988,10989,10990,10991] CONDITIONAL_S
MERGE 10992 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 10993 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 10994 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 10995 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 10996 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 10997 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11000,10997,10998,10999] CONDITIONAL_S
Y_MEAS 10998 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11000,10997,10998,10999] CONDITIONAL_S
IDLE 10999 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11000,10997,10998,10999] CONDITIONAL_S
DISCARD 11000 [(3,8)] 0 [] [] [] [] [] [11000,10997,10998,10999] CONDITIONAL_S
MERGE 11001 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11002 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11003 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11004 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11005 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11006 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11007 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11008 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11009 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11010 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11011 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11012 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11013 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11014 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11015 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11016 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11017 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11018 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 11019 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11020 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11021 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11022 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11023 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11024 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 11025 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 11026 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11027 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11028 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11028,11029,11030,11031] CONDITIONAL_S
Y_MEAS 11029 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11028,11029,11030,11031] CONDITIONAL_S
IDLE 11030 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11028,11029,11030,11031] CONDITIONAL_S
DISCARD 11031 [(3,8)] 0 [] [] [] [] [] [11028,11029,11030,11031] CONDITIONAL_S
MERGE 11032 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(4,5),(3,6),(5,3),(3,5),(5,2)] D [] [] [] [] [((4,5),(5,5)),((5,1),(6,1)),((5,2),(5,1)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 11033 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11034 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11035 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11036 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11037 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 11038 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11039 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11040 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11041 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11042 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11043 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11044 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11045 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11046 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11047 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11048 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11049 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11050 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11050,11051,11052,11053] CONDITIONAL_S
Y_MEAS 11051 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11050,11051,11052,11053] CONDITIONAL_S
IDLE 11052 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11050,11051,11052,11053] CONDITIONAL_S
DISCARD 11053 [(7,2)] 0 [] [] [] [] [] [11050,11051,11052,11053] CONDITIONAL_S
INJECT_T 11054 [(0,6)] D [] [] [] [] [] [] none
MERGE 11055 [(1,6),(2,6),(0,6)] D [] [11058,11059,11060,11061] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11056 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11057 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11058 [(2,6),(3,6)] D [11055] [] [] [] [((2,6),(3,6))] [11058,11059,11060,11061] CONDITIONAL_S
Y_MEAS 11059 [(3,6)] HALF_D_PLUS_2 [11055] [] [] [] [] [11058,11059,11060,11061] CONDITIONAL_S
IDLE 11060 [(2,6)] HALF_D_PLUS_2 [11055] [] [] [] [] [11058,11059,11060,11061] CONDITIONAL_S
DISCARD 11061 [(3,6)] 0 [11055] [] [] [] [] [11058,11059,11060,11061] CONDITIONAL_S
MERGE 11062 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11063 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11064 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 11065 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11066 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11067 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 11068 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11069 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 11070 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11072,11073,11070,11071] CONDITIONAL_S
Y_MEAS 11071 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
IDLE 11072 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
DISCARD 11073 [(7,2)] 0 [] [] [] [] [] [11072,11073,11070,11071] CONDITIONAL_S
MERGE 11074 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 11075 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11076 [(3,8),(3,4),(3,1),(6,1),(3,7),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11077 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11078 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11079 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11080 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11081 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11082 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11083 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11084 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11085 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 11086 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11087 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11088 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11089 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11090 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11091 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11092 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11093 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11094 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11095 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11096 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11097 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11098 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 11099 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11100 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11101 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11102 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11103 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11104 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11105 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11106 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11106,11107,11108,11109] CONDITIONAL_S
Y_MEAS 11107 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
IDLE 11108 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
DISCARD 11109 [(7,2)] 0 [] [] [] [] [] [11106,11107,11108,11109] CONDITIONAL_S
MERGE 11110 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 11111 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 11112 [(0,4)] D [] [] [] [] [] [] none
MERGE 11113 [(2,4),(0,4),(1,4)] D [] [11132,11133,11134,11135] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11115 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11116 [(0,6)] D [] [] [] [] [] [] none
MERGE 11117 [(1,6),(2,6),(0,6)] D [] [11136,11137,11138,11139] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11118 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11119 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11120 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11121 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 11122 [(0,8)] D [] [] [] [] [] [] none
MERGE 11123 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [11147,11148,11149,11150] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 11124 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11125 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11126 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 11127 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11128 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11129 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11130 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11131 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11132 [(2,4),(3,4)] D [11113] [] [] [] [((2,4),(3,4))] [11132,11133,11134,11135] CONDITIONAL_S
Y_MEAS 11133 [(3,4)] HALF_D_PLUS_2 [11113] [] [] [] [] [11132,11133,11134,11135] CONDITIONAL_S
IDLE 11134 [(2,4)] HALF_D_PLUS_2 [11113] [] [] [] [] [11132,11133,11134,11135] CONDITIONAL_S
DISCARD 11135 [(3,4)] 0 [11113] [] [] [] [] [11132,11133,11134,11135] CONDITIONAL_S
MERGE 11136 [(2,6),(3,6)] D [11117] [] [] [] [((2,6),(3,6))] [11136,11137,11138,11139] CONDITIONAL_S
Y_MEAS 11137 [(3,6)] HALF_D_PLUS_2 [11117] [] [] [] [] [11136,11137,11138,11139] CONDITIONAL_S
IDLE 11138 [(2,6)] HALF_D_PLUS_2 [11117] [] [] [] [] [11136,11137,11138,11139] CONDITIONAL_S
DISCARD 11139 [(3,6)] 0 [11117] [] [] [] [] [11136,11137,11138,11139] CONDITIONAL_S
MERGE 11140 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11141 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11142 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11143 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11144 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11145 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11146 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11147 [(4,6),(5,6)] D [11123] [] [] [] [((4,6),(5,6))] [11147,11148,11149,11150] CONDITIONAL_S
Y_MEAS 11148 [(5,6)] HALF_D_PLUS_2 [11123] [] [] [] [] [11147,11148,11149,11150] CONDITIONAL_S
IDLE 11149 [(4,6)] HALF_D_PLUS_2 [11123] [] [] [] [] [11147,11148,11149,11150] CONDITIONAL_S
DISCARD 11150 [(5,6)] 0 [11123] [] [] [] [] [11147,11148,11149,11150] CONDITIONAL_S
MERGE 11151 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11152 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11153 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11154 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11155 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11156 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11156,11157,11158,11159] CONDITIONAL_S
Y_MEAS 11157 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
IDLE 11158 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
DISCARD 11159 [(7,2)] 0 [] [] [] [] [] [11156,11157,11158,11159] CONDITIONAL_S
INJECT_T 11160 [(0,8)] D [] [] [] [] [] [] none
MERGE 11161 [(0,8),(1,8),(2,8)] D [] [11164,11165,11166,11167] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11162 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11163 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11164 [(3,8),(2,8)] D [11161] [] [] [] [((2,8),(3,8))] [11164,11165,11166,11167] CONDITIONAL_S
Y_MEAS 11165 [(3,8)] HALF_D_PLUS_2 [11161] [] [] [] [] [11164,11165,11166,11167] CONDITIONAL_S
IDLE 11166 [(2,8)] HALF_D_PLUS_2 [11161] [] [] [] [] [11164,11165,11166,11167] CONDITIONAL_S
DISCARD 11167 [(3,8)] 0 [11161] [] [] [] [] [11164,11165,11166,11167] CONDITIONAL_S
MERGE 11168 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11168,11169,11170,11171] CONDITIONAL_S
Y_MEAS 11169 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
IDLE 11170 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
DISCARD 11171 [(3,6)] 0 [] [] [] [] [] [11168,11169,11170,11171] CONDITIONAL_S
MERGE 11172 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11173 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11174 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11175 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11176 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11177 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11178 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11179 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11180 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11180,11181,11182,11183] CONDITIONAL_S
Y_MEAS 11181 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
IDLE 11182 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
DISCARD 11183 [(7,2)] 0 [] [] [] [] [] [11180,11181,11182,11183] CONDITIONAL_S
MERGE 11184 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11185 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 11186 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11187 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11188 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11189 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11190 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11191 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11192,11193,11194,11191] CONDITIONAL_S
Y_MEAS 11192 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11192,11193,11194,11191] CONDITIONAL_S
IDLE 11193 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11192,11193,11194,11191] CONDITIONAL_S
DISCARD 11194 [(7,2)] 0 [] [] [] [] [] [11192,11193,11194,11191] CONDITIONAL_S
MERGE 11195 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11196 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11197 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11198 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11199 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 11200 [(0,6)] D [] [] [] [] [] [] none
MERGE 11201 [(1,6),(2,6),(0,6)] D [] [11210,11211,11212,11213] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11202 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11203 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11204 [(0,8)] D [] [] [] [] [] [] none
MERGE 11205 [(0,8),(1,8),(2,8)] D [] [11216,11217,11214,11215] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11206 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11207 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11208 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11209 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11210 [(2,6),(3,6)] D [11201] [] [] [] [((2,6),(3,6))] [11210,11211,11212,11213] CONDITIONAL_S
Y_MEAS 11211 [(3,6)] HALF_D_PLUS_2 [11201] [] [] [] [] [11210,11211,11212,11213] CONDITIONAL_S
IDLE 11212 [(2,6)] HALF_D_PLUS_2 [11201] [] [] [] [] [11210,11211,11212,11213] CONDITIONAL_S
DISCARD 11213 [(3,6)] 0 [11201] [] [] [] [] [11210,11211,11212,11213] CONDITIONAL_S
MERGE 11214 [(3,8),(2,8)] D [11205] [] [] [] [((2,8),(3,8))] [11216,11217,11214,11215] CONDITIONAL_S
Y_MEAS 11215 [(3,8)] HALF_D_PLUS_2 [11205] [] [] [] [] [11216,11217,11214,11215] CONDITIONAL_S
IDLE 11216 [(2,8)] HALF_D_PLUS_2 [11205] [] [] [] [] [11216,11217,11214,11215] CONDITIONAL_S
DISCARD 11217 [(3,8)] 0 [11205] [] [] [] [] [11216,11217,11214,11215] CONDITIONAL_S
INJECT_T 11218 [(4,12)] D [] [] [] [] [] [] none
MERGE 11219 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11233,11234,11235,11236] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11220 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11221 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11222 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11223 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11224 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11225 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 11226 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11227 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11228 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11229 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11230 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11231 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11232 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11233 [(4,8),(5,8)] D [11219] [] [] [] [((4,8),(5,8))] [11233,11234,11235,11236] CONDITIONAL_S
Y_MEAS 11234 [(5,8)] HALF_D_PLUS_2 [11219] [] [] [] [] [11233,11234,11235,11236] CONDITIONAL_S
IDLE 11235 [(4,8)] HALF_D_PLUS_2 [11219] [] [] [] [] [11233,11234,11235,11236] CONDITIONAL_S
DISCARD 11236 [(5,8)] 0 [11219] [] [] [] [] [11233,11234,11235,11236] CONDITIONAL_S
MERGE 11237 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11238 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11239 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11240 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11241 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11242 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11242,11243,11244,11245] CONDITIONAL_S
Y_MEAS 11243 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11242,11243,11244,11245] CONDITIONAL_S
IDLE 11244 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11242,11243,11244,11245] CONDITIONAL_S
DISCARD 11245 [(3,8)] 0 [] [] [] [] [] [11242,11243,11244,11245] CONDITIONAL_S
MERGE 11246 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 11247 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11248 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 11249 [(3,8),(5,5),(3,7),(5,7),(6,7),(4,5),(5,6),(3,6),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((3,5),(4,5)),((3,6),(3,5)),((3,7),(3,6)),((2,8),(3,8)),((5,5),(5,6)),((5,6),(5,7)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 11250 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11251 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11252 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11253 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11254 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 11255 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11256 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11257 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 11258 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 11259 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 11260 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11261 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11262 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11263 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 11264 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 11265 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11266 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11267 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11267,11268,11269,11270] CONDITIONAL_S
Y_MEAS 11268 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11267,11268,11269,11270] CONDITIONAL_S
IDLE 11269 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11267,11268,11269,11270] CONDITIONAL_S
DISCARD 11270 [(3,8)] 0 [] [] [] [] [] [11267,11268,11269,11270] CONDITIONAL_S
MERGE 11271 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 11272 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11273 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11274 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 11275 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 11276 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 11277 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 11278 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11279 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11280 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 11281 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11282 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11283 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11284 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 11285 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 11286 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 11287 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 11288 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11289 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11290 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11291 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11292 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11293 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11294 [(1,2),(2,1),(1,5),(1,1),(2,10),(1,8),(1,4),(1,7),(1,10),(1,6),(1,3),(1,9)] D [] [] [] [] [((1,2),(1,3)),((1,4),(1,5)),((1,9),(1,10)),((1,3),(1,4)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,1),(1,2)),((1,10),(2,10)),((2,1),(1,1)),((1,8),(1,9))] [] none
DISCARD 11295 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 11296 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 11297 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11299 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11300 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11301 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11302 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11303 [(1,9)] 0 [] [] [] [] [] [] none
DISCARD 11304 [(1,10)] 0 [] [] [] [] [] [] none
MERGE 11305 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 11306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11307 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 11308 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11309 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11310 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11311 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11312 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 11313 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 11314 [(3,8),(3,4),(3,1),(3,7),(2,10),(3,10),(3,3),(3,9),(3,6),(3,2),(4,1),(3,5)] D [] [] [] [] [((3,10),(3,9)),((3,5),(3,4)),((2,10),(3,10)),((3,6),(3,5)),((3,1),(4,1)),((3,7),(3,6)),((3,9),(3,8)),((3,4),(3,3)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11315 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 11316 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11317 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11318 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11319 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11320 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11321 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11322 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11323 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11324 [(3,1)] 0 [] [] [] [] [] [] none
MERGE 11325 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 11326 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 11327 [(2,10),(1,10)] D [] [] [] [] [((2,10),(1,10))] [11328,11329,11330,11327] CONDITIONAL_S
Y_MEAS 11328 [(1,10)] HALF_D_PLUS_2 [] [] [] [] [] [11328,11329,11330,11327] CONDITIONAL_S
IDLE 11329 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11328,11329,11330,11327] CONDITIONAL_S
DISCARD 11330 [(1,10)] 0 [] [] [] [] [] [11328,11329,11330,11327] CONDITIONAL_S
MERGE 11331 [(4,1),(4,2)] D [] [] [] [] [((4,1),(4,2))] [] none
DISCARD 11332 [(4,1)] 0 [] [] [] [] [] [] none
MERGE 11333 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11336,11333,11334,11335] CONDITIONAL_S
Y_MEAS 11334 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11336,11333,11334,11335] CONDITIONAL_S
IDLE 11335 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11336,11333,11334,11335] CONDITIONAL_S
DISCARD 11336 [(5,10)] 0 [] [] [] [] [] [11336,11333,11334,11335] CONDITIONAL_S
INJECT_T 11337 [(0,10)] D [] [] [] [] [] [] none
MERGE 11338 [(2,10),(0,10),(1,10)] D [] [11345,11346,11347,11348] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11339 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11340 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11341 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11344,11341,11342,11343] CONDITIONAL_S
Y_MEAS 11342 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11344,11341,11342,11343] CONDITIONAL_S
IDLE 11343 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11344,11341,11342,11343] CONDITIONAL_S
DISCARD 11344 [(5,2)] 0 [] [] [] [] [] [11344,11341,11342,11343] CONDITIONAL_S
MERGE 11345 [(2,10),(3,10)] D [11338] [] [] [] [((2,10),(3,10))] [11345,11346,11347,11348] CONDITIONAL_S
Y_MEAS 11346 [(3,10)] HALF_D_PLUS_2 [11338] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
IDLE 11347 [(2,10)] HALF_D_PLUS_2 [11338] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
DISCARD 11348 [(3,10)] 0 [11338] [] [] [] [] [11345,11346,11347,11348] CONDITIONAL_S
MERGE 11349 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11352,11349,11350,11351] CONDITIONAL_S
Y_MEAS 11350 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
IDLE 11351 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
DISCARD 11352 [(5,10)] 0 [] [] [] [] [] [11352,11349,11350,11351] CONDITIONAL_S
MERGE 11353 [(3,8),(2,8),(3,10),(3,9),(4,11),(3,11)] D [] [] [] [] [((3,10),(3,11)),((3,9),(3,10)),((3,11),(4,11)),((2,8),(3,8)),((3,8),(3,9))] [] none
DISCARD 11354 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11355 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11356 [(3,10)] 0 [] [] [] [] [] [] none
DISCARD 11357 [(3,11)] 0 [] [] [] [] [] [] none
MERGE 11358 [(3,8),(5,8),(4,9),(5,7),(6,7),(3,9),(5,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((5,9),(5,8)),((4,9),(5,9)),((2,8),(3,8)),((5,8),(5,7)),((3,8),(3,9)),((5,7),(6,7))] [] none
DISCARD 11359 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11360 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11361 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 11362 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11363 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11364 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 11365 [(4,10),(4,11)] D [] [] [] [] [((4,10),(4,11))] [] none
DISCARD 11366 [(4,11)] 0 [] [] [] [] [] [] none
MERGE 11367 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11368,11369,11370,11367] CONDITIONAL_S
Y_MEAS 11368 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11368,11369,11370,11367] CONDITIONAL_S
IDLE 11369 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11368,11369,11370,11367] CONDITIONAL_S
DISCARD 11370 [(5,10)] 0 [] [] [] [] [] [11368,11369,11370,11367] CONDITIONAL_S
MERGE 11371 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 11372 [(6,7)] 0 [] [] [] [] [] [] none
INJECT_T 11373 [(0,10)] D [] [] [] [] [] [] none
MERGE 11374 [(2,10),(0,10),(1,10)] D [] [11384,11381,11382,11383] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11375 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11376 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11377 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11377,11378,11379,11380] CONDITIONAL_S
Y_MEAS 11378 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11377,11378,11379,11380] CONDITIONAL_S
IDLE 11379 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11377,11378,11379,11380] CONDITIONAL_S
DISCARD 11380 [(5,2)] 0 [] [] [] [] [] [11377,11378,11379,11380] CONDITIONAL_S
MERGE 11381 [(2,10),(3,10)] D [11374] [] [] [] [((2,10),(3,10))] [11384,11381,11382,11383] CONDITIONAL_S
Y_MEAS 11382 [(3,10)] HALF_D_PLUS_2 [11374] [] [] [] [] [11384,11381,11382,11383] CONDITIONAL_S
IDLE 11383 [(2,10)] HALF_D_PLUS_2 [11374] [] [] [] [] [11384,11381,11382,11383] CONDITIONAL_S
DISCARD 11384 [(3,10)] 0 [11374] [] [] [] [] [11384,11381,11382,11383] CONDITIONAL_S
INJECT_T 11385 [(4,0)] D [] [] [] [] [] [] none
MERGE 11386 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11395,11396,11397,11398] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11387 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11388 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11389 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11390 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11391 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11392,11393,11394,11391] CONDITIONAL_S
Y_MEAS 11392 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
IDLE 11393 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
DISCARD 11394 [(5,10)] 0 [] [] [] [] [] [11392,11393,11394,11391] CONDITIONAL_S
MERGE 11395 [(4,2),(5,2)] D [11386] [] [] [] [((4,2),(5,2))] [11395,11396,11397,11398] CONDITIONAL_S
Y_MEAS 11396 [(5,2)] HALF_D_PLUS_2 [11386] [] [] [] [] [11395,11396,11397,11398] CONDITIONAL_S
IDLE 11397 [(4,2)] HALF_D_PLUS_2 [11386] [] [] [] [] [11395,11396,11397,11398] CONDITIONAL_S
DISCARD 11398 [(5,2)] 0 [11386] [] [] [] [] [11395,11396,11397,11398] CONDITIONAL_S
INJECT_T 11399 [(0,8)] D [] [] [] [] [] [] none
MERGE 11400 [(0,8),(1,8),(2,8)] D [] [11411,11412,11413,11414] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11401 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11402 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11403 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11403,11404,11405,11406] CONDITIONAL_S
Y_MEAS 11404 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
IDLE 11405 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
DISCARD 11406 [(3,10)] 0 [] [] [] [] [] [11403,11404,11405,11406] CONDITIONAL_S
INJECT_T 11407 [(0,10)] D [] [] [] [] [] [] none
MERGE 11408 [(2,10),(0,10),(1,10)] D [] [11418,11419,11420,11421] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11409 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11410 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11411 [(3,8),(2,8)] D [11400] [] [] [] [((2,8),(3,8))] [11411,11412,11413,11414] CONDITIONAL_S
Y_MEAS 11412 [(3,8)] HALF_D_PLUS_2 [11400] [] [] [] [] [11411,11412,11413,11414] CONDITIONAL_S
IDLE 11413 [(2,8)] HALF_D_PLUS_2 [11400] [] [] [] [] [11411,11412,11413,11414] CONDITIONAL_S
DISCARD 11414 [(3,8)] 0 [11400] [] [] [] [] [11411,11412,11413,11414] CONDITIONAL_S
MERGE 11415 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11416 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11417 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11418 [(2,10),(3,10)] D [11408] [] [] [] [((2,10),(3,10))] [11418,11419,11420,11421] CONDITIONAL_S
Y_MEAS 11419 [(3,10)] HALF_D_PLUS_2 [11408] [] [] [] [] [11418,11419,11420,11421] CONDITIONAL_S
IDLE 11420 [(2,10)] HALF_D_PLUS_2 [11408] [] [] [] [] [11418,11419,11420,11421] CONDITIONAL_S
DISCARD 11421 [(3,10)] 0 [11408] [] [] [] [] [11418,11419,11420,11421] CONDITIONAL_S
MERGE 11422 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11423 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11424 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11425 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11426 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11427 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11428 [(2,9)] 0 [] [] [] [] [] [] none
INJECT_T 11429 [(4,0)] D [] [] [] [] [] [] none
MERGE 11430 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11444,11445,11446,11447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11431 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11432 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11433 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11434 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11435 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11435,11436,11437,11438] CONDITIONAL_S
Y_MEAS 11436 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11435,11436,11437,11438] CONDITIONAL_S
IDLE 11437 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11435,11436,11437,11438] CONDITIONAL_S
DISCARD 11438 [(5,10)] 0 [] [] [] [] [] [11435,11436,11437,11438] CONDITIONAL_S
MERGE 11439 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11440 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11441 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11442 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11443 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11444 [(4,2),(5,2)] D [11430] [] [] [] [((4,2),(5,2))] [11444,11445,11446,11447] CONDITIONAL_S
Y_MEAS 11445 [(5,2)] HALF_D_PLUS_2 [11430] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
IDLE 11446 [(4,2)] HALF_D_PLUS_2 [11430] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
DISCARD 11447 [(5,2)] 0 [11430] [] [] [] [] [11444,11445,11446,11447] CONDITIONAL_S
MERGE 11448 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11449 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11450 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11451 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11452 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11453 [(4,10),(5,10)] D [] [] [] [] [((4,10),(5,10))] [11456,11453,11454,11455] CONDITIONAL_S
Y_MEAS 11454 [(5,10)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
IDLE 11455 [(4,10)] HALF_D_PLUS_2 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
DISCARD 11456 [(5,10)] 0 [] [] [] [] [] [11456,11453,11454,11455] CONDITIONAL_S
INJECT_T 11457 [(0,6)] D [] [] [] [] [] [] none
MERGE 11458 [(1,6),(2,6),(0,6)] D [] [11467,11468,11469,11470] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11459 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11460 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11461 [(0,8)] D [] [] [] [] [] [] none
MERGE 11462 [(0,8),(1,8),(2,8)] D [] [11472,11473,11474,11471] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11463 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11464 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11465 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11466 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11467 [(2,6),(3,6)] D [11458] [] [] [] [((2,6),(3,6))] [11467,11468,11469,11470] CONDITIONAL_S
Y_MEAS 11468 [(3,6)] HALF_D_PLUS_2 [11458] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
IDLE 11469 [(2,6)] HALF_D_PLUS_2 [11458] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
DISCARD 11470 [(3,6)] 0 [11458] [] [] [] [] [11467,11468,11469,11470] CONDITIONAL_S
MERGE 11471 [(3,8),(2,8)] D [11462] [] [] [] [((2,8),(3,8))] [11472,11473,11474,11471] CONDITIONAL_S
Y_MEAS 11472 [(3,8)] HALF_D_PLUS_2 [11462] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
IDLE 11473 [(2,8)] HALF_D_PLUS_2 [11462] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
DISCARD 11474 [(3,8)] 0 [11462] [] [] [] [] [11472,11473,11474,11471] CONDITIONAL_S
MERGE 11475 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11475,11476,11477,11478] CONDITIONAL_S
Y_MEAS 11476 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11475,11476,11477,11478] CONDITIONAL_S
IDLE 11477 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11475,11476,11477,11478] CONDITIONAL_S
DISCARD 11478 [(3,10)] 0 [] [] [] [] [] [11475,11476,11477,11478] CONDITIONAL_S
INJECT_T 11479 [(4,12)] D [] [] [] [] [] [] none
MERGE 11480 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11504,11505,11502,11503] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11481 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11482 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11483 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11484 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11485 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11486 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 11487 [(0,10)] D [] [] [] [] [] [] none
MERGE 11488 [(2,10),(0,10),(1,10)] D [] [11498,11499,11500,11501] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11489 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11490 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11491 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11492 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11493 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11494 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11495 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11496 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11497 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11498 [(2,10),(3,10)] D [11488] [] [] [] [((2,10),(3,10))] [11498,11499,11500,11501] CONDITIONAL_S
Y_MEAS 11499 [(3,10)] HALF_D_PLUS_2 [11488] [] [] [] [] [11498,11499,11500,11501] CONDITIONAL_S
IDLE 11500 [(2,10)] HALF_D_PLUS_2 [11488] [] [] [] [] [11498,11499,11500,11501] CONDITIONAL_S
DISCARD 11501 [(3,10)] 0 [11488] [] [] [] [] [11498,11499,11500,11501] CONDITIONAL_S
MERGE 11502 [(4,8),(5,8)] D [11480] [] [] [] [((4,8),(5,8))] [11504,11505,11502,11503] CONDITIONAL_S
Y_MEAS 11503 [(5,8)] HALF_D_PLUS_2 [11480] [] [] [] [] [11504,11505,11502,11503] CONDITIONAL_S
IDLE 11504 [(4,8)] HALF_D_PLUS_2 [11480] [] [] [] [] [11504,11505,11502,11503] CONDITIONAL_S
DISCARD 11505 [(5,8)] 0 [11480] [] [] [] [] [11504,11505,11502,11503] CONDITIONAL_S
MERGE 11506 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11507 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11508 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11509 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11512,11509,11510,11511] CONDITIONAL_S
Y_MEAS 11510 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11512,11509,11510,11511] CONDITIONAL_S
IDLE 11511 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11512,11509,11510,11511] CONDITIONAL_S
DISCARD 11512 [(5,2)] 0 [] [] [] [] [] [11512,11509,11510,11511] CONDITIONAL_S
INJECT_T 11513 [(4,0)] D [] [] [] [] [] [] none
MERGE 11514 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11521,11522,11523,11524] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11515 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11516 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11517 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11518 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11519 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11520 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11521 [(4,2),(5,2)] D [11514] [] [] [] [((4,2),(5,2))] [11521,11522,11523,11524] CONDITIONAL_S
Y_MEAS 11522 [(5,2)] HALF_D_PLUS_2 [11514] [] [] [] [] [11521,11522,11523,11524] CONDITIONAL_S
IDLE 11523 [(4,2)] HALF_D_PLUS_2 [11514] [] [] [] [] [11521,11522,11523,11524] CONDITIONAL_S
DISCARD 11524 [(5,2)] 0 [11514] [] [] [] [] [11521,11522,11523,11524] CONDITIONAL_S
MERGE 11525 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11528,11525,11526,11527] CONDITIONAL_S
Y_MEAS 11526 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11528,11525,11526,11527] CONDITIONAL_S
IDLE 11527 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11528,11525,11526,11527] CONDITIONAL_S
DISCARD 11528 [(3,8)] 0 [] [] [] [] [] [11528,11525,11526,11527] CONDITIONAL_S
MERGE 11529 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11529,11530,11531,11532] CONDITIONAL_S
Y_MEAS 11530 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11529,11530,11531,11532] CONDITIONAL_S
IDLE 11531 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11529,11530,11531,11532] CONDITIONAL_S
DISCARD 11532 [(3,10)] 0 [] [] [] [] [] [11529,11530,11531,11532] CONDITIONAL_S
INJECT_T 11533 [(0,10)] D [] [] [] [] [] [] none
MERGE 11534 [(2,10),(0,10),(1,10)] D [] [11555,11556,11557,11558] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11535 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11536 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11537 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11538 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11539 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11540 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11541 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11542 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11543 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11544 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11545 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11546 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11547 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11548 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 11549 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11550 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11551 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11552 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11553 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11554 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 11555 [(2,10),(3,10)] D [11534] [] [] [] [((2,10),(3,10))] [11555,11556,11557,11558] CONDITIONAL_S
Y_MEAS 11556 [(3,10)] HALF_D_PLUS_2 [11534] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
IDLE 11557 [(2,10)] HALF_D_PLUS_2 [11534] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
DISCARD 11558 [(3,10)] 0 [11534] [] [] [] [] [11555,11556,11557,11558] CONDITIONAL_S
MERGE 11559 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11560 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11561 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11562 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11563 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11564 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11564,11565,11566,11567] CONDITIONAL_S
Y_MEAS 11565 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
IDLE 11566 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
DISCARD 11567 [(5,2)] 0 [] [] [] [] [] [11564,11565,11566,11567] CONDITIONAL_S
MERGE 11568 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 11569 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 11570 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11571 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 11572 [(4,0)] D [] [] [] [] [] [] none
MERGE 11573 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11584,11585,11582,11583] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11574 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11575 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11576 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11577 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11578 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11578,11579,11580,11581] CONDITIONAL_S
Y_MEAS 11579 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
IDLE 11580 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
DISCARD 11581 [(3,8)] 0 [] [] [] [] [] [11578,11579,11580,11581] CONDITIONAL_S
MERGE 11582 [(4,2),(5,2)] D [11573] [] [] [] [((4,2),(5,2))] [11584,11585,11582,11583] CONDITIONAL_S
Y_MEAS 11583 [(5,2)] HALF_D_PLUS_2 [11573] [] [] [] [] [11584,11585,11582,11583] CONDITIONAL_S
IDLE 11584 [(4,2)] HALF_D_PLUS_2 [11573] [] [] [] [] [11584,11585,11582,11583] CONDITIONAL_S
DISCARD 11585 [(5,2)] 0 [11573] [] [] [] [] [11584,11585,11582,11583] CONDITIONAL_S
MERGE 11586 [(3,8),(5,5),(2,8),(6,1),(5,4),(3,7),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11587 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11588 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11589 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11590 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11591 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11592 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11593 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11594 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 11595 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 11596 [(5,1)] 0 [] [] [] [] [] [] none
INJECT_T 11597 [(0,10)] D [] [] [] [] [] [] none
MERGE 11598 [(2,10),(0,10),(1,10)] D [] [11608,11609,11606,11607] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11599 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11600 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11601 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11602 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11603 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 11604 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11605 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11606 [(2,10),(3,10)] D [11598] [] [] [] [((2,10),(3,10))] [11608,11609,11606,11607] CONDITIONAL_S
Y_MEAS 11607 [(3,10)] HALF_D_PLUS_2 [11598] [] [] [] [] [11608,11609,11606,11607] CONDITIONAL_S
IDLE 11608 [(2,10)] HALF_D_PLUS_2 [11598] [] [] [] [] [11608,11609,11606,11607] CONDITIONAL_S
DISCARD 11609 [(3,10)] 0 [11598] [] [] [] [] [11608,11609,11606,11607] CONDITIONAL_S
MERGE 11610 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11611 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 11612 [(4,0)] D [] [] [] [] [] [] none
MERGE 11613 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11618,11619,11620,11621] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11614 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11615 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11616 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11617 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11618 [(4,2),(5,2)] D [11613] [] [] [] [((4,2),(5,2))] [11618,11619,11620,11621] CONDITIONAL_S
Y_MEAS 11619 [(5,2)] HALF_D_PLUS_2 [11613] [] [] [] [] [11618,11619,11620,11621] CONDITIONAL_S
IDLE 11620 [(4,2)] HALF_D_PLUS_2 [11613] [] [] [] [] [11618,11619,11620,11621] CONDITIONAL_S
DISCARD 11621 [(5,2)] 0 [11613] [] [] [] [] [11618,11619,11620,11621] CONDITIONAL_S
INJECT_T 11622 [(0,10)] D [] [] [] [] [] [] none
MERGE 11623 [(2,10),(0,10),(1,10)] D [] [11632,11633,11630,11631] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11624 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11625 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11626 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11626,11627,11628,11629] CONDITIONAL_S
Y_MEAS 11627 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11626,11627,11628,11629] CONDITIONAL_S
IDLE 11628 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11626,11627,11628,11629] CONDITIONAL_S
DISCARD 11629 [(7,2)] 0 [] [] [] [] [] [11626,11627,11628,11629] CONDITIONAL_S
MERGE 11630 [(2,10),(3,10)] D [11623] [] [] [] [((2,10),(3,10))] [11632,11633,11630,11631] CONDITIONAL_S
Y_MEAS 11631 [(3,10)] HALF_D_PLUS_2 [11623] [] [] [] [] [11632,11633,11630,11631] CONDITIONAL_S
IDLE 11632 [(2,10)] HALF_D_PLUS_2 [11623] [] [] [] [] [11632,11633,11630,11631] CONDITIONAL_S
DISCARD 11633 [(3,10)] 0 [11623] [] [] [] [] [11632,11633,11630,11631] CONDITIONAL_S
INJECT_T 11634 [(0,6)] D [] [] [] [] [] [] none
MERGE 11635 [(1,6),(2,6),(0,6)] D [] [11640,11641,11638,11639] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11636 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11637 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11638 [(2,6),(3,6)] D [11635] [] [] [] [((2,6),(3,6))] [11640,11641,11638,11639] CONDITIONAL_S
Y_MEAS 11639 [(3,6)] HALF_D_PLUS_2 [11635] [] [] [] [] [11640,11641,11638,11639] CONDITIONAL_S
IDLE 11640 [(2,6)] HALF_D_PLUS_2 [11635] [] [] [] [] [11640,11641,11638,11639] CONDITIONAL_S
DISCARD 11641 [(3,6)] 0 [11635] [] [] [] [] [11640,11641,11638,11639] CONDITIONAL_S
MERGE 11642 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11642,11643,11644,11645] CONDITIONAL_S
Y_MEAS 11643 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11642,11643,11644,11645] CONDITIONAL_S
IDLE 11644 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11642,11643,11644,11645] CONDITIONAL_S
DISCARD 11645 [(5,2)] 0 [] [] [] [] [] [11642,11643,11644,11645] CONDITIONAL_S
MERGE 11646 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 11647 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11648 [(1,5)] 0 [] [] [] [] [] [] none
INJECT_T 11649 [(4,0)] D [] [] [] [] [] [] none
MERGE 11650 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11664,11665,11666,11667] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11651 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11652 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11653 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11654 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 11655 [(0,10)] D [] [] [] [] [] [] none
MERGE 11656 [(2,10),(0,10),(1,10)] D [] [11688,11685,11686,11687] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11657 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11658 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11659 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11660 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11661 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 11662 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11663 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 11664 [(4,2),(5,2)] D [11650] [] [] [] [((4,2),(5,2))] [11664,11665,11666,11667] CONDITIONAL_S
Y_MEAS 11665 [(5,2)] HALF_D_PLUS_2 [11650] [] [] [] [] [11664,11665,11666,11667] CONDITIONAL_S
IDLE 11666 [(4,2)] HALF_D_PLUS_2 [11650] [] [] [] [] [11664,11665,11666,11667] CONDITIONAL_S
DISCARD 11667 [(5,2)] 0 [11650] [] [] [] [] [11664,11665,11666,11667] CONDITIONAL_S
MERGE 11668 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11668,11669,11670,11671] CONDITIONAL_S
Y_MEAS 11669 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11668,11669,11670,11671] CONDITIONAL_S
IDLE 11670 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11668,11669,11670,11671] CONDITIONAL_S
DISCARD 11671 [(7,2)] 0 [] [] [] [] [] [11668,11669,11670,11671] CONDITIONAL_S
MERGE 11672 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 11673 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11674 [(3,8),(3,4),(3,1),(6,1),(3,7),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11675 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11676 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11677 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11678 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11679 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11680 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11681 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11682 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11683 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 11684 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11685 [(2,10),(3,10)] D [11656] [] [] [] [((2,10),(3,10))] [11688,11685,11686,11687] CONDITIONAL_S
Y_MEAS 11686 [(3,10)] HALF_D_PLUS_2 [11656] [] [] [] [] [11688,11685,11686,11687] CONDITIONAL_S
IDLE 11687 [(2,10)] HALF_D_PLUS_2 [11656] [] [] [] [] [11688,11685,11686,11687] CONDITIONAL_S
DISCARD 11688 [(3,10)] 0 [11656] [] [] [] [] [11688,11685,11686,11687] CONDITIONAL_S
MERGE 11689 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11690 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11691 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11692 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11693 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11694 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 11695 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11696 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11697 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 11698 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 11699 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11700 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11701 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11702 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11703 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11704 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11705 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11706 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11706,11707,11708,11709] CONDITIONAL_S
Y_MEAS 11707 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
IDLE 11708 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
DISCARD 11709 [(7,2)] 0 [] [] [] [] [] [11706,11707,11708,11709] CONDITIONAL_S
MERGE 11710 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 11711 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 11712 [(0,4)] D [] [] [] [] [] [] none
MERGE 11713 [(2,4),(0,4),(1,4)] D [] [11732,11733,11734,11735] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 11714 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11715 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 11716 [(0,6)] D [] [] [] [] [] [] none
MERGE 11717 [(1,6),(2,6),(0,6)] D [] [11736,11737,11738,11739] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11718 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11719 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 11720 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11721 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 11722 [(0,8)] D [] [] [] [] [] [] none
MERGE 11723 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [11761,11762,11763,11764] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 11724 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11725 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11726 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 11727 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11728 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11729 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11730 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11731 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11732 [(2,4),(3,4)] D [11713] [] [] [] [((2,4),(3,4))] [11732,11733,11734,11735] CONDITIONAL_S
Y_MEAS 11733 [(3,4)] HALF_D_PLUS_2 [11713] [] [] [] [] [11732,11733,11734,11735] CONDITIONAL_S
IDLE 11734 [(2,4)] HALF_D_PLUS_2 [11713] [] [] [] [] [11732,11733,11734,11735] CONDITIONAL_S
DISCARD 11735 [(3,4)] 0 [11713] [] [] [] [] [11732,11733,11734,11735] CONDITIONAL_S
MERGE 11736 [(2,6),(3,6)] D [11717] [] [] [] [((2,6),(3,6))] [11736,11737,11738,11739] CONDITIONAL_S
Y_MEAS 11737 [(3,6)] HALF_D_PLUS_2 [11717] [] [] [] [] [11736,11737,11738,11739] CONDITIONAL_S
IDLE 11738 [(2,6)] HALF_D_PLUS_2 [11717] [] [] [] [] [11736,11737,11738,11739] CONDITIONAL_S
DISCARD 11739 [(3,6)] 0 [11717] [] [] [] [] [11736,11737,11738,11739] CONDITIONAL_S
MERGE 11740 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 11741 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 11742 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 11743 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11744 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 11745 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11745,11746,11747,11748] CONDITIONAL_S
Y_MEAS 11746 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11745,11746,11747,11748] CONDITIONAL_S
IDLE 11747 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11745,11746,11747,11748] CONDITIONAL_S
DISCARD 11748 [(5,2)] 0 [] [] [] [] [] [11745,11746,11747,11748] CONDITIONAL_S
MERGE 11749 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 11750 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 11751 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11752,11753,11754,11751] CONDITIONAL_S
Y_MEAS 11752 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11752,11753,11754,11751] CONDITIONAL_S
IDLE 11753 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11752,11753,11754,11751] CONDITIONAL_S
DISCARD 11754 [(3,10)] 0 [] [] [] [] [] [11752,11753,11754,11751] CONDITIONAL_S
INJECT_T 11755 [(4,0)] D [] [] [] [] [] [] none
MERGE 11756 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11772,11773,11774,11775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11757 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11758 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11759 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11760 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11761 [(4,6),(5,6)] D [11723] [] [] [] [((4,6),(5,6))] [11761,11762,11763,11764] CONDITIONAL_S
Y_MEAS 11762 [(5,6)] HALF_D_PLUS_2 [11723] [] [] [] [] [11761,11762,11763,11764] CONDITIONAL_S
IDLE 11763 [(4,6)] HALF_D_PLUS_2 [11723] [] [] [] [] [11761,11762,11763,11764] CONDITIONAL_S
DISCARD 11764 [(5,6)] 0 [11723] [] [] [] [] [11761,11762,11763,11764] CONDITIONAL_S
INJECT_T 11765 [(0,10)] D [] [] [] [] [] [] none
MERGE 11766 [(2,10),(0,10),(1,10)] D [] [11776,11777,11778,11779] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11767 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11768 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11769 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 11770 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11771 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 11772 [(4,2),(5,2)] D [11756] [] [] [] [((4,2),(5,2))] [11772,11773,11774,11775] CONDITIONAL_S
Y_MEAS 11773 [(5,2)] HALF_D_PLUS_2 [11756] [] [] [] [] [11772,11773,11774,11775] CONDITIONAL_S
IDLE 11774 [(4,2)] HALF_D_PLUS_2 [11756] [] [] [] [] [11772,11773,11774,11775] CONDITIONAL_S
DISCARD 11775 [(5,2)] 0 [11756] [] [] [] [] [11772,11773,11774,11775] CONDITIONAL_S
MERGE 11776 [(2,10),(3,10)] D [11766] [] [] [] [((2,10),(3,10))] [11776,11777,11778,11779] CONDITIONAL_S
Y_MEAS 11777 [(3,10)] HALF_D_PLUS_2 [11766] [] [] [] [] [11776,11777,11778,11779] CONDITIONAL_S
IDLE 11778 [(2,10)] HALF_D_PLUS_2 [11766] [] [] [] [] [11776,11777,11778,11779] CONDITIONAL_S
DISCARD 11779 [(3,10)] 0 [11766] [] [] [] [] [11776,11777,11778,11779] CONDITIONAL_S
MERGE 11780 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 11781 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 11782 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11784,11785,11782,11783] CONDITIONAL_S
Y_MEAS 11783 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11784,11785,11782,11783] CONDITIONAL_S
IDLE 11784 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11784,11785,11782,11783] CONDITIONAL_S
DISCARD 11785 [(7,2)] 0 [] [] [] [] [] [11784,11785,11782,11783] CONDITIONAL_S
INJECT_T 11786 [(0,8)] D [] [] [] [] [] [] none
MERGE 11787 [(0,8),(1,8),(2,8)] D [] [11792,11793,11790,11791] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11788 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11789 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 11790 [(3,8),(2,8)] D [11787] [] [] [] [((2,8),(3,8))] [11792,11793,11790,11791] CONDITIONAL_S
Y_MEAS 11791 [(3,8)] HALF_D_PLUS_2 [11787] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
IDLE 11792 [(2,8)] HALF_D_PLUS_2 [11787] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
DISCARD 11793 [(3,8)] 0 [11787] [] [] [] [] [11792,11793,11790,11791] CONDITIONAL_S
MERGE 11794 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [11794,11795,11796,11797] CONDITIONAL_S
Y_MEAS 11795 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [11794,11795,11796,11797] CONDITIONAL_S
IDLE 11796 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [11794,11795,11796,11797] CONDITIONAL_S
DISCARD 11797 [(3,6)] 0 [] [] [] [] [] [11794,11795,11796,11797] CONDITIONAL_S
INJECT_T 11798 [(4,0)] D [] [] [] [] [] [] none
MERGE 11799 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11808,11809,11810,11807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11800 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11801 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11802 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11803 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11804 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11805 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11806 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11807 [(4,2),(5,2)] D [11799] [] [] [] [((4,2),(5,2))] [11808,11809,11810,11807] CONDITIONAL_S
Y_MEAS 11808 [(5,2)] HALF_D_PLUS_2 [11799] [] [] [] [] [11808,11809,11810,11807] CONDITIONAL_S
IDLE 11809 [(4,2)] HALF_D_PLUS_2 [11799] [] [] [] [] [11808,11809,11810,11807] CONDITIONAL_S
DISCARD 11810 [(5,2)] 0 [11799] [] [] [] [] [11808,11809,11810,11807] CONDITIONAL_S
MERGE 11811 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11812 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11813 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 11814 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 11815 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 11816 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [11816,11817,11818,11819] CONDITIONAL_S
Y_MEAS 11817 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [11816,11817,11818,11819] CONDITIONAL_S
IDLE 11818 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [11816,11817,11818,11819] CONDITIONAL_S
DISCARD 11819 [(3,10)] 0 [] [] [] [] [] [11816,11817,11818,11819] CONDITIONAL_S
MERGE 11820 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11820,11821,11822,11823] CONDITIONAL_S
Y_MEAS 11821 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11820,11821,11822,11823] CONDITIONAL_S
IDLE 11822 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11820,11821,11822,11823] CONDITIONAL_S
DISCARD 11823 [(7,2)] 0 [] [] [] [] [] [11820,11821,11822,11823] CONDITIONAL_S
INJECT_T 11824 [(0,10)] D [] [] [] [] [] [] none
MERGE 11825 [(2,10),(0,10),(1,10)] D [] [11835,11836,11837,11838] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11826 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11827 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11828 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 11829 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 11830 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11831 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11832 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11833 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11834 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 11835 [(2,10),(3,10)] D [11825] [] [] [] [((2,10),(3,10))] [11835,11836,11837,11838] CONDITIONAL_S
Y_MEAS 11836 [(3,10)] HALF_D_PLUS_2 [11825] [] [] [] [] [11835,11836,11837,11838] CONDITIONAL_S
IDLE 11837 [(2,10)] HALF_D_PLUS_2 [11825] [] [] [] [] [11835,11836,11837,11838] CONDITIONAL_S
DISCARD 11838 [(3,10)] 0 [11825] [] [] [] [] [11835,11836,11837,11838] CONDITIONAL_S
MERGE 11839 [(6,2),(7,2)] D [] [] [] [] [((6,2),(7,2))] [11840,11841,11842,11839] CONDITIONAL_S
Y_MEAS 11840 [(7,2)] HALF_D_PLUS_2 [] [] [] [] [] [11840,11841,11842,11839] CONDITIONAL_S
IDLE 11841 [(6,2)] HALF_D_PLUS_2 [] [] [] [] [] [11840,11841,11842,11839] CONDITIONAL_S
DISCARD 11842 [(7,2)] 0 [] [] [] [] [] [11840,11841,11842,11839] CONDITIONAL_S
MERGE 11843 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11844 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11845 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11846 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11847 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 11848 [(0,6)] D [] [] [] [] [] [] none
MERGE 11849 [(1,6),(2,6),(0,6)] D [] [11864,11865,11866,11867] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 11850 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11851 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 11852 [(0,8)] D [] [] [] [] [] [] none
MERGE 11853 [(0,8),(1,8),(2,8)] D [] [11868,11869,11870,11871] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 11854 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 11855 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 11856 [(4,0)] D [] [] [] [] [] [] none
MERGE 11857 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11872,11873,11874,11875] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11858 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11859 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11860 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11861 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 11862 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11863 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11864 [(2,6),(3,6)] D [11849] [] [] [] [((2,6),(3,6))] [11864,11865,11866,11867] CONDITIONAL_S
Y_MEAS 11865 [(3,6)] HALF_D_PLUS_2 [11849] [] [] [] [] [11864,11865,11866,11867] CONDITIONAL_S
IDLE 11866 [(2,6)] HALF_D_PLUS_2 [11849] [] [] [] [] [11864,11865,11866,11867] CONDITIONAL_S
DISCARD 11867 [(3,6)] 0 [11849] [] [] [] [] [11864,11865,11866,11867] CONDITIONAL_S
MERGE 11868 [(3,8),(2,8)] D [11853] [] [] [] [((2,8),(3,8))] [11868,11869,11870,11871] CONDITIONAL_S
Y_MEAS 11869 [(3,8)] HALF_D_PLUS_2 [11853] [] [] [] [] [11868,11869,11870,11871] CONDITIONAL_S
IDLE 11870 [(2,8)] HALF_D_PLUS_2 [11853] [] [] [] [] [11868,11869,11870,11871] CONDITIONAL_S
DISCARD 11871 [(3,8)] 0 [11853] [] [] [] [] [11868,11869,11870,11871] CONDITIONAL_S
MERGE 11872 [(4,2),(5,2)] D [11857] [] [] [] [((4,2),(5,2))] [11872,11873,11874,11875] CONDITIONAL_S
Y_MEAS 11873 [(5,2)] HALF_D_PLUS_2 [11857] [] [] [] [] [11872,11873,11874,11875] CONDITIONAL_S
IDLE 11874 [(4,2)] HALF_D_PLUS_2 [11857] [] [] [] [] [11872,11873,11874,11875] CONDITIONAL_S
DISCARD 11875 [(5,2)] 0 [11857] [] [] [] [] [11872,11873,11874,11875] CONDITIONAL_S
INJECT_T 11876 [(4,12)] D [] [] [] [] [] [] none
MERGE 11877 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [11896,11897,11898,11895] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 11878 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 11879 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 11880 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 11881 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 11882 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 11883 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 11884 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 11885 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 11886 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11887 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 11888 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 11889 [(0,10)] D [] [] [] [] [] [] none
MERGE 11890 [(2,10),(0,10),(1,10)] D [] [11904,11905,11902,11903] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11891 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11892 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11893 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 11894 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 11895 [(4,8),(5,8)] D [11877] [] [] [] [((4,8),(5,8))] [11896,11897,11898,11895] CONDITIONAL_S
Y_MEAS 11896 [(5,8)] HALF_D_PLUS_2 [11877] [] [] [] [] [11896,11897,11898,11895] CONDITIONAL_S
IDLE 11897 [(4,8)] HALF_D_PLUS_2 [11877] [] [] [] [] [11896,11897,11898,11895] CONDITIONAL_S
DISCARD 11898 [(5,8)] 0 [11877] [] [] [] [] [11896,11897,11898,11895] CONDITIONAL_S
MERGE 11899 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 11900 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11901 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 11902 [(2,10),(3,10)] D [11890] [] [] [] [((2,10),(3,10))] [11904,11905,11902,11903] CONDITIONAL_S
Y_MEAS 11903 [(3,10)] HALF_D_PLUS_2 [11890] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
IDLE 11904 [(2,10)] HALF_D_PLUS_2 [11890] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
DISCARD 11905 [(3,10)] 0 [11890] [] [] [] [] [11904,11905,11902,11903] CONDITIONAL_S
MERGE 11906 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 11907 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 11908 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11908,11909,11910,11911] CONDITIONAL_S
Y_MEAS 11909 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11908,11909,11910,11911] CONDITIONAL_S
IDLE 11910 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11908,11909,11910,11911] CONDITIONAL_S
DISCARD 11911 [(5,2)] 0 [] [] [] [] [] [11908,11909,11910,11911] CONDITIONAL_S
INJECT_T 11912 [(4,0)] D [] [] [] [] [] [] none
MERGE 11913 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [11928,11929,11926,11927] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11914 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11915 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11916 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11917 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 11918 [(0,10)] D [] [] [] [] [] [] none
MERGE 11919 [(2,10),(0,10),(1,10)] D [] [11936,11933,11934,11935] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11920 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11921 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11922 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [11922,11923,11924,11925] CONDITIONAL_S
Y_MEAS 11923 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
IDLE 11924 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
DISCARD 11925 [(3,8)] 0 [] [] [] [] [] [11922,11923,11924,11925] CONDITIONAL_S
MERGE 11926 [(4,2),(5,2)] D [11913] [] [] [] [((4,2),(5,2))] [11928,11929,11926,11927] CONDITIONAL_S
Y_MEAS 11927 [(5,2)] HALF_D_PLUS_2 [11913] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
IDLE 11928 [(4,2)] HALF_D_PLUS_2 [11913] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
DISCARD 11929 [(5,2)] 0 [11913] [] [] [] [] [11928,11929,11926,11927] CONDITIONAL_S
MERGE 11930 [(4,9),(3,8),(3,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((3,8),(3,9)),((2,8),(3,8))] [] none
DISCARD 11931 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11932 [(3,9)] 0 [] [] [] [] [] [] none
MERGE 11933 [(2,10),(3,10)] D [11919] [] [] [] [((2,10),(3,10))] [11936,11933,11934,11935] CONDITIONAL_S
Y_MEAS 11934 [(3,10)] HALF_D_PLUS_2 [11919] [] [] [] [] [11936,11933,11934,11935] CONDITIONAL_S
IDLE 11935 [(2,10)] HALF_D_PLUS_2 [11919] [] [] [] [] [11936,11933,11934,11935] CONDITIONAL_S
DISCARD 11936 [(3,10)] 0 [11919] [] [] [] [] [11936,11933,11934,11935] CONDITIONAL_S
MERGE 11937 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 11938 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 11939 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 11940 [(3,8),(3,4),(3,1),(6,1),(3,7),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 11941 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11942 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11943 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 11944 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 11945 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 11946 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 11947 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 11948 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11949 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 11950 [(5,1)] 0 [] [] [] [] [] [] none
MERGE 11951 [(4,9),(4,10)] D [] [] [] [] [((4,9),(4,10))] [] none
DISCARD 11952 [(4,9)] 0 [] [] [] [] [] [] none
MERGE 11953 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 11954 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 11955 [(6,1),(6,2)] D [] [] [] [] [((6,1),(6,2))] [] none
DISCARD 11956 [(6,1)] 0 [] [] [] [] [] [] none
MERGE 11957 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 11958 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11959 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11960 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11961 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11962 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 11963 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 11964 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 11965 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 11966 [(7,4),(3,8),(7,1),(7,7),(8,1),(3,7),(5,7),(7,3),(6,7),(7,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,3),(7,2)),((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 11967 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 11968 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 11969 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 11970 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 11971 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 11972 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 11973 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 11974 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 11975 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 11976 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 11977 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 11978 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 11979 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 11980 [(6,3)] 0 [] [] [] [] [] [] none
INJECT_T 11981 [(0,10)] D [] [] [] [] [] [] none
MERGE 11982 [(2,10),(0,10),(1,10)] D [] [11992,11993,11994,11991] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 11983 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 11984 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 11985 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [11985,11986,11987,11988] CONDITIONAL_S
Y_MEAS 11986 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [11985,11986,11987,11988] CONDITIONAL_S
IDLE 11987 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [11985,11986,11987,11988] CONDITIONAL_S
DISCARD 11988 [(5,2)] 0 [] [] [] [] [] [11985,11986,11987,11988] CONDITIONAL_S
MERGE 11989 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 11990 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 11991 [(2,10),(3,10)] D [11982] [] [] [] [((2,10),(3,10))] [11992,11993,11994,11991] CONDITIONAL_S
Y_MEAS 11992 [(3,10)] HALF_D_PLUS_2 [11982] [] [] [] [] [11992,11993,11994,11991] CONDITIONAL_S
IDLE 11993 [(2,10)] HALF_D_PLUS_2 [11982] [] [] [] [] [11992,11993,11994,11991] CONDITIONAL_S
DISCARD 11994 [(3,10)] 0 [11982] [] [] [] [] [11992,11993,11994,11991] CONDITIONAL_S
INJECT_T 11995 [(4,0)] D [] [] [] [] [] [] none
MERGE 11996 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12008,12009,12010,12007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 11997 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 11998 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 11999 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12000 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12001 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12003 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 12004 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12005 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12006 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12007 [(4,2),(5,2)] D [11996] [] [] [] [((4,2),(5,2))] [12008,12009,12010,12007] CONDITIONAL_S
Y_MEAS 12008 [(5,2)] HALF_D_PLUS_2 [11996] [] [] [] [] [12008,12009,12010,12007] CONDITIONAL_S
IDLE 12009 [(4,2)] HALF_D_PLUS_2 [11996] [] [] [] [] [12008,12009,12010,12007] CONDITIONAL_S
DISCARD 12010 [(5,2)] 0 [11996] [] [] [] [] [12008,12009,12010,12007] CONDITIONAL_S
MERGE 12011 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 12012 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12013 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12014 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12015 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12016 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12017 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12018 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12019 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 12020 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12020,12021,12022,12023] CONDITIONAL_S
Y_MEAS 12021 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12020,12021,12022,12023] CONDITIONAL_S
IDLE 12022 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12020,12021,12022,12023] CONDITIONAL_S
DISCARD 12023 [(3,10)] 0 [] [] [] [] [] [12020,12021,12022,12023] CONDITIONAL_S
INJECT_T 12024 [(0,8)] D [] [] [] [] [] [] none
MERGE 12025 [(0,8),(1,8),(2,8)] D [] [12036,12037,12038,12039] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12026 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12027 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 12028 [(0,10)] D [] [] [] [] [] [] none
MERGE 12029 [(2,10),(0,10),(1,10)] D [] [12040,12041,12042,12043] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12030 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12031 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12032 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12032,12033,12034,12035] CONDITIONAL_S
Y_MEAS 12033 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12032,12033,12034,12035] CONDITIONAL_S
IDLE 12034 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12032,12033,12034,12035] CONDITIONAL_S
DISCARD 12035 [(5,2)] 0 [] [] [] [] [] [12032,12033,12034,12035] CONDITIONAL_S
MERGE 12036 [(3,8),(2,8)] D [12025] [] [] [] [((2,8),(3,8))] [12036,12037,12038,12039] CONDITIONAL_S
Y_MEAS 12037 [(3,8)] HALF_D_PLUS_2 [12025] [] [] [] [] [12036,12037,12038,12039] CONDITIONAL_S
IDLE 12038 [(2,8)] HALF_D_PLUS_2 [12025] [] [] [] [] [12036,12037,12038,12039] CONDITIONAL_S
DISCARD 12039 [(3,8)] 0 [12025] [] [] [] [] [12036,12037,12038,12039] CONDITIONAL_S
MERGE 12040 [(2,10),(3,10)] D [12029] [] [] [] [((2,10),(3,10))] [12040,12041,12042,12043] CONDITIONAL_S
Y_MEAS 12041 [(3,10)] HALF_D_PLUS_2 [12029] [] [] [] [] [12040,12041,12042,12043] CONDITIONAL_S
IDLE 12042 [(2,10)] HALF_D_PLUS_2 [12029] [] [] [] [] [12040,12041,12042,12043] CONDITIONAL_S
DISCARD 12043 [(3,10)] 0 [12029] [] [] [] [] [12040,12041,12042,12043] CONDITIONAL_S
INJECT_T 12044 [(4,0)] D [] [] [] [] [] [] none
MERGE 12045 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12056,12053,12054,12055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12046 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12047 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12048 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12049 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12050 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12051 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12052 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12053 [(4,2),(5,2)] D [12045] [] [] [] [((4,2),(5,2))] [12056,12053,12054,12055] CONDITIONAL_S
Y_MEAS 12054 [(5,2)] HALF_D_PLUS_2 [12045] [] [] [] [] [12056,12053,12054,12055] CONDITIONAL_S
IDLE 12055 [(4,2)] HALF_D_PLUS_2 [12045] [] [] [] [] [12056,12053,12054,12055] CONDITIONAL_S
DISCARD 12056 [(5,2)] 0 [12045] [] [] [] [] [12056,12053,12054,12055] CONDITIONAL_S
INJECT_T 12057 [(0,4)] D [] [] [] [] [] [] none
MERGE 12058 [(2,4),(0,4),(1,4)] D [] [12064,12065,12066,12063] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12059 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12060 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12061 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12062 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12063 [(2,4),(3,4)] D [12058] [] [] [] [((2,4),(3,4))] [12064,12065,12066,12063] CONDITIONAL_S
Y_MEAS 12064 [(3,4)] HALF_D_PLUS_2 [12058] [] [] [] [] [12064,12065,12066,12063] CONDITIONAL_S
IDLE 12065 [(2,4)] HALF_D_PLUS_2 [12058] [] [] [] [] [12064,12065,12066,12063] CONDITIONAL_S
DISCARD 12066 [(3,4)] 0 [12058] [] [] [] [] [12064,12065,12066,12063] CONDITIONAL_S
MERGE 12067 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 12068 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12069 [(1,3)] 0 [] [] [] [] [] [] none
INJECT_T 12070 [(0,10)] D [] [] [] [] [] [] none
MERGE 12071 [(2,10),(0,10),(1,10)] D [] [12084,12085,12086,12087] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12072 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12073 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12074 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12075 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12076 [(4,4),(2,5),(3,4),(3,5)] D [] [] [] [] [((3,5),(3,4)),((2,5),(3,5)),((3,4),(4,4))] [] none
DISCARD 12077 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12078 [(3,4)] 0 [] [] [] [] [] [] none
MERGE 12079 [(2,4),(2,5)] D [] [] [] [] [((2,4),(2,5))] [] none
DISCARD 12080 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12081 [(3,7),(3,8),(2,7),(4,8)] D [] [] [] [] [((2,7),(3,7)),((3,8),(4,8)),((3,7),(3,8))] [] none
DISCARD 12082 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12083 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12084 [(2,10),(3,10)] D [12071] [] [] [] [((2,10),(3,10))] [12084,12085,12086,12087] CONDITIONAL_S
Y_MEAS 12085 [(3,10)] HALF_D_PLUS_2 [12071] [] [] [] [] [12084,12085,12086,12087] CONDITIONAL_S
IDLE 12086 [(2,10)] HALF_D_PLUS_2 [12071] [] [] [] [] [12084,12085,12086,12087] CONDITIONAL_S
DISCARD 12087 [(3,10)] 0 [12071] [] [] [] [] [12084,12085,12086,12087] CONDITIONAL_S
INJECT_T 12088 [(4,0)] D [] [] [] [] [] [] none
MERGE 12089 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12104,12101,12102,12103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12090 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12091 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12092 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12093 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12094 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 12095 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 12096 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12097 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12098 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 12099 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12100 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12101 [(4,2),(5,2)] D [12089] [] [] [] [((4,2),(5,2))] [12104,12101,12102,12103] CONDITIONAL_S
Y_MEAS 12102 [(5,2)] HALF_D_PLUS_2 [12089] [] [] [] [] [12104,12101,12102,12103] CONDITIONAL_S
IDLE 12103 [(4,2)] HALF_D_PLUS_2 [12089] [] [] [] [] [12104,12101,12102,12103] CONDITIONAL_S
DISCARD 12104 [(5,2)] 0 [12089] [] [] [] [] [12104,12101,12102,12103] CONDITIONAL_S
MERGE 12105 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 12106 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 12107 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 12108 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12109 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12110 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12111 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12112 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12113 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12114 [(1,8)] 0 [] [] [] [] [] [] none
INJECT_T 12115 [(0,2)] D [] [] [] [] [] [] none
MERGE 12116 [(0,2),(1,2),(2,2)] D [] [12138,12139,12140,12141] [] [] [((0,2),(1,2)),((1,2),(2,2))] [] none
DISCARD 12117 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12118 [(0,2)] 0 [] [] [] [] [] [] none
INJECT_T 12119 [(0,4)] D [] [] [] [] [] [] none
MERGE 12120 [(2,4),(0,4),(1,4)] D [] [12144,12145,12142,12143] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12121 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12122 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12123 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12124 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12125 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12126 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12127 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12128 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12129 [(4,3)] 0 [] [] [] [] [] [] none
INJECT_T 12130 [(0,6)] D [] [] [] [] [] [] none
MERGE 12131 [(1,6),(2,6),(0,6)] D [] [12168,12165,12166,12167] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12132 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12133 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 12134 [(0,8)] D [] [] [] [] [] [] none
MERGE 12135 [(0,8),(1,8),(2,8)] D [] [12169,12170,12171,12172] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12136 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12137 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12138 [(3,2),(2,2)] D [12116] [] [] [] [((2,2),(3,2))] [12138,12139,12140,12141] CONDITIONAL_S
Y_MEAS 12139 [(3,2)] HALF_D_PLUS_2 [12116] [] [] [] [] [12138,12139,12140,12141] CONDITIONAL_S
IDLE 12140 [(2,2)] HALF_D_PLUS_2 [12116] [] [] [] [] [12138,12139,12140,12141] CONDITIONAL_S
DISCARD 12141 [(3,2)] 0 [12116] [] [] [] [] [12138,12139,12140,12141] CONDITIONAL_S
MERGE 12142 [(2,4),(3,4)] D [12120] [] [] [] [((2,4),(3,4))] [12144,12145,12142,12143] CONDITIONAL_S
Y_MEAS 12143 [(3,4)] HALF_D_PLUS_2 [12120] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
IDLE 12144 [(2,4)] HALF_D_PLUS_2 [12120] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
DISCARD 12145 [(3,4)] 0 [12120] [] [] [] [] [12144,12145,12142,12143] CONDITIONAL_S
INJECT_T 12146 [(4,0)] D [] [] [] [] [] [] none
MERGE 12147 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [12200,12197,12198,12199] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 12148 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 12149 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 12150 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 12151 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 12152 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12153 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12154 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12155 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12156 [(0,10)] D [] [] [] [] [] [] none
MERGE 12157 [(2,10),(0,10),(1,10)] D [] [12188,12189,12190,12191] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12158 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12159 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12160 [(2,4),(1,2),(2,1),(1,1),(1,4),(1,3)] D [] [] [] [] [((1,2),(1,3)),((1,4),(2,4)),((1,3),(1,4)),((1,1),(1,2)),((2,1),(1,1))] [] none
DISCARD 12161 [(1,1)] 0 [] [] [] [] [] [] none
DISCARD 12162 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12163 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12164 [(1,4)] 0 [] [] [] [] [] [] none
MERGE 12165 [(2,6),(3,6)] D [12131] [] [] [] [((2,6),(3,6))] [12168,12165,12166,12167] CONDITIONAL_S
Y_MEAS 12166 [(3,6)] HALF_D_PLUS_2 [12131] [] [] [] [] [12168,12165,12166,12167] CONDITIONAL_S
IDLE 12167 [(2,6)] HALF_D_PLUS_2 [12131] [] [] [] [] [12168,12165,12166,12167] CONDITIONAL_S
DISCARD 12168 [(3,6)] 0 [12131] [] [] [] [] [12168,12165,12166,12167] CONDITIONAL_S
MERGE 12169 [(3,8),(2,8)] D [12135] [] [] [] [((2,8),(3,8))] [12169,12170,12171,12172] CONDITIONAL_S
Y_MEAS 12170 [(3,8)] HALF_D_PLUS_2 [12135] [] [] [] [] [12169,12170,12171,12172] CONDITIONAL_S
IDLE 12171 [(2,8)] HALF_D_PLUS_2 [12135] [] [] [] [] [12169,12170,12171,12172] CONDITIONAL_S
DISCARD 12172 [(3,8)] 0 [12135] [] [] [] [] [12169,12170,12171,12172] CONDITIONAL_S
INJECT_T 12173 [(4,12)] D [] [] [] [] [] [] none
MERGE 12174 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [12210,12211,12212,12213] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 12175 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12176 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12177 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 12178 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 12179 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 12180 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 12181 [(2,1),(2,2)] D [] [] [] [] [((2,1),(2,2))] [] none
DISCARD 12182 [(2,1)] 0 [] [] [] [] [] [] none
MERGE 12183 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12184 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12185 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12186 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12187 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12188 [(2,10),(3,10)] D [12157] [] [] [] [((2,10),(3,10))] [12188,12189,12190,12191] CONDITIONAL_S
Y_MEAS 12189 [(3,10)] HALF_D_PLUS_2 [12157] [] [] [] [] [12188,12189,12190,12191] CONDITIONAL_S
IDLE 12190 [(2,10)] HALF_D_PLUS_2 [12157] [] [] [] [] [12188,12189,12190,12191] CONDITIONAL_S
DISCARD 12191 [(3,10)] 0 [12157] [] [] [] [] [12188,12189,12190,12191] CONDITIONAL_S
MERGE 12192 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12193 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12194 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12195 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12196 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12197 [(4,4),(5,4)] D [12147] [] [] [] [((4,4),(5,4))] [12200,12197,12198,12199] CONDITIONAL_S
Y_MEAS 12198 [(5,4)] HALF_D_PLUS_2 [12147] [] [] [] [] [12200,12197,12198,12199] CONDITIONAL_S
IDLE 12199 [(4,4)] HALF_D_PLUS_2 [12147] [] [] [] [] [12200,12197,12198,12199] CONDITIONAL_S
DISCARD 12200 [(5,4)] 0 [12147] [] [] [] [] [12200,12197,12198,12199] CONDITIONAL_S
MERGE 12201 [(2,4),(3,3),(3,4),(4,3)] D [] [] [] [] [((2,4),(3,4)),((3,3),(4,3)),((3,4),(3,3))] [] none
DISCARD 12202 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12203 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12204 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12205 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12206 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12208,12209,12206,12207] CONDITIONAL_S
Y_MEAS 12207 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
IDLE 12208 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
DISCARD 12209 [(5,2)] 0 [] [] [] [] [] [12208,12209,12206,12207] CONDITIONAL_S
MERGE 12210 [(4,8),(5,8)] D [12174] [] [] [] [((4,8),(5,8))] [12210,12211,12212,12213] CONDITIONAL_S
Y_MEAS 12211 [(5,8)] HALF_D_PLUS_2 [12174] [] [] [] [] [12210,12211,12212,12213] CONDITIONAL_S
IDLE 12212 [(4,8)] HALF_D_PLUS_2 [12174] [] [] [] [] [12210,12211,12212,12213] CONDITIONAL_S
DISCARD 12213 [(5,8)] 0 [12174] [] [] [] [] [12210,12211,12212,12213] CONDITIONAL_S
MERGE 12214 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12215 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12216 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12217 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12218 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 12219 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12220 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12221 [(0,10)] D [] [] [] [] [] [] none
MERGE 12222 [(2,10),(0,10),(1,10)] D [] [12232,12229,12230,12231] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12223 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12224 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12225 [(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4))] [12225,12226,12227,12228] CONDITIONAL_S
Y_MEAS 12226 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [12225,12226,12227,12228] CONDITIONAL_S
IDLE 12227 [(2,4)] HALF_D_PLUS_2 [] [] [] [] [] [12225,12226,12227,12228] CONDITIONAL_S
DISCARD 12228 [(3,4)] 0 [] [] [] [] [] [12225,12226,12227,12228] CONDITIONAL_S
MERGE 12229 [(2,10),(3,10)] D [12222] [] [] [] [((2,10),(3,10))] [12232,12229,12230,12231] CONDITIONAL_S
Y_MEAS 12230 [(3,10)] HALF_D_PLUS_2 [12222] [] [] [] [] [12232,12229,12230,12231] CONDITIONAL_S
IDLE 12231 [(2,10)] HALF_D_PLUS_2 [12222] [] [] [] [] [12232,12229,12230,12231] CONDITIONAL_S
DISCARD 12232 [(3,10)] 0 [12222] [] [] [] [] [12232,12229,12230,12231] CONDITIONAL_S
INJECT_T 12233 [(4,0)] D [] [] [] [] [] [] none
MERGE 12234 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12243,12244,12245,12246] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12235 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12236 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12237 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12238 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12239 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12240,12241,12242,12239] CONDITIONAL_S
Y_MEAS 12240 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
IDLE 12241 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
DISCARD 12242 [(3,8)] 0 [] [] [] [] [] [12240,12241,12242,12239] CONDITIONAL_S
MERGE 12243 [(4,2),(5,2)] D [12234] [] [] [] [((4,2),(5,2))] [12243,12244,12245,12246] CONDITIONAL_S
Y_MEAS 12244 [(5,2)] HALF_D_PLUS_2 [12234] [] [] [] [] [12243,12244,12245,12246] CONDITIONAL_S
IDLE 12245 [(4,2)] HALF_D_PLUS_2 [12234] [] [] [] [] [12243,12244,12245,12246] CONDITIONAL_S
DISCARD 12246 [(5,2)] 0 [12234] [] [] [] [] [12243,12244,12245,12246] CONDITIONAL_S
MERGE 12247 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12248,12249,12250,12247] CONDITIONAL_S
Y_MEAS 12248 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12248,12249,12250,12247] CONDITIONAL_S
IDLE 12249 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12248,12249,12250,12247] CONDITIONAL_S
DISCARD 12250 [(3,8)] 0 [] [] [] [] [] [12248,12249,12250,12247] CONDITIONAL_S
MERGE 12251 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12252 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12253 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12254 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12255 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12256 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12257 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12258 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12259 [(5,3)] 0 [] [] [] [] [] [] none
INJECT_T 12260 [(0,10)] D [] [] [] [] [] [] none
MERGE 12261 [(2,10),(0,10),(1,10)] D [] [12266,12267,12268,12269] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12262 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12263 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12264 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12265 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 12266 [(2,10),(3,10)] D [12261] [] [] [] [((2,10),(3,10))] [12266,12267,12268,12269] CONDITIONAL_S
Y_MEAS 12267 [(3,10)] HALF_D_PLUS_2 [12261] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
IDLE 12268 [(2,10)] HALF_D_PLUS_2 [12261] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
DISCARD 12269 [(3,10)] 0 [12261] [] [] [] [] [12266,12267,12268,12269] CONDITIONAL_S
INJECT_T 12270 [(4,0)] D [] [] [] [] [] [] none
MERGE 12271 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12276,12277,12278,12279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12272 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12273 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12274 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12275 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12276 [(4,2),(5,2)] D [12271] [] [] [] [((4,2),(5,2))] [12276,12277,12278,12279] CONDITIONAL_S
Y_MEAS 12277 [(5,2)] HALF_D_PLUS_2 [12271] [] [] [] [] [12276,12277,12278,12279] CONDITIONAL_S
IDLE 12278 [(4,2)] HALF_D_PLUS_2 [12271] [] [] [] [] [12276,12277,12278,12279] CONDITIONAL_S
DISCARD 12279 [(5,2)] 0 [12271] [] [] [] [] [12276,12277,12278,12279] CONDITIONAL_S
INJECT_T 12280 [(0,10)] D [] [] [] [] [] [] none
MERGE 12281 [(2,10),(0,10),(1,10)] D [] [12288,12289,12290,12291] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12282 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12283 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12284 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12284,12285,12286,12287] CONDITIONAL_S
Y_MEAS 12285 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12284,12285,12286,12287] CONDITIONAL_S
IDLE 12286 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12284,12285,12286,12287] CONDITIONAL_S
DISCARD 12287 [(7,4)] 0 [] [] [] [] [] [12284,12285,12286,12287] CONDITIONAL_S
MERGE 12288 [(2,10),(3,10)] D [12281] [] [] [] [((2,10),(3,10))] [12288,12289,12290,12291] CONDITIONAL_S
Y_MEAS 12289 [(3,10)] HALF_D_PLUS_2 [12281] [] [] [] [] [12288,12289,12290,12291] CONDITIONAL_S
IDLE 12290 [(2,10)] HALF_D_PLUS_2 [12281] [] [] [] [] [12288,12289,12290,12291] CONDITIONAL_S
DISCARD 12291 [(3,10)] 0 [12281] [] [] [] [] [12288,12289,12290,12291] CONDITIONAL_S
INJECT_T 12292 [(4,0)] D [] [] [] [] [] [] none
MERGE 12293 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12298,12299,12300,12301] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12294 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12295 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12296 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12297 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12298 [(4,2),(5,2)] D [12293] [] [] [] [((4,2),(5,2))] [12298,12299,12300,12301] CONDITIONAL_S
Y_MEAS 12299 [(5,2)] HALF_D_PLUS_2 [12293] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
IDLE 12300 [(4,2)] HALF_D_PLUS_2 [12293] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
DISCARD 12301 [(5,2)] 0 [12293] [] [] [] [] [12298,12299,12300,12301] CONDITIONAL_S
INJECT_T 12302 [(0,10)] D [] [] [] [] [] [] none
MERGE 12303 [(2,10),(0,10),(1,10)] D [] [12320,12321,12322,12319] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12304 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12305 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12306 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12306,12307,12308,12309] CONDITIONAL_S
Y_MEAS 12307 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
IDLE 12308 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
DISCARD 12309 [(7,4)] 0 [] [] [] [] [] [12306,12307,12308,12309] CONDITIONAL_S
MERGE 12310 [(3,8),(5,5),(3,7),(5,4),(5,7),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12311 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12312 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12313 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12314 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12315 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12316 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12317 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12318 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 12319 [(2,10),(3,10)] D [12303] [] [] [] [((2,10),(3,10))] [12320,12321,12322,12319] CONDITIONAL_S
Y_MEAS 12320 [(3,10)] HALF_D_PLUS_2 [12303] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
IDLE 12321 [(2,10)] HALF_D_PLUS_2 [12303] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
DISCARD 12322 [(3,10)] 0 [12303] [] [] [] [] [12320,12321,12322,12319] CONDITIONAL_S
INJECT_T 12323 [(4,0)] D [] [] [] [] [] [] none
MERGE 12324 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12344,12345,12342,12343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12325 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12326 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12327 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12328 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12329 [(7,4),(3,8),(5,5),(7,1),(6,5),(8,1),(3,7),(5,7),(7,3),(5,6),(7,2),(7,5),(4,7),(2,8)] D [] [] [] [] [((5,7),(5,6)),((5,5),(6,5)),((7,3),(7,2)),((4,7),(5,7)),((6,5),(7,5)),((7,4),(7,3)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((7,2),(7,1)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 12330 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12331 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12332 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12333 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12334 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12335 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12336 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 12337 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 12338 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 12339 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 12340 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 12341 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 12342 [(4,2),(5,2)] D [12324] [] [] [] [((4,2),(5,2))] [12344,12345,12342,12343] CONDITIONAL_S
Y_MEAS 12343 [(5,2)] HALF_D_PLUS_2 [12324] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
IDLE 12344 [(4,2)] HALF_D_PLUS_2 [12324] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
DISCARD 12345 [(5,2)] 0 [12324] [] [] [] [] [12344,12345,12342,12343] CONDITIONAL_S
MERGE 12346 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12347 [(6,3)] 0 [] [] [] [] [] [] none
MERGE 12348 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12349 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12350 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12351 [(5,4),(6,4)] D [] [] [] [] [((6,4),(5,4))] [12352,12353,12354,12351] CONDITIONAL_S
Y_MEAS 12352 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
IDLE 12353 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
DISCARD 12354 [(5,4)] 0 [] [] [] [] [] [12352,12353,12354,12351] CONDITIONAL_S
MERGE 12355 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 12356 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 12357 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12358 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12359 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12360 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12361 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12362 [(3,8),(5,5),(6,5),(3,7),(4,5),(3,6),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,5),(6,5)),((3,6),(3,5)),((3,7),(3,6)),((2,8),(3,8)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 12363 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12364 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12365 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12366 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 12367 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 12368 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12369 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12370 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12371 [(0,10)] D [] [] [] [] [] [] none
MERGE 12372 [(2,10),(0,10),(1,10)] D [] [12386,12387,12388,12389] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12373 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12374 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12375 [(3,8),(7,7),(3,7),(5,7),(4,7),(6,7),(7,6),(7,5),(8,5),(2,8)] D [] [] [] [] [((7,7),(7,6)),((7,5),(8,5)),((4,7),(5,7)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 12376 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12377 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12378 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12379 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12380 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 12381 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 12382 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 12383 [(7,5)] 0 [] [] [] [] [] [] none
MERGE 12384 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12385 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12386 [(2,10),(3,10)] D [12372] [] [] [] [((2,10),(3,10))] [12386,12387,12388,12389] CONDITIONAL_S
Y_MEAS 12387 [(3,10)] HALF_D_PLUS_2 [12372] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
IDLE 12388 [(2,10)] HALF_D_PLUS_2 [12372] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
DISCARD 12389 [(3,10)] 0 [12372] [] [] [] [] [12386,12387,12388,12389] CONDITIONAL_S
MERGE 12390 [(8,4),(8,5)] D [] [] [] [] [((8,4),(8,5))] [] none
DISCARD 12391 [(8,5)] 0 [] [] [] [] [] [] none
MERGE 12392 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12392,12393,12394,12395] CONDITIONAL_S
Y_MEAS 12393 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
IDLE 12394 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
DISCARD 12395 [(5,2)] 0 [] [] [] [] [] [12392,12393,12394,12395] CONDITIONAL_S
INJECT_T 12396 [(4,0)] D [] [] [] [] [] [] none
MERGE 12397 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12408,12409,12406,12407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12398 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12399 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12400 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12401 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12402 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12402,12403,12404,12405] CONDITIONAL_S
Y_MEAS 12403 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12402,12403,12404,12405] CONDITIONAL_S
IDLE 12404 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12402,12403,12404,12405] CONDITIONAL_S
DISCARD 12405 [(7,4)] 0 [] [] [] [] [] [12402,12403,12404,12405] CONDITIONAL_S
MERGE 12406 [(4,2),(5,2)] D [12397] [] [] [] [((4,2),(5,2))] [12408,12409,12406,12407] CONDITIONAL_S
Y_MEAS 12407 [(5,2)] HALF_D_PLUS_2 [12397] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
IDLE 12408 [(4,2)] HALF_D_PLUS_2 [12397] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
DISCARD 12409 [(5,2)] 0 [12397] [] [] [] [] [12408,12409,12406,12407] CONDITIONAL_S
INJECT_T 12410 [(0,6)] D [] [] [] [] [] [] none
MERGE 12411 [(1,6),(2,6),(0,6)] D [] [12418,12419,12420,12421] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12412 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12413 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 12414 [(0,10)] D [] [] [] [] [] [] none
MERGE 12415 [(2,10),(0,10),(1,10)] D [] [12424,12425,12422,12423] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12416 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12417 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12418 [(2,6),(3,6)] D [12411] [] [] [] [((2,6),(3,6))] [12418,12419,12420,12421] CONDITIONAL_S
Y_MEAS 12419 [(3,6)] HALF_D_PLUS_2 [12411] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
IDLE 12420 [(2,6)] HALF_D_PLUS_2 [12411] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
DISCARD 12421 [(3,6)] 0 [12411] [] [] [] [] [12418,12419,12420,12421] CONDITIONAL_S
MERGE 12422 [(2,10),(3,10)] D [12415] [] [] [] [((2,10),(3,10))] [12424,12425,12422,12423] CONDITIONAL_S
Y_MEAS 12423 [(3,10)] HALF_D_PLUS_2 [12415] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
IDLE 12424 [(2,10)] HALF_D_PLUS_2 [12415] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
DISCARD 12425 [(3,10)] 0 [12415] [] [] [] [] [12424,12425,12422,12423] CONDITIONAL_S
MERGE 12426 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12427 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12428 [(1,5)] 0 [] [] [] [] [] [] none
INJECT_T 12429 [(0,8)] D [] [] [] [] [] [] none
MERGE 12430 [(0,8),(1,8),(2,8)] D [] [12450,12451,12452,12453] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12431 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12432 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12433 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12434 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12435 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 12436 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12437 [(3,6)] 0 [] [] [] [] [] [] none
INJECT_T 12438 [(4,0)] D [] [] [] [] [] [] none
MERGE 12439 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12456,12457,12454,12455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12440 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12441 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12442 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12443 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12444 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12444,12445,12446,12447] CONDITIONAL_S
Y_MEAS 12445 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12444,12445,12446,12447] CONDITIONAL_S
IDLE 12446 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12444,12445,12446,12447] CONDITIONAL_S
DISCARD 12447 [(7,4)] 0 [] [] [] [] [] [12444,12445,12446,12447] CONDITIONAL_S
MERGE 12448 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 12449 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12450 [(3,8),(2,8)] D [12430] [] [] [] [((2,8),(3,8))] [12450,12451,12452,12453] CONDITIONAL_S
Y_MEAS 12451 [(3,8)] HALF_D_PLUS_2 [12430] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
IDLE 12452 [(2,8)] HALF_D_PLUS_2 [12430] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
DISCARD 12453 [(3,8)] 0 [12430] [] [] [] [] [12450,12451,12452,12453] CONDITIONAL_S
MERGE 12454 [(4,2),(5,2)] D [12439] [] [] [] [((4,2),(5,2))] [12456,12457,12454,12455] CONDITIONAL_S
Y_MEAS 12455 [(5,2)] HALF_D_PLUS_2 [12439] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
IDLE 12456 [(4,2)] HALF_D_PLUS_2 [12439] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
DISCARD 12457 [(5,2)] 0 [12439] [] [] [] [] [12456,12457,12454,12455] CONDITIONAL_S
MERGE 12458 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 12459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12460 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12461 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12462 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 12463 [(7,4),(6,4)] D [] [] [] [] [((6,4),(7,4))] [12464,12465,12466,12463] CONDITIONAL_S
Y_MEAS 12464 [(7,4)] HALF_D_PLUS_2 [] [] [] [] [] [12464,12465,12466,12463] CONDITIONAL_S
IDLE 12465 [(6,4)] HALF_D_PLUS_2 [] [] [] [] [] [12464,12465,12466,12463] CONDITIONAL_S
DISCARD 12466 [(7,4)] 0 [] [] [] [] [] [12464,12465,12466,12463] CONDITIONAL_S
MERGE 12467 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12468 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12469 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 12470 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12471 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 12472 [(0,4)] D [] [] [] [] [] [] none
MERGE 12473 [(2,4),(0,4),(1,4)] D [] [12500,12501,12502,12503] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 12474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12475 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12476 [(0,6)] D [] [] [] [] [] [] none
MERGE 12477 [(1,6),(2,6),(0,6)] D [] [12504,12505,12506,12507] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12478 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12479 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 12480 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12480,12481,12482,12483] CONDITIONAL_S
Y_MEAS 12481 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
IDLE 12482 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
DISCARD 12483 [(3,10)] 0 [] [] [] [] [] [12480,12481,12482,12483] CONDITIONAL_S
MERGE 12484 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12485 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 12486 [(0,8)] D [] [] [] [] [] [] none
MERGE 12487 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [12523,12524,12525,12526] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 12488 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12489 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12490 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 12491 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12492 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12493 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12494 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12495 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 12496 [(0,10)] D [] [] [] [] [] [] none
MERGE 12497 [(2,10),(0,10),(1,10)] D [] [12513,12514,12515,12516] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12498 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12499 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12500 [(2,4),(3,4)] D [12473] [] [] [] [((2,4),(3,4))] [12500,12501,12502,12503] CONDITIONAL_S
Y_MEAS 12501 [(3,4)] HALF_D_PLUS_2 [12473] [] [] [] [] [12500,12501,12502,12503] CONDITIONAL_S
IDLE 12502 [(2,4)] HALF_D_PLUS_2 [12473] [] [] [] [] [12500,12501,12502,12503] CONDITIONAL_S
DISCARD 12503 [(3,4)] 0 [12473] [] [] [] [] [12500,12501,12502,12503] CONDITIONAL_S
MERGE 12504 [(2,6),(3,6)] D [12477] [] [] [] [((2,6),(3,6))] [12504,12505,12506,12507] CONDITIONAL_S
Y_MEAS 12505 [(3,6)] HALF_D_PLUS_2 [12477] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
IDLE 12506 [(2,6)] HALF_D_PLUS_2 [12477] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
DISCARD 12507 [(3,6)] 0 [12477] [] [] [] [] [12504,12505,12506,12507] CONDITIONAL_S
MERGE 12508 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 12509 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12510 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12511 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12512 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 12513 [(2,10),(3,10)] D [12497] [] [] [] [((2,10),(3,10))] [12513,12514,12515,12516] CONDITIONAL_S
Y_MEAS 12514 [(3,10)] HALF_D_PLUS_2 [12497] [] [] [] [] [12513,12514,12515,12516] CONDITIONAL_S
IDLE 12515 [(2,10)] HALF_D_PLUS_2 [12497] [] [] [] [] [12513,12514,12515,12516] CONDITIONAL_S
DISCARD 12516 [(3,10)] 0 [12497] [] [] [] [] [12513,12514,12515,12516] CONDITIONAL_S
MERGE 12517 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12518 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 12519 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12520,12521,12522,12519] CONDITIONAL_S
Y_MEAS 12520 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12520,12521,12522,12519] CONDITIONAL_S
IDLE 12521 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12520,12521,12522,12519] CONDITIONAL_S
DISCARD 12522 [(5,2)] 0 [] [] [] [] [] [12520,12521,12522,12519] CONDITIONAL_S
MERGE 12523 [(4,6),(5,6)] D [12487] [] [] [] [((4,6),(5,6))] [12523,12524,12525,12526] CONDITIONAL_S
Y_MEAS 12524 [(5,6)] HALF_D_PLUS_2 [12487] [] [] [] [] [12523,12524,12525,12526] CONDITIONAL_S
IDLE 12525 [(4,6)] HALF_D_PLUS_2 [12487] [] [] [] [] [12523,12524,12525,12526] CONDITIONAL_S
DISCARD 12526 [(5,6)] 0 [12487] [] [] [] [] [12523,12524,12525,12526] CONDITIONAL_S
MERGE 12527 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 12528 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12529 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 12530 [(4,0)] D [] [] [] [] [] [] none
MERGE 12531 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12536,12537,12538,12539] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12532 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12533 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12534 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12535 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12536 [(4,2),(5,2)] D [12531] [] [] [] [((4,2),(5,2))] [12536,12537,12538,12539] CONDITIONAL_S
Y_MEAS 12537 [(5,2)] HALF_D_PLUS_2 [12531] [] [] [] [] [12536,12537,12538,12539] CONDITIONAL_S
IDLE 12538 [(4,2)] HALF_D_PLUS_2 [12531] [] [] [] [] [12536,12537,12538,12539] CONDITIONAL_S
DISCARD 12539 [(5,2)] 0 [12531] [] [] [] [] [12536,12537,12538,12539] CONDITIONAL_S
MERGE 12540 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12541 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 12542 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12544,12545,12542,12543] CONDITIONAL_S
Y_MEAS 12543 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12544,12545,12542,12543] CONDITIONAL_S
IDLE 12544 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12544,12545,12542,12543] CONDITIONAL_S
DISCARD 12545 [(3,10)] 0 [] [] [] [] [] [12544,12545,12542,12543] CONDITIONAL_S
INJECT_T 12546 [(0,10)] D [] [] [] [] [] [] none
MERGE 12547 [(2,10),(0,10),(1,10)] D [] [12560,12557,12558,12559] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12548 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12549 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12550 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [12552,12553,12550,12551] CONDITIONAL_S
Y_MEAS 12551 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
IDLE 12552 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
DISCARD 12553 [(3,6)] 0 [] [] [] [] [] [12552,12553,12550,12551] CONDITIONAL_S
MERGE 12554 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12555 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12556 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12557 [(2,10),(3,10)] D [12547] [] [] [] [((2,10),(3,10))] [12560,12557,12558,12559] CONDITIONAL_S
Y_MEAS 12558 [(3,10)] HALF_D_PLUS_2 [12547] [] [] [] [] [12560,12557,12558,12559] CONDITIONAL_S
IDLE 12559 [(2,10)] HALF_D_PLUS_2 [12547] [] [] [] [] [12560,12557,12558,12559] CONDITIONAL_S
DISCARD 12560 [(3,10)] 0 [12547] [] [] [] [] [12560,12557,12558,12559] CONDITIONAL_S
INJECT_T 12561 [(4,0)] D [] [] [] [] [] [] none
MERGE 12562 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12572,12573,12574,12575] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12563 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12564 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12565 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12566 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12567 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12568 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12569 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 12570 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12571 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12572 [(4,2),(5,2)] D [12562] [] [] [] [((4,2),(5,2))] [12572,12573,12574,12575] CONDITIONAL_S
Y_MEAS 12573 [(5,2)] HALF_D_PLUS_2 [12562] [] [] [] [] [12572,12573,12574,12575] CONDITIONAL_S
IDLE 12574 [(4,2)] HALF_D_PLUS_2 [12562] [] [] [] [] [12572,12573,12574,12575] CONDITIONAL_S
DISCARD 12575 [(5,2)] 0 [12562] [] [] [] [] [12572,12573,12574,12575] CONDITIONAL_S
MERGE 12576 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 12577 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 12578 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12579 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12580 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12581 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12582 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12583 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12584 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12585 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12586 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12587 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 12588 [(0,6)] D [] [] [] [] [] [] none
MERGE 12589 [(1,6),(2,6),(0,6)] D [] [12600,12601,12598,12599] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 12590 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12591 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 12592 [(0,8)] D [] [] [] [] [] [] none
MERGE 12593 [(0,8),(1,8),(2,8)] D [] [12602,12603,12604,12605] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12594 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12595 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12596 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12597 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12598 [(2,6),(3,6)] D [12589] [] [] [] [((2,6),(3,6))] [12600,12601,12598,12599] CONDITIONAL_S
Y_MEAS 12599 [(3,6)] HALF_D_PLUS_2 [12589] [] [] [] [] [12600,12601,12598,12599] CONDITIONAL_S
IDLE 12600 [(2,6)] HALF_D_PLUS_2 [12589] [] [] [] [] [12600,12601,12598,12599] CONDITIONAL_S
DISCARD 12601 [(3,6)] 0 [12589] [] [] [] [] [12600,12601,12598,12599] CONDITIONAL_S
MERGE 12602 [(3,8),(2,8)] D [12593] [] [] [] [((2,8),(3,8))] [12602,12603,12604,12605] CONDITIONAL_S
Y_MEAS 12603 [(3,8)] HALF_D_PLUS_2 [12593] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
IDLE 12604 [(2,8)] HALF_D_PLUS_2 [12593] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
DISCARD 12605 [(3,8)] 0 [12593] [] [] [] [] [12602,12603,12604,12605] CONDITIONAL_S
MERGE 12606 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12608,12609,12606,12607] CONDITIONAL_S
Y_MEAS 12607 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12608,12609,12606,12607] CONDITIONAL_S
IDLE 12608 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12608,12609,12606,12607] CONDITIONAL_S
DISCARD 12609 [(3,10)] 0 [] [] [] [] [] [12608,12609,12606,12607] CONDITIONAL_S
INJECT_T 12610 [(4,12)] D [] [] [] [] [] [] none
MERGE 12611 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [12643,12644,12645,12646] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 12612 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12613 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12614 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 12615 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 12616 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 12617 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 12618 [(0,10)] D [] [] [] [] [] [] none
MERGE 12619 [(2,10),(0,10),(1,10)] D [] [12633,12634,12635,12636] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12620 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12621 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12622 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12623 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12624 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12625 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12626 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 12627 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12627,12628,12629,12630] CONDITIONAL_S
Y_MEAS 12628 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12627,12628,12629,12630] CONDITIONAL_S
IDLE 12629 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12627,12628,12629,12630] CONDITIONAL_S
DISCARD 12630 [(5,2)] 0 [] [] [] [] [] [12627,12628,12629,12630] CONDITIONAL_S
MERGE 12631 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12632 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12633 [(2,10),(3,10)] D [12619] [] [] [] [((2,10),(3,10))] [12633,12634,12635,12636] CONDITIONAL_S
Y_MEAS 12634 [(3,10)] HALF_D_PLUS_2 [12619] [] [] [] [] [12633,12634,12635,12636] CONDITIONAL_S
IDLE 12635 [(2,10)] HALF_D_PLUS_2 [12619] [] [] [] [] [12633,12634,12635,12636] CONDITIONAL_S
DISCARD 12636 [(3,10)] 0 [12619] [] [] [] [] [12633,12634,12635,12636] CONDITIONAL_S
INJECT_T 12637 [(4,0)] D [] [] [] [] [] [] none
MERGE 12638 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12650,12651,12652,12653] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12639 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12640 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12641 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12642 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12643 [(4,8),(5,8)] D [12611] [] [] [] [((4,8),(5,8))] [12643,12644,12645,12646] CONDITIONAL_S
Y_MEAS 12644 [(5,8)] HALF_D_PLUS_2 [12611] [] [] [] [] [12643,12644,12645,12646] CONDITIONAL_S
IDLE 12645 [(4,8)] HALF_D_PLUS_2 [12611] [] [] [] [] [12643,12644,12645,12646] CONDITIONAL_S
DISCARD 12646 [(5,8)] 0 [12611] [] [] [] [] [12643,12644,12645,12646] CONDITIONAL_S
MERGE 12647 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 12648 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12649 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12650 [(4,2),(5,2)] D [12638] [] [] [] [((4,2),(5,2))] [12650,12651,12652,12653] CONDITIONAL_S
Y_MEAS 12651 [(5,2)] HALF_D_PLUS_2 [12638] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
IDLE 12652 [(4,2)] HALF_D_PLUS_2 [12638] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
DISCARD 12653 [(5,2)] 0 [12638] [] [] [] [] [12650,12651,12652,12653] CONDITIONAL_S
MERGE 12654 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12655 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 12656 [(0,10)] D [] [] [] [] [] [] none
MERGE 12657 [(2,10),(0,10),(1,10)] D [] [12664,12665,12666,12667] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12658 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12659 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12660 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12660,12661,12662,12663] CONDITIONAL_S
Y_MEAS 12661 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12660,12661,12662,12663] CONDITIONAL_S
IDLE 12662 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12660,12661,12662,12663] CONDITIONAL_S
DISCARD 12663 [(3,8)] 0 [] [] [] [] [] [12660,12661,12662,12663] CONDITIONAL_S
MERGE 12664 [(2,10),(3,10)] D [12657] [] [] [] [((2,10),(3,10))] [12664,12665,12666,12667] CONDITIONAL_S
Y_MEAS 12665 [(3,10)] HALF_D_PLUS_2 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
IDLE 12666 [(2,10)] HALF_D_PLUS_2 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
DISCARD 12667 [(3,10)] 0 [12657] [] [] [] [] [12664,12665,12666,12667] CONDITIONAL_S
MERGE 12668 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12668,12669,12670,12671] CONDITIONAL_S
Y_MEAS 12669 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12668,12669,12670,12671] CONDITIONAL_S
IDLE 12670 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12668,12669,12670,12671] CONDITIONAL_S
DISCARD 12671 [(5,2)] 0 [] [] [] [] [] [12668,12669,12670,12671] CONDITIONAL_S
MERGE 12672 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [12672,12673,12674,12675] CONDITIONAL_S
Y_MEAS 12673 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [12672,12673,12674,12675] CONDITIONAL_S
IDLE 12674 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [12672,12673,12674,12675] CONDITIONAL_S
DISCARD 12675 [(3,8)] 0 [] [] [] [] [] [12672,12673,12674,12675] CONDITIONAL_S
INJECT_T 12676 [(4,0)] D [] [] [] [] [] [] none
MERGE 12677 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12689,12690,12691,12692] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12678 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12679 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12680 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12681 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12682 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12683 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12684 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12685 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12686 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12687 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12688 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12689 [(4,2),(5,2)] D [12677] [] [] [] [((4,2),(5,2))] [12689,12690,12691,12692] CONDITIONAL_S
Y_MEAS 12690 [(5,2)] HALF_D_PLUS_2 [12677] [] [] [] [] [12689,12690,12691,12692] CONDITIONAL_S
IDLE 12691 [(4,2)] HALF_D_PLUS_2 [12677] [] [] [] [] [12689,12690,12691,12692] CONDITIONAL_S
DISCARD 12692 [(5,2)] 0 [12677] [] [] [] [] [12689,12690,12691,12692] CONDITIONAL_S
MERGE 12693 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12694 [(6,5)] 0 [] [] [] [] [] [] none
INJECT_T 12695 [(0,10)] D [] [] [] [] [] [] none
MERGE 12696 [(2,10),(0,10),(1,10)] D [] [12699,12700,12701,12702] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12697 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12698 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12699 [(2,10),(3,10)] D [12696] [] [] [] [((2,10),(3,10))] [12699,12700,12701,12702] CONDITIONAL_S
Y_MEAS 12700 [(3,10)] HALF_D_PLUS_2 [12696] [] [] [] [] [12699,12700,12701,12702] CONDITIONAL_S
IDLE 12701 [(2,10)] HALF_D_PLUS_2 [12696] [] [] [] [] [12699,12700,12701,12702] CONDITIONAL_S
DISCARD 12702 [(3,10)] 0 [12696] [] [] [] [] [12699,12700,12701,12702] CONDITIONAL_S
INJECT_T 12703 [(4,0)] D [] [] [] [] [] [] none
MERGE 12704 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12712,12709,12710,12711] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12705 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12706 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12707 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12708 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12709 [(4,2),(5,2)] D [12704] [] [] [] [((4,2),(5,2))] [12712,12709,12710,12711] CONDITIONAL_S
Y_MEAS 12710 [(5,2)] HALF_D_PLUS_2 [12704] [] [] [] [] [12712,12709,12710,12711] CONDITIONAL_S
IDLE 12711 [(4,2)] HALF_D_PLUS_2 [12704] [] [] [] [] [12712,12709,12710,12711] CONDITIONAL_S
DISCARD 12712 [(5,2)] 0 [12704] [] [] [] [] [12712,12709,12710,12711] CONDITIONAL_S
MERGE 12713 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12713,12714,12715,12716] CONDITIONAL_S
Y_MEAS 12714 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12713,12714,12715,12716] CONDITIONAL_S
IDLE 12715 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12713,12714,12715,12716] CONDITIONAL_S
DISCARD 12716 [(7,6)] 0 [] [] [] [] [] [12713,12714,12715,12716] CONDITIONAL_S
INJECT_T 12717 [(0,10)] D [] [] [] [] [] [] none
MERGE 12718 [(2,10),(0,10),(1,10)] D [] [12721,12722,12723,12724] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12719 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12720 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12721 [(2,10),(3,10)] D [12718] [] [] [] [((2,10),(3,10))] [12721,12722,12723,12724] CONDITIONAL_S
Y_MEAS 12722 [(3,10)] HALF_D_PLUS_2 [12718] [] [] [] [] [12721,12722,12723,12724] CONDITIONAL_S
IDLE 12723 [(2,10)] HALF_D_PLUS_2 [12718] [] [] [] [] [12721,12722,12723,12724] CONDITIONAL_S
DISCARD 12724 [(3,10)] 0 [12718] [] [] [] [] [12721,12722,12723,12724] CONDITIONAL_S
MERGE 12725 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12728,12725,12726,12727] CONDITIONAL_S
Y_MEAS 12726 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12728,12725,12726,12727] CONDITIONAL_S
IDLE 12727 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12728,12725,12726,12727] CONDITIONAL_S
DISCARD 12728 [(5,2)] 0 [] [] [] [] [] [12728,12725,12726,12727] CONDITIONAL_S
INJECT_T 12729 [(4,0)] D [] [] [] [] [] [] none
MERGE 12730 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12752,12753,12750,12751] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12731 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12732 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12733 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12734 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12735 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12736,12737,12738,12735] CONDITIONAL_S
Y_MEAS 12736 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
IDLE 12737 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
DISCARD 12738 [(7,6)] 0 [] [] [] [] [] [12736,12737,12738,12735] CONDITIONAL_S
INJECT_T 12739 [(0,10)] D [] [] [] [] [] [] none
MERGE 12740 [(2,10),(0,10),(1,10)] D [] [12768,12765,12766,12767] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12741 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12742 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12743 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12744 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12745 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12746 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12747 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12748 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12749 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12750 [(4,2),(5,2)] D [12730] [] [] [] [((4,2),(5,2))] [12752,12753,12750,12751] CONDITIONAL_S
Y_MEAS 12751 [(5,2)] HALF_D_PLUS_2 [12730] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
IDLE 12752 [(4,2)] HALF_D_PLUS_2 [12730] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
DISCARD 12753 [(5,2)] 0 [12730] [] [] [] [] [12752,12753,12750,12751] CONDITIONAL_S
MERGE 12754 [(7,4),(3,8),(7,7),(3,7),(5,7),(7,3),(6,7),(8,3),(7,6),(7,5),(4,7),(2,8)] D [] [] [] [] [((7,7),(7,6)),((4,7),(5,7)),((7,4),(7,3)),((3,7),(4,7)),((7,6),(7,5)),((6,7),(7,7)),((2,8),(3,8)),((7,3),(8,3)),((7,5),(7,4)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 12755 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12756 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12757 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12758 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12759 [(6,7)] 0 [] [] [] [] [] [] none
DISCARD 12760 [(7,7)] 0 [] [] [] [] [] [] none
DISCARD 12761 [(7,6)] 0 [] [] [] [] [] [] none
DISCARD 12762 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 12763 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 12764 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 12765 [(2,10),(3,10)] D [12740] [] [] [] [((2,10),(3,10))] [12768,12765,12766,12767] CONDITIONAL_S
Y_MEAS 12766 [(3,10)] HALF_D_PLUS_2 [12740] [] [] [] [] [12768,12765,12766,12767] CONDITIONAL_S
IDLE 12767 [(2,10)] HALF_D_PLUS_2 [12740] [] [] [] [] [12768,12765,12766,12767] CONDITIONAL_S
DISCARD 12768 [(3,10)] 0 [12740] [] [] [] [] [12768,12765,12766,12767] CONDITIONAL_S
MERGE 12769 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12770 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12771 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12772 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12773 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12774 [(6,6),(5,6)] D [] [] [] [] [((6,6),(5,6))] [12776,12777,12774,12775] CONDITIONAL_S
Y_MEAS 12775 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [12776,12777,12774,12775] CONDITIONAL_S
IDLE 12776 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12776,12777,12774,12775] CONDITIONAL_S
DISCARD 12777 [(5,6)] 0 [] [] [] [] [] [12776,12777,12774,12775] CONDITIONAL_S
MERGE 12778 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 12779 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 12780 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 12781 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12782 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 12783 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 12784 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 12785 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 12786 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12787 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12788 [(2,3),(1,2),(1,3),(2,2)] D [] [] [] [] [((2,2),(1,2)),((1,2),(1,3)),((1,3),(2,3))] [] none
DISCARD 12789 [(1,2)] 0 [] [] [] [] [] [] none
DISCARD 12790 [(1,3)] 0 [] [] [] [] [] [] none
MERGE 12791 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 12792 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12793 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 12794 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 12795 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 12796 [(3,8),(5,5),(5,8),(4,9),(5,4),(5,7),(3,9),(5,6),(5,3),(5,9),(6,3),(2,8)] D [] [] [] [] [((5,3),(6,3)),((3,9),(4,9)),((5,4),(5,3)),((5,9),(5,8)),((4,9),(5,9)),((5,6),(5,5)),((2,8),(3,8)),((5,5),(5,4)),((5,8),(5,7)),((3,8),(3,9)),((5,7),(5,6))] [] none
DISCARD 12797 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12798 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12799 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 12800 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 12801 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 12802 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12803 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12804 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 12805 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 12806 [(5,3)] 0 [] [] [] [] [] [] none
MERGE 12807 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 12808 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 12809 [(3,2),(3,3),(2,2),(4,3)] D [] [] [] [] [((3,2),(3,3)),((2,2),(3,2)),((3,3),(4,3))] [] none
DISCARD 12810 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12811 [(3,3)] 0 [] [] [] [] [] [] none
MERGE 12812 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 12813 [(2,3)] 0 [] [] [] [] [] [] none
INJECT_T 12814 [(4,0)] D [] [] [] [] [] [] none
MERGE 12815 [(4,0),(5,1),(4,2),(5,0),(5,2)] D [] [12834,12835,12836,12837] [] [] [((4,0),(5,0)),((5,0),(5,1)),((5,1),(5,2)),((5,2),(4,2))] [] none
DISCARD 12816 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 12817 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 12818 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 12819 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12820 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 12821 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 12822 [(6,3),(6,4)] D [] [] [] [] [((6,3),(6,4))] [] none
DISCARD 12823 [(6,3)] 0 [] [] [] [] [] [] none
INJECT_T 12824 [(0,10)] D [] [] [] [] [] [] none
MERGE 12825 [(2,10),(0,10),(1,10)] D [] [12832,12833,12830,12831] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12826 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12827 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12828 [(4,4),(4,3)] D [] [] [] [] [((4,3),(4,4))] [] none
DISCARD 12829 [(4,3)] 0 [] [] [] [] [] [] none
MERGE 12830 [(2,10),(3,10)] D [12825] [] [] [] [((2,10),(3,10))] [12832,12833,12830,12831] CONDITIONAL_S
Y_MEAS 12831 [(3,10)] HALF_D_PLUS_2 [12825] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
IDLE 12832 [(2,10)] HALF_D_PLUS_2 [12825] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
DISCARD 12833 [(3,10)] 0 [12825] [] [] [] [] [12832,12833,12830,12831] CONDITIONAL_S
MERGE 12834 [(4,2),(5,2)] D [12815] [] [] [] [((4,2),(5,2))] [12834,12835,12836,12837] CONDITIONAL_S
Y_MEAS 12835 [(5,2)] HALF_D_PLUS_2 [12815] [] [] [] [] [12834,12835,12836,12837] CONDITIONAL_S
IDLE 12836 [(4,2)] HALF_D_PLUS_2 [12815] [] [] [] [] [12834,12835,12836,12837] CONDITIONAL_S
DISCARD 12837 [(5,2)] 0 [12815] [] [] [] [] [12834,12835,12836,12837] CONDITIONAL_S
MERGE 12838 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12840,12841,12838,12839] CONDITIONAL_S
Y_MEAS 12839 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
IDLE 12840 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
DISCARD 12841 [(7,6)] 0 [] [] [] [] [] [12840,12841,12838,12839] CONDITIONAL_S
MERGE 12842 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [12842,12843,12844,12845] CONDITIONAL_S
Y_MEAS 12843 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12842,12843,12844,12845] CONDITIONAL_S
IDLE 12844 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [12842,12843,12844,12845] CONDITIONAL_S
DISCARD 12845 [(5,4)] 0 [] [] [] [] [] [12842,12843,12844,12845] CONDITIONAL_S
MERGE 12846 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [12848,12849,12846,12847] CONDITIONAL_S
Y_MEAS 12847 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
IDLE 12848 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
DISCARD 12849 [(3,10)] 0 [] [] [] [] [] [12848,12849,12846,12847] CONDITIONAL_S
MERGE 12850 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12850,12851,12852,12853] CONDITIONAL_S
Y_MEAS 12851 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
IDLE 12852 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
DISCARD 12853 [(5,2)] 0 [] [] [] [] [] [12850,12851,12852,12853] CONDITIONAL_S
INJECT_T 12854 [(0,10)] D [] [] [] [] [] [] none
MERGE 12855 [(2,10),(0,10),(1,10)] D [] [12868,12869,12870,12871] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12856 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12857 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 12858 [(4,0)] D [] [] [] [] [] [] none
MERGE 12859 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12872,12873,12874,12875] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12860 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12861 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12862 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12863 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12864 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12864,12865,12866,12867] CONDITIONAL_S
Y_MEAS 12865 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
IDLE 12866 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
DISCARD 12867 [(7,6)] 0 [] [] [] [] [] [12864,12865,12866,12867] CONDITIONAL_S
MERGE 12868 [(2,10),(3,10)] D [12855] [] [] [] [((2,10),(3,10))] [12868,12869,12870,12871] CONDITIONAL_S
Y_MEAS 12869 [(3,10)] HALF_D_PLUS_2 [12855] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
IDLE 12870 [(2,10)] HALF_D_PLUS_2 [12855] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
DISCARD 12871 [(3,10)] 0 [12855] [] [] [] [] [12868,12869,12870,12871] CONDITIONAL_S
MERGE 12872 [(4,2),(5,2)] D [12859] [] [] [] [((4,2),(5,2))] [12872,12873,12874,12875] CONDITIONAL_S
Y_MEAS 12873 [(5,2)] HALF_D_PLUS_2 [12859] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
IDLE 12874 [(4,2)] HALF_D_PLUS_2 [12859] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
DISCARD 12875 [(5,2)] 0 [12859] [] [] [] [] [12872,12873,12874,12875] CONDITIONAL_S
MERGE 12876 [(6,6),(7,6)] D [] [] [] [] [((6,6),(7,6))] [12876,12877,12878,12879] CONDITIONAL_S
Y_MEAS 12877 [(7,6)] HALF_D_PLUS_2 [] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
IDLE 12878 [(6,6)] HALF_D_PLUS_2 [] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
DISCARD 12879 [(7,6)] 0 [] [] [] [] [] [12876,12877,12878,12879] CONDITIONAL_S
INJECT_T 12880 [(0,10)] D [] [] [] [] [] [] none
MERGE 12881 [(2,10),(0,10),(1,10)] D [] [12891,12892,12893,12894] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12882 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12883 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12884 [(3,8),(5,5),(6,5),(3,7),(5,7),(5,6),(4,7),(2,8)] D [] [] [] [] [((5,5),(6,5)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 12885 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 12886 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 12887 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 12888 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 12889 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 12890 [(5,5)] 0 [] [] [] [] [] [] none
MERGE 12891 [(2,10),(3,10)] D [12881] [] [] [] [((2,10),(3,10))] [12891,12892,12893,12894] CONDITIONAL_S
Y_MEAS 12892 [(3,10)] HALF_D_PLUS_2 [12881] [] [] [] [] [12891,12892,12893,12894] CONDITIONAL_S
IDLE 12893 [(2,10)] HALF_D_PLUS_2 [12881] [] [] [] [] [12891,12892,12893,12894] CONDITIONAL_S
DISCARD 12894 [(3,10)] 0 [12881] [] [] [] [] [12891,12892,12893,12894] CONDITIONAL_S
MERGE 12895 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12896,12897,12898,12895] CONDITIONAL_S
Y_MEAS 12896 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12898,12895] CONDITIONAL_S
IDLE 12897 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12896,12897,12898,12895] CONDITIONAL_S
DISCARD 12898 [(5,2)] 0 [] [] [] [] [] [12896,12897,12898,12895] CONDITIONAL_S
MERGE 12899 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [12899,12900,12901,12902] CONDITIONAL_S
Y_MEAS 12900 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [12899,12900,12901,12902] CONDITIONAL_S
IDLE 12901 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [12899,12900,12901,12902] CONDITIONAL_S
DISCARD 12902 [(5,4)] 0 [] [] [] [] [] [12899,12900,12901,12902] CONDITIONAL_S
INJECT_T 12903 [(0,4)] D [] [] [] [] [] [] none
MERGE 12904 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [12923,12924,12925,12926] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 12905 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12906 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12907 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 12908 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12909 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12910 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12911 [(4,0)] D [] [] [] [] [] [] none
MERGE 12912 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12920,12921,12922,12919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12913 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12914 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12915 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12916 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12917 [(6,6),(6,5)] D [] [] [] [] [((6,5),(6,6))] [] none
DISCARD 12918 [(6,5)] 0 [] [] [] [] [] [] none
MERGE 12919 [(4,2),(5,2)] D [12912] [] [] [] [((4,2),(5,2))] [12920,12921,12922,12919] CONDITIONAL_S
Y_MEAS 12920 [(5,2)] HALF_D_PLUS_2 [12912] [] [] [] [] [12920,12921,12922,12919] CONDITIONAL_S
IDLE 12921 [(4,2)] HALF_D_PLUS_2 [12912] [] [] [] [] [12920,12921,12922,12919] CONDITIONAL_S
DISCARD 12922 [(5,2)] 0 [12912] [] [] [] [] [12920,12921,12922,12919] CONDITIONAL_S
MERGE 12923 [(4,4),(5,4)] D [12904] [] [] [] [((4,4),(5,4))] [12923,12924,12925,12926] CONDITIONAL_S
Y_MEAS 12924 [(5,4)] HALF_D_PLUS_2 [12904] [] [] [] [] [12923,12924,12925,12926] CONDITIONAL_S
IDLE 12925 [(4,4)] HALF_D_PLUS_2 [12904] [] [] [] [] [12923,12924,12925,12926] CONDITIONAL_S
DISCARD 12926 [(5,4)] 0 [12904] [] [] [] [] [12923,12924,12925,12926] CONDITIONAL_S
INJECT_T 12927 [(0,10)] D [] [] [] [] [] [] none
MERGE 12928 [(2,10),(0,10),(1,10)] D [] [12931,12932,12933,12934] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12929 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12930 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12931 [(2,10),(3,10)] D [12928] [] [] [] [((2,10),(3,10))] [12931,12932,12933,12934] CONDITIONAL_S
Y_MEAS 12932 [(3,10)] HALF_D_PLUS_2 [12928] [] [] [] [] [12931,12932,12933,12934] CONDITIONAL_S
IDLE 12933 [(2,10)] HALF_D_PLUS_2 [12928] [] [] [] [] [12931,12932,12933,12934] CONDITIONAL_S
DISCARD 12934 [(3,10)] 0 [12928] [] [] [] [] [12931,12932,12933,12934] CONDITIONAL_S
INJECT_T 12935 [(0,4)] D [] [] [] [] [] [] none
MERGE 12936 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [12952,12953,12954,12951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 12937 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12938 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12939 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 12940 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12941 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12942 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 12943 [(0,8)] D [] [] [] [] [] [] none
MERGE 12944 [(0,8),(1,8),(2,8)] D [] [12955,12956,12957,12958] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 12945 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 12946 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 12947 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [12947,12948,12949,12950] CONDITIONAL_S
Y_MEAS 12948 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [12947,12948,12949,12950] CONDITIONAL_S
IDLE 12949 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [12947,12948,12949,12950] CONDITIONAL_S
DISCARD 12950 [(5,2)] 0 [] [] [] [] [] [12947,12948,12949,12950] CONDITIONAL_S
MERGE 12951 [(4,4),(5,4)] D [12936] [] [] [] [((4,4),(5,4))] [12952,12953,12954,12951] CONDITIONAL_S
Y_MEAS 12952 [(5,4)] HALF_D_PLUS_2 [12936] [] [] [] [] [12952,12953,12954,12951] CONDITIONAL_S
IDLE 12953 [(4,4)] HALF_D_PLUS_2 [12936] [] [] [] [] [12952,12953,12954,12951] CONDITIONAL_S
DISCARD 12954 [(5,4)] 0 [12936] [] [] [] [] [12952,12953,12954,12951] CONDITIONAL_S
MERGE 12955 [(3,8),(2,8)] D [12944] [] [] [] [((2,8),(3,8))] [12955,12956,12957,12958] CONDITIONAL_S
Y_MEAS 12956 [(3,8)] HALF_D_PLUS_2 [12944] [] [] [] [] [12955,12956,12957,12958] CONDITIONAL_S
IDLE 12957 [(2,8)] HALF_D_PLUS_2 [12944] [] [] [] [] [12955,12956,12957,12958] CONDITIONAL_S
DISCARD 12958 [(3,8)] 0 [12944] [] [] [] [] [12955,12956,12957,12958] CONDITIONAL_S
INJECT_T 12959 [(4,0)] D [] [] [] [] [] [] none
MERGE 12960 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [12968,12969,12970,12971] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 12961 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 12962 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 12963 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 12964 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 12965 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 12966 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12967 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 12968 [(4,2),(5,2)] D [12960] [] [] [] [((4,2),(5,2))] [12968,12969,12970,12971] CONDITIONAL_S
Y_MEAS 12969 [(5,2)] HALF_D_PLUS_2 [12960] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
IDLE 12970 [(4,2)] HALF_D_PLUS_2 [12960] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
DISCARD 12971 [(5,2)] 0 [12960] [] [] [] [] [12968,12969,12970,12971] CONDITIONAL_S
INJECT_T 12972 [(0,10)] D [] [] [] [] [] [] none
MERGE 12973 [(2,10),(0,10),(1,10)] D [] [12984,12985,12986,12983] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 12974 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 12975 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 12976 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 12977 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 12978 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 12979 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 12980 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 12981 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 12982 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 12983 [(2,10),(3,10)] D [12973] [] [] [] [((2,10),(3,10))] [12984,12985,12986,12983] CONDITIONAL_S
Y_MEAS 12984 [(3,10)] HALF_D_PLUS_2 [12973] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
IDLE 12985 [(2,10)] HALF_D_PLUS_2 [12973] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
DISCARD 12986 [(3,10)] 0 [12973] [] [] [] [] [12984,12985,12986,12983] CONDITIONAL_S
INJECT_T 12987 [(0,4)] D [] [] [] [] [] [] none
MERGE 12988 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13008,13005,13006,13007] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 12989 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 12990 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 12991 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 12992 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 12993 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 12994 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 12995 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 12996 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 12997 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 12998 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 12999 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13000 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13001 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13002 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13003 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13004 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13005 [(4,4),(5,4)] D [12988] [] [] [] [((4,4),(5,4))] [13008,13005,13006,13007] CONDITIONAL_S
Y_MEAS 13006 [(5,4)] HALF_D_PLUS_2 [12988] [] [] [] [] [13008,13005,13006,13007] CONDITIONAL_S
IDLE 13007 [(4,4)] HALF_D_PLUS_2 [12988] [] [] [] [] [13008,13005,13006,13007] CONDITIONAL_S
DISCARD 13008 [(5,4)] 0 [12988] [] [] [] [] [13008,13005,13006,13007] CONDITIONAL_S
INJECT_T 13009 [(0,6)] D [] [] [] [] [] [] none
MERGE 13010 [(1,6),(2,6),(0,6)] D [] [13025,13026,13027,13028] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13011 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13012 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13013 [(0,8)] D [] [] [] [] [] [] none
MERGE 13014 [(0,8),(1,8),(2,8)] D [] [13032,13029,13030,13031] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13015 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13016 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 13017 [(4,0)] D [] [] [] [] [] [] none
MERGE 13018 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13033,13034,13035,13036] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13019 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13020 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13021 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13022 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13023 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13024 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13025 [(2,6),(3,6)] D [13010] [] [] [] [((2,6),(3,6))] [13025,13026,13027,13028] CONDITIONAL_S
Y_MEAS 13026 [(3,6)] HALF_D_PLUS_2 [13010] [] [] [] [] [13025,13026,13027,13028] CONDITIONAL_S
IDLE 13027 [(2,6)] HALF_D_PLUS_2 [13010] [] [] [] [] [13025,13026,13027,13028] CONDITIONAL_S
DISCARD 13028 [(3,6)] 0 [13010] [] [] [] [] [13025,13026,13027,13028] CONDITIONAL_S
MERGE 13029 [(3,8),(2,8)] D [13014] [] [] [] [((2,8),(3,8))] [13032,13029,13030,13031] CONDITIONAL_S
Y_MEAS 13030 [(3,8)] HALF_D_PLUS_2 [13014] [] [] [] [] [13032,13029,13030,13031] CONDITIONAL_S
IDLE 13031 [(2,8)] HALF_D_PLUS_2 [13014] [] [] [] [] [13032,13029,13030,13031] CONDITIONAL_S
DISCARD 13032 [(3,8)] 0 [13014] [] [] [] [] [13032,13029,13030,13031] CONDITIONAL_S
MERGE 13033 [(4,2),(5,2)] D [13018] [] [] [] [((4,2),(5,2))] [13033,13034,13035,13036] CONDITIONAL_S
Y_MEAS 13034 [(5,2)] HALF_D_PLUS_2 [13018] [] [] [] [] [13033,13034,13035,13036] CONDITIONAL_S
IDLE 13035 [(4,2)] HALF_D_PLUS_2 [13018] [] [] [] [] [13033,13034,13035,13036] CONDITIONAL_S
DISCARD 13036 [(5,2)] 0 [13018] [] [] [] [] [13033,13034,13035,13036] CONDITIONAL_S
INJECT_T 13037 [(4,12)] D [] [] [] [] [] [] none
MERGE 13038 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13056,13057,13058,13059] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13039 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13040 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13041 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13042 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13043 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13044 [(4,12)] 0 [] [] [] [] [] [] none
MERGE 13045 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13046 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13047 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13048 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13049 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13050 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13051 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13052 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13052,13053,13054,13055] CONDITIONAL_S
Y_MEAS 13053 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
IDLE 13054 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
DISCARD 13055 [(3,10)] 0 [] [] [] [] [] [13052,13053,13054,13055] CONDITIONAL_S
MERGE 13056 [(4,8),(5,8)] D [13038] [] [] [] [((4,8),(5,8))] [13056,13057,13058,13059] CONDITIONAL_S
Y_MEAS 13057 [(5,8)] HALF_D_PLUS_2 [13038] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
IDLE 13058 [(4,8)] HALF_D_PLUS_2 [13038] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
DISCARD 13059 [(5,8)] 0 [13038] [] [] [] [] [13056,13057,13058,13059] CONDITIONAL_S
INJECT_T 13060 [(0,4)] D [] [] [] [] [] [] none
MERGE 13061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13080,13081,13082,13079] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13067 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13068 [(0,10)] D [] [] [] [] [] [] none
MERGE 13069 [(2,10),(0,10),(1,10)] D [] [13075,13076,13077,13078] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13070 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13071 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13072 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13073 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13074 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13075 [(2,10),(3,10)] D [13069] [] [] [] [((2,10),(3,10))] [13075,13076,13077,13078] CONDITIONAL_S
Y_MEAS 13076 [(3,10)] HALF_D_PLUS_2 [13069] [] [] [] [] [13075,13076,13077,13078] CONDITIONAL_S
IDLE 13077 [(2,10)] HALF_D_PLUS_2 [13069] [] [] [] [] [13075,13076,13077,13078] CONDITIONAL_S
DISCARD 13078 [(3,10)] 0 [13069] [] [] [] [] [13075,13076,13077,13078] CONDITIONAL_S
MERGE 13079 [(4,4),(5,4)] D [13061] [] [] [] [((4,4),(5,4))] [13080,13081,13082,13079] CONDITIONAL_S
Y_MEAS 13080 [(5,4)] HALF_D_PLUS_2 [13061] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
IDLE 13081 [(4,4)] HALF_D_PLUS_2 [13061] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
DISCARD 13082 [(5,4)] 0 [13061] [] [] [] [] [13080,13081,13082,13079] CONDITIONAL_S
MERGE 13083 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13084 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13085 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13088,13085,13086,13087] CONDITIONAL_S
Y_MEAS 13086 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13088,13085,13086,13087] CONDITIONAL_S
IDLE 13087 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13088,13085,13086,13087] CONDITIONAL_S
DISCARD 13088 [(5,2)] 0 [] [] [] [] [] [13088,13085,13086,13087] CONDITIONAL_S
INJECT_T 13089 [(4,0)] D [] [] [] [] [] [] none
MERGE 13090 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13099,13100,13101,13102] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13091 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13092 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13093 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13094 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13095 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13096,13097,13098,13095] CONDITIONAL_S
Y_MEAS 13096 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13096,13097,13098,13095] CONDITIONAL_S
IDLE 13097 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13096,13097,13098,13095] CONDITIONAL_S
DISCARD 13098 [(3,8)] 0 [] [] [] [] [] [13096,13097,13098,13095] CONDITIONAL_S
MERGE 13099 [(4,2),(5,2)] D [13090] [] [] [] [((4,2),(5,2))] [13099,13100,13101,13102] CONDITIONAL_S
Y_MEAS 13100 [(5,2)] HALF_D_PLUS_2 [13090] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
IDLE 13101 [(4,2)] HALF_D_PLUS_2 [13090] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
DISCARD 13102 [(5,2)] 0 [13090] [] [] [] [] [13099,13100,13101,13102] CONDITIONAL_S
INJECT_T 13103 [(0,4)] D [] [] [] [] [] [] none
MERGE 13104 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13137,13138,13139,13140] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13105 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13106 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13107 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13108 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13109 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13110 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13111 [(0,10)] D [] [] [] [] [] [] none
MERGE 13112 [(2,10),(0,10),(1,10)] D [] [13136,13133,13134,13135] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13113 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13114 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13115 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13116 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13117 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13118 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13119 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13120 [(3,8),(7,1),(3,4),(8,1),(3,1),(3,7),(6,1),(5,1),(3,3),(3,6),(3,2),(4,1),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,1),(6,1)),((6,1),(7,1)),((3,6),(3,5)),((4,1),(5,1)),((3,1),(4,1)),((3,7),(3,6)),((3,4),(3,3)),((2,8),(3,8)),((7,1),(8,1)),((3,3),(3,2)),((3,8),(3,7)),((3,2),(3,1))] [] none
DISCARD 13121 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13122 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13123 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13124 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13125 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13126 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13127 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13128 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13129 [(4,1)] 0 [] [] [] [] [] [] none
DISCARD 13130 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 13131 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 13132 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 13133 [(2,10),(3,10)] D [13112] [] [] [] [((2,10),(3,10))] [13136,13133,13134,13135] CONDITIONAL_S
Y_MEAS 13134 [(3,10)] HALF_D_PLUS_2 [13112] [] [] [] [] [13136,13133,13134,13135] CONDITIONAL_S
IDLE 13135 [(2,10)] HALF_D_PLUS_2 [13112] [] [] [] [] [13136,13133,13134,13135] CONDITIONAL_S
DISCARD 13136 [(3,10)] 0 [13112] [] [] [] [] [13136,13133,13134,13135] CONDITIONAL_S
MERGE 13137 [(4,4),(5,4)] D [13104] [] [] [] [((4,4),(5,4))] [13137,13138,13139,13140] CONDITIONAL_S
Y_MEAS 13138 [(5,4)] HALF_D_PLUS_2 [13104] [] [] [] [] [13137,13138,13139,13140] CONDITIONAL_S
IDLE 13139 [(4,4)] HALF_D_PLUS_2 [13104] [] [] [] [] [13137,13138,13139,13140] CONDITIONAL_S
DISCARD 13140 [(5,4)] 0 [13104] [] [] [] [] [13137,13138,13139,13140] CONDITIONAL_S
MERGE 13141 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13142 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13143 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13144 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13145 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13146 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 13147 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 13148 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13149 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13150 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13152,13153,13150,13151] CONDITIONAL_S
Y_MEAS 13151 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13152,13153,13150,13151] CONDITIONAL_S
IDLE 13152 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13152,13153,13150,13151] CONDITIONAL_S
DISCARD 13153 [(3,8)] 0 [] [] [] [] [] [13152,13153,13150,13151] CONDITIONAL_S
MERGE 13154 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13155 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13156 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13157 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13158 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13159 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13160,13161,13162,13159] CONDITIONAL_S
Y_MEAS 13160 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
IDLE 13161 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
DISCARD 13162 [(5,2)] 0 [] [] [] [] [] [13160,13161,13162,13159] CONDITIONAL_S
INJECT_T 13163 [(4,0)] D [] [] [] [] [] [] none
MERGE 13164 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13178,13179,13180,13181] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13165 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13166 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13167 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13168 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13169 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13170 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13171 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 13172 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13173 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13174 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13176,13177,13174,13175] CONDITIONAL_S
Y_MEAS 13175 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13176,13177,13174,13175] CONDITIONAL_S
IDLE 13176 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13176,13177,13174,13175] CONDITIONAL_S
DISCARD 13177 [(3,10)] 0 [] [] [] [] [] [13176,13177,13174,13175] CONDITIONAL_S
MERGE 13178 [(4,2),(5,2)] D [13164] [] [] [] [((4,2),(5,2))] [13178,13179,13180,13181] CONDITIONAL_S
Y_MEAS 13179 [(5,2)] HALF_D_PLUS_2 [13164] [] [] [] [] [13178,13179,13180,13181] CONDITIONAL_S
IDLE 13180 [(4,2)] HALF_D_PLUS_2 [13164] [] [] [] [] [13178,13179,13180,13181] CONDITIONAL_S
DISCARD 13181 [(5,2)] 0 [13164] [] [] [] [] [13178,13179,13180,13181] CONDITIONAL_S
MERGE 13182 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13184,13185,13182,13183] CONDITIONAL_S
Y_MEAS 13183 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13184,13185,13182,13183] CONDITIONAL_S
IDLE 13184 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13184,13185,13182,13183] CONDITIONAL_S
DISCARD 13185 [(5,4)] 0 [] [] [] [] [] [13184,13185,13182,13183] CONDITIONAL_S
INJECT_T 13186 [(0,4)] D [] [] [] [] [] [] none
MERGE 13187 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13204,13205,13206,13207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13188 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13189 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13190 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13191 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13192 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13193 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13194 [(0,10)] D [] [] [] [] [] [] none
MERGE 13195 [(2,10),(0,10),(1,10)] D [] [13200,13201,13202,13203] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13196 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13197 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13198 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13199 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13200 [(2,10),(3,10)] D [13195] [] [] [] [((2,10),(3,10))] [13200,13201,13202,13203] CONDITIONAL_S
Y_MEAS 13201 [(3,10)] HALF_D_PLUS_2 [13195] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
IDLE 13202 [(2,10)] HALF_D_PLUS_2 [13195] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
DISCARD 13203 [(3,10)] 0 [13195] [] [] [] [] [13200,13201,13202,13203] CONDITIONAL_S
MERGE 13204 [(4,4),(5,4)] D [13187] [] [] [] [((4,4),(5,4))] [13204,13205,13206,13207] CONDITIONAL_S
Y_MEAS 13205 [(5,4)] HALF_D_PLUS_2 [13187] [] [] [] [] [13204,13205,13206,13207] CONDITIONAL_S
IDLE 13206 [(4,4)] HALF_D_PLUS_2 [13187] [] [] [] [] [13204,13205,13206,13207] CONDITIONAL_S
DISCARD 13207 [(5,4)] 0 [13187] [] [] [] [] [13204,13205,13206,13207] CONDITIONAL_S
INJECT_T 13208 [(4,0)] D [] [] [] [] [] [] none
MERGE 13209 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13218,13219,13220,13221] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13210 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13211 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13212 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13213 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13214 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13216,13217,13214,13215] CONDITIONAL_S
Y_MEAS 13215 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13216,13217,13214,13215] CONDITIONAL_S
IDLE 13216 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13216,13217,13214,13215] CONDITIONAL_S
DISCARD 13217 [(7,8)] 0 [] [] [] [] [] [13216,13217,13214,13215] CONDITIONAL_S
MERGE 13218 [(4,2),(5,2)] D [13209] [] [] [] [((4,2),(5,2))] [13218,13219,13220,13221] CONDITIONAL_S
Y_MEAS 13219 [(5,2)] HALF_D_PLUS_2 [13209] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
IDLE 13220 [(4,2)] HALF_D_PLUS_2 [13209] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
DISCARD 13221 [(5,2)] 0 [13209] [] [] [] [] [13218,13219,13220,13221] CONDITIONAL_S
INJECT_T 13222 [(0,4)] D [] [] [] [] [] [] none
MERGE 13223 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13242,13243,13244,13245] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13224 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13225 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13226 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13227 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13228 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13229 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13230 [(0,10)] D [] [] [] [] [] [] none
MERGE 13231 [(2,10),(0,10),(1,10)] D [] [13240,13241,13238,13239] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13232 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13233 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 13234 [(0,6)] D [] [] [] [] [] [] none
MERGE 13235 [(1,6),(2,6),(0,6)] D [] [13248,13249,13246,13247] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13236 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13237 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13238 [(2,10),(3,10)] D [13231] [] [] [] [((2,10),(3,10))] [13240,13241,13238,13239] CONDITIONAL_S
Y_MEAS 13239 [(3,10)] HALF_D_PLUS_2 [13231] [] [] [] [] [13240,13241,13238,13239] CONDITIONAL_S
IDLE 13240 [(2,10)] HALF_D_PLUS_2 [13231] [] [] [] [] [13240,13241,13238,13239] CONDITIONAL_S
DISCARD 13241 [(3,10)] 0 [13231] [] [] [] [] [13240,13241,13238,13239] CONDITIONAL_S
MERGE 13242 [(4,4),(5,4)] D [13223] [] [] [] [((4,4),(5,4))] [13242,13243,13244,13245] CONDITIONAL_S
Y_MEAS 13243 [(5,4)] HALF_D_PLUS_2 [13223] [] [] [] [] [13242,13243,13244,13245] CONDITIONAL_S
IDLE 13244 [(4,4)] HALF_D_PLUS_2 [13223] [] [] [] [] [13242,13243,13244,13245] CONDITIONAL_S
DISCARD 13245 [(5,4)] 0 [13223] [] [] [] [] [13242,13243,13244,13245] CONDITIONAL_S
MERGE 13246 [(2,6),(3,6)] D [13235] [] [] [] [((2,6),(3,6))] [13248,13249,13246,13247] CONDITIONAL_S
Y_MEAS 13247 [(3,6)] HALF_D_PLUS_2 [13235] [] [] [] [] [13248,13249,13246,13247] CONDITIONAL_S
IDLE 13248 [(2,6)] HALF_D_PLUS_2 [13235] [] [] [] [] [13248,13249,13246,13247] CONDITIONAL_S
DISCARD 13249 [(3,6)] 0 [13235] [] [] [] [] [13248,13249,13246,13247] CONDITIONAL_S
MERGE 13250 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 13251 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13252 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 13253 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13254 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13255 [(3,7),(4,6),(2,7),(3,6)] D [] [] [] [] [((2,7),(3,7)),((3,6),(4,6)),((3,7),(3,6))] [] none
DISCARD 13256 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13257 [(3,6)] 0 [] [] [] [] [] [] none
MERGE 13258 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13258,13259,13260,13261] CONDITIONAL_S
Y_MEAS 13259 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13258,13259,13260,13261] CONDITIONAL_S
IDLE 13260 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13258,13259,13260,13261] CONDITIONAL_S
DISCARD 13261 [(7,8)] 0 [] [] [] [] [] [13258,13259,13260,13261] CONDITIONAL_S
MERGE 13262 [(2,6),(2,7)] D [] [] [] [] [((2,6),(2,7))] [] none
DISCARD 13263 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13264 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 13265 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13266 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13267 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13268 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 13269 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13272,13269,13270,13271] CONDITIONAL_S
Y_MEAS 13270 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13272,13269,13270,13271] CONDITIONAL_S
IDLE 13271 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13272,13269,13270,13271] CONDITIONAL_S
DISCARD 13272 [(5,2)] 0 [] [] [] [] [] [13272,13269,13270,13271] CONDITIONAL_S
INJECT_T 13273 [(0,10)] D [] [] [] [] [] [] none
MERGE 13274 [(2,10),(0,10),(1,10)] D [] [13308,13309,13310,13311] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13275 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13276 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13277 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 13278 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13279 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13280 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13281 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 13282 [(3,8),(7,1),(3,4),(4,3),(8,1),(3,7),(7,3),(3,3),(7,2),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((3,5),(3,4)),((5,3),(6,3)),((7,3),(7,2)),((3,6),(3,5)),((3,7),(3,6)),((4,3),(5,3)),((3,4),(3,3)),((2,8),(3,8)),((7,1),(8,1)),((6,3),(7,3)),((3,3),(4,3)),((7,2),(7,1)),((3,8),(3,7))] [] none
DISCARD 13283 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13284 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13285 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13286 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13287 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13288 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13289 [(4,3)] 0 [] [] [] [] [] [] none
DISCARD 13290 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13291 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 13292 [(7,3)] 0 [] [] [] [] [] [] none
DISCARD 13293 [(7,2)] 0 [] [] [] [] [] [] none
DISCARD 13294 [(7,1)] 0 [] [] [] [] [] [] none
INJECT_T 13295 [(4,0)] D [] [] [] [] [] [] none
MERGE 13296 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13312,13313,13314,13315] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13297 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13298 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13299 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13300 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13301 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 13302 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 13303 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 13304 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 13305 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 13306 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13307 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 13308 [(2,10),(3,10)] D [13274] [] [] [] [((2,10),(3,10))] [13308,13309,13310,13311] CONDITIONAL_S
Y_MEAS 13309 [(3,10)] HALF_D_PLUS_2 [13274] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
IDLE 13310 [(2,10)] HALF_D_PLUS_2 [13274] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
DISCARD 13311 [(3,10)] 0 [13274] [] [] [] [] [13308,13309,13310,13311] CONDITIONAL_S
MERGE 13312 [(4,2),(5,2)] D [13296] [] [] [] [((4,2),(5,2))] [13312,13313,13314,13315] CONDITIONAL_S
Y_MEAS 13313 [(5,2)] HALF_D_PLUS_2 [13296] [] [] [] [] [13312,13313,13314,13315] CONDITIONAL_S
IDLE 13314 [(4,2)] HALF_D_PLUS_2 [13296] [] [] [] [] [13312,13313,13314,13315] CONDITIONAL_S
DISCARD 13315 [(5,2)] 0 [13296] [] [] [] [] [13312,13313,13314,13315] CONDITIONAL_S
MERGE 13316 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13316,13317,13318,13319] CONDITIONAL_S
Y_MEAS 13317 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13316,13317,13318,13319] CONDITIONAL_S
IDLE 13318 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13316,13317,13318,13319] CONDITIONAL_S
DISCARD 13319 [(5,4)] 0 [] [] [] [] [] [13316,13317,13318,13319] CONDITIONAL_S
MERGE 13320 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13320,13321,13322,13323] CONDITIONAL_S
Y_MEAS 13321 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
IDLE 13322 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
DISCARD 13323 [(7,8)] 0 [] [] [] [] [] [13320,13321,13322,13323] CONDITIONAL_S
MERGE 13324 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 13325 [(8,1)] 0 [] [] [] [] [] [] none
INJECT_T 13326 [(0,4)] D [] [] [] [] [] [] none
MERGE 13327 [(2,4),(0,4),(1,4)] D [] [13353,13354,13355,13356] [] [] [((1,4),(2,4)),((0,4),(1,4))] [] none
DISCARD 13328 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13329 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 13330 [(0,6)] D [] [] [] [] [] [] none
MERGE 13331 [(1,6),(2,6),(0,6)] D [] [13360,13357,13358,13359] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13332 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13333 [(0,6)] 0 [] [] [] [] [] [] none
MERGE 13334 [(4,4),(4,0),(5,4),(5,1),(5,0),(5,3),(5,2)] D [] [] [] [] [((4,0),(5,0)),((5,2),(5,3)),((5,4),(4,4)),((5,0),(5,1)),((5,3),(5,4)),((5,1),(5,2))] [] none
DISCARD 13335 [(5,0)] 0 [] [] [] [] [] [] none
DISCARD 13336 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 13337 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 13338 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13339 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 13340 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13341 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13342 [(4,5)] 0 [] [] [] [] [] [] none
INJECT_T 13343 [(0,8)] D [] [] [] [] [] [] none
MERGE 13344 [(2,7),(3,7),(4,6),(1,8),(5,7),(1,7),(5,6),(0,8),(4,7)] D [] [13372,13373,13374,13375] [] [] [((2,7),(3,7)),((0,8),(1,8)),((1,8),(1,7)),((1,7),(2,7)),((4,7),(5,7)),((5,6),(4,6)),((3,7),(4,7)),((5,7),(5,6))] [] none
DISCARD 13345 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13346 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13347 [(2,7)] 0 [] [] [] [] [] [] none
DISCARD 13348 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13349 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13350 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13351 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 13352 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13353 [(2,4),(3,4)] D [13327] [] [] [] [((2,4),(3,4))] [13353,13354,13355,13356] CONDITIONAL_S
Y_MEAS 13354 [(3,4)] HALF_D_PLUS_2 [13327] [] [] [] [] [13353,13354,13355,13356] CONDITIONAL_S
IDLE 13355 [(2,4)] HALF_D_PLUS_2 [13327] [] [] [] [] [13353,13354,13355,13356] CONDITIONAL_S
DISCARD 13356 [(3,4)] 0 [13327] [] [] [] [] [13353,13354,13355,13356] CONDITIONAL_S
MERGE 13357 [(2,6),(3,6)] D [13331] [] [] [] [((2,6),(3,6))] [13360,13357,13358,13359] CONDITIONAL_S
Y_MEAS 13358 [(3,6)] HALF_D_PLUS_2 [13331] [] [] [] [] [13360,13357,13358,13359] CONDITIONAL_S
IDLE 13359 [(2,6)] HALF_D_PLUS_2 [13331] [] [] [] [] [13360,13357,13358,13359] CONDITIONAL_S
DISCARD 13360 [(3,6)] 0 [13331] [] [] [] [] [13360,13357,13358,13359] CONDITIONAL_S
MERGE 13361 [(1,5),(1,4),(2,3),(2,6),(1,6),(1,3)] D [] [] [] [] [((1,4),(1,5)),((1,3),(1,4)),((1,6),(2,6)),((1,5),(1,6)),((2,3),(1,3))] [] none
DISCARD 13362 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13363 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13364 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13365 [(1,6)] 0 [] [] [] [] [] [] none
MERGE 13366 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13368,13369,13366,13367] CONDITIONAL_S
Y_MEAS 13367 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13368,13369,13366,13367] CONDITIONAL_S
IDLE 13368 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13368,13369,13366,13367] CONDITIONAL_S
DISCARD 13369 [(5,4)] 0 [] [] [] [] [] [13368,13369,13366,13367] CONDITIONAL_S
MERGE 13370 [(2,3),(2,4)] D [] [] [] [] [((2,3),(2,4))] [] none
DISCARD 13371 [(2,3)] 0 [] [] [] [] [] [] none
MERGE 13372 [(4,6),(5,6)] D [13344] [] [] [] [((4,6),(5,6))] [13372,13373,13374,13375] CONDITIONAL_S
Y_MEAS 13373 [(5,6)] HALF_D_PLUS_2 [13344] [] [] [] [] [13372,13373,13374,13375] CONDITIONAL_S
IDLE 13374 [(4,6)] HALF_D_PLUS_2 [13344] [] [] [] [] [13372,13373,13374,13375] CONDITIONAL_S
DISCARD 13375 [(5,6)] 0 [13344] [] [] [] [] [13372,13373,13374,13375] CONDITIONAL_S
INJECT_T 13376 [(0,10)] D [] [] [] [] [] [] none
MERGE 13377 [(2,10),(0,10),(1,10)] D [] [13392,13389,13390,13391] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13378 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13379 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13380 [(4,5),(2,6),(3,5),(3,6)] D [] [] [] [] [((3,6),(3,5)),((3,5),(4,5)),((2,6),(3,6))] [] none
DISCARD 13381 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13382 [(3,5)] 0 [] [] [] [] [] [] none
INJECT_T 13383 [(4,0)] D [] [] [] [] [] [] none
MERGE 13384 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13393,13394,13395,13396] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13385 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13386 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13387 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13388 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13389 [(2,10),(3,10)] D [13377] [] [] [] [((2,10),(3,10))] [13392,13389,13390,13391] CONDITIONAL_S
Y_MEAS 13390 [(3,10)] HALF_D_PLUS_2 [13377] [] [] [] [] [13392,13389,13390,13391] CONDITIONAL_S
IDLE 13391 [(2,10)] HALF_D_PLUS_2 [13377] [] [] [] [] [13392,13389,13390,13391] CONDITIONAL_S
DISCARD 13392 [(3,10)] 0 [13377] [] [] [] [] [13392,13389,13390,13391] CONDITIONAL_S
MERGE 13393 [(4,2),(5,2)] D [13384] [] [] [] [((4,2),(5,2))] [13393,13394,13395,13396] CONDITIONAL_S
Y_MEAS 13394 [(5,2)] HALF_D_PLUS_2 [13384] [] [] [] [] [13393,13394,13395,13396] CONDITIONAL_S
IDLE 13395 [(4,2)] HALF_D_PLUS_2 [13384] [] [] [] [] [13393,13394,13395,13396] CONDITIONAL_S
DISCARD 13396 [(5,2)] 0 [13384] [] [] [] [] [13393,13394,13395,13396] CONDITIONAL_S
MERGE 13397 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13398 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 13399 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13400,13401,13402,13399] CONDITIONAL_S
Y_MEAS 13400 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
IDLE 13401 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
DISCARD 13402 [(7,8)] 0 [] [] [] [] [] [13400,13401,13402,13399] CONDITIONAL_S
INJECT_T 13403 [(0,8)] D [] [] [] [] [] [] none
MERGE 13404 [(0,8),(1,8),(2,8)] D [] [13408,13409,13410,13407] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13405 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13406 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13407 [(3,8),(2,8)] D [13404] [] [] [] [((2,8),(3,8))] [13408,13409,13410,13407] CONDITIONAL_S
Y_MEAS 13408 [(3,8)] HALF_D_PLUS_2 [13404] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
IDLE 13409 [(2,8)] HALF_D_PLUS_2 [13404] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
DISCARD 13410 [(3,8)] 0 [13404] [] [] [] [] [13408,13409,13410,13407] CONDITIONAL_S
MERGE 13411 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13411,13412,13413,13414] CONDITIONAL_S
Y_MEAS 13412 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
IDLE 13413 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
DISCARD 13414 [(5,4)] 0 [] [] [] [] [] [13411,13412,13413,13414] CONDITIONAL_S
INJECT_T 13415 [(0,4)] D [] [] [] [] [] [] none
MERGE 13416 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13440,13441,13442,13443] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13417 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13418 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13419 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13420 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13421 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13422 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13423 [(2,6),(3,6)] D [] [] [] [] [((2,6),(3,6))] [13424,13425,13426,13423] CONDITIONAL_S
Y_MEAS 13424 [(3,6)] HALF_D_PLUS_2 [] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
IDLE 13425 [(2,6)] HALF_D_PLUS_2 [] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
DISCARD 13426 [(3,6)] 0 [] [] [] [] [] [13424,13425,13426,13423] CONDITIONAL_S
INJECT_T 13427 [(0,10)] D [] [] [] [] [] [] none
MERGE 13428 [(2,10),(0,10),(1,10)] D [] [13449,13450,13451,13452] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13429 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13430 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13431 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13432 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13433 [(1,7)] 0 [] [] [] [] [] [] none
INJECT_T 13434 [(4,0)] D [] [] [] [] [] [] none
MERGE 13435 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13456,13453,13454,13455] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13436 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13437 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13438 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13439 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13440 [(4,4),(5,4)] D [13416] [] [] [] [((4,4),(5,4))] [13440,13441,13442,13443] CONDITIONAL_S
Y_MEAS 13441 [(5,4)] HALF_D_PLUS_2 [13416] [] [] [] [] [13440,13441,13442,13443] CONDITIONAL_S
IDLE 13442 [(4,4)] HALF_D_PLUS_2 [13416] [] [] [] [] [13440,13441,13442,13443] CONDITIONAL_S
DISCARD 13443 [(5,4)] 0 [13416] [] [] [] [] [13440,13441,13442,13443] CONDITIONAL_S
MERGE 13444 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13445 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13446 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 13447 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13448 [(3,8)] 0 [] [] [] [] [] [] none
MERGE 13449 [(2,10),(3,10)] D [13428] [] [] [] [((2,10),(3,10))] [13449,13450,13451,13452] CONDITIONAL_S
Y_MEAS 13450 [(3,10)] HALF_D_PLUS_2 [13428] [] [] [] [] [13449,13450,13451,13452] CONDITIONAL_S
IDLE 13451 [(2,10)] HALF_D_PLUS_2 [13428] [] [] [] [] [13449,13450,13451,13452] CONDITIONAL_S
DISCARD 13452 [(3,10)] 0 [13428] [] [] [] [] [13449,13450,13451,13452] CONDITIONAL_S
MERGE 13453 [(4,2),(5,2)] D [13435] [] [] [] [((4,2),(5,2))] [13456,13453,13454,13455] CONDITIONAL_S
Y_MEAS 13454 [(5,2)] HALF_D_PLUS_2 [13435] [] [] [] [] [13456,13453,13454,13455] CONDITIONAL_S
IDLE 13455 [(4,2)] HALF_D_PLUS_2 [13435] [] [] [] [] [13456,13453,13454,13455] CONDITIONAL_S
DISCARD 13456 [(5,2)] 0 [13435] [] [] [] [] [13456,13453,13454,13455] CONDITIONAL_S
MERGE 13457 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13457,13458,13459,13460] CONDITIONAL_S
Y_MEAS 13458 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13457,13458,13459,13460] CONDITIONAL_S
IDLE 13459 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13457,13458,13459,13460] CONDITIONAL_S
DISCARD 13460 [(7,8)] 0 [] [] [] [] [] [13457,13458,13459,13460] CONDITIONAL_S
MERGE 13461 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 13462 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 13463 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13464 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13465 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13466 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13467 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13468 [(6,8),(7,8)] D [] [] [] [] [((6,8),(7,8))] [13468,13469,13470,13471] CONDITIONAL_S
Y_MEAS 13469 [(7,8)] HALF_D_PLUS_2 [] [] [] [] [] [13468,13469,13470,13471] CONDITIONAL_S
IDLE 13470 [(6,8)] HALF_D_PLUS_2 [] [] [] [] [] [13468,13469,13470,13471] CONDITIONAL_S
DISCARD 13471 [(7,8)] 0 [] [] [] [] [] [13468,13469,13470,13471] CONDITIONAL_S
MERGE 13472 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13473 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13474 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13475 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13476 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 13477 [(0,6)] D [] [] [] [] [] [] none
MERGE 13478 [(1,6),(2,6),(0,6)] D [] [13488,13489,13490,13487] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13479 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13480 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13481 [(0,8)] D [] [] [] [] [] [] none
MERGE 13482 [(0,8),(1,8),(2,8)] D [] [13491,13492,13493,13494] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13483 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13484 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13485 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13486 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13487 [(2,6),(3,6)] D [13478] [] [] [] [((2,6),(3,6))] [13488,13489,13490,13487] CONDITIONAL_S
Y_MEAS 13488 [(3,6)] HALF_D_PLUS_2 [13478] [] [] [] [] [13488,13489,13490,13487] CONDITIONAL_S
IDLE 13489 [(2,6)] HALF_D_PLUS_2 [13478] [] [] [] [] [13488,13489,13490,13487] CONDITIONAL_S
DISCARD 13490 [(3,6)] 0 [13478] [] [] [] [] [13488,13489,13490,13487] CONDITIONAL_S
MERGE 13491 [(3,8),(2,8)] D [13482] [] [] [] [((2,8),(3,8))] [13491,13492,13493,13494] CONDITIONAL_S
Y_MEAS 13492 [(3,8)] HALF_D_PLUS_2 [13482] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
IDLE 13493 [(2,8)] HALF_D_PLUS_2 [13482] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
DISCARD 13494 [(3,8)] 0 [13482] [] [] [] [] [13491,13492,13493,13494] CONDITIONAL_S
INJECT_T 13495 [(4,0)] D [] [] [] [] [] [] none
MERGE 13496 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13530,13531,13532,13533] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13497 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13498 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13499 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13500 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13501 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13504,13501,13502,13503] CONDITIONAL_S
Y_MEAS 13502 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13504,13501,13502,13503] CONDITIONAL_S
IDLE 13503 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13504,13501,13502,13503] CONDITIONAL_S
DISCARD 13504 [(5,4)] 0 [] [] [] [] [] [13504,13501,13502,13503] CONDITIONAL_S
INJECT_T 13505 [(4,12)] D [] [] [] [] [] [] none
MERGE 13506 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13544,13545,13546,13547] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13507 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13508 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13509 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13510 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13511 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13512 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 13513 [(0,4)] D [] [] [] [] [] [] none
MERGE 13514 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13540,13541,13542,13543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13515 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13516 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13517 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13518 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13519 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13520 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13521 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13522 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13523 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13524 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13525 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13526 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13528,13529,13526,13527] CONDITIONAL_S
Y_MEAS 13527 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13528,13529,13526,13527] CONDITIONAL_S
IDLE 13528 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13528,13529,13526,13527] CONDITIONAL_S
DISCARD 13529 [(3,10)] 0 [] [] [] [] [] [13528,13529,13526,13527] CONDITIONAL_S
MERGE 13530 [(4,2),(5,2)] D [13496] [] [] [] [((4,2),(5,2))] [13530,13531,13532,13533] CONDITIONAL_S
Y_MEAS 13531 [(5,2)] HALF_D_PLUS_2 [13496] [] [] [] [] [13530,13531,13532,13533] CONDITIONAL_S
IDLE 13532 [(4,2)] HALF_D_PLUS_2 [13496] [] [] [] [] [13530,13531,13532,13533] CONDITIONAL_S
DISCARD 13533 [(5,2)] 0 [13496] [] [] [] [] [13530,13531,13532,13533] CONDITIONAL_S
INJECT_T 13534 [(0,10)] D [] [] [] [] [] [] none
MERGE 13535 [(2,10),(0,10),(1,10)] D [] [13552,13553,13554,13551] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13536 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13537 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13538 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13539 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13540 [(4,4),(5,4)] D [13514] [] [] [] [((4,4),(5,4))] [13540,13541,13542,13543] CONDITIONAL_S
Y_MEAS 13541 [(5,4)] HALF_D_PLUS_2 [13514] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
IDLE 13542 [(4,4)] HALF_D_PLUS_2 [13514] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
DISCARD 13543 [(5,4)] 0 [13514] [] [] [] [] [13540,13541,13542,13543] CONDITIONAL_S
MERGE 13544 [(4,8),(5,8)] D [13506] [] [] [] [((4,8),(5,8))] [13544,13545,13546,13547] CONDITIONAL_S
Y_MEAS 13545 [(5,8)] HALF_D_PLUS_2 [13506] [] [] [] [] [13544,13545,13546,13547] CONDITIONAL_S
IDLE 13546 [(4,8)] HALF_D_PLUS_2 [13506] [] [] [] [] [13544,13545,13546,13547] CONDITIONAL_S
DISCARD 13547 [(5,8)] 0 [13506] [] [] [] [] [13544,13545,13546,13547] CONDITIONAL_S
MERGE 13548 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13549 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13550 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13551 [(2,10),(3,10)] D [13535] [] [] [] [((2,10),(3,10))] [13552,13553,13554,13551] CONDITIONAL_S
Y_MEAS 13552 [(3,10)] HALF_D_PLUS_2 [13535] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
IDLE 13553 [(2,10)] HALF_D_PLUS_2 [13535] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
DISCARD 13554 [(3,10)] 0 [13535] [] [] [] [] [13552,13553,13554,13551] CONDITIONAL_S
MERGE 13555 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13556 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 13557 [(4,0)] D [] [] [] [] [] [] none
MERGE 13558 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13563,13564,13565,13566] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13559 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13560 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13561 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13562 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13563 [(4,2),(5,2)] D [13558] [] [] [] [((4,2),(5,2))] [13563,13564,13565,13566] CONDITIONAL_S
Y_MEAS 13564 [(5,2)] HALF_D_PLUS_2 [13558] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
IDLE 13565 [(4,2)] HALF_D_PLUS_2 [13558] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
DISCARD 13566 [(5,2)] 0 [13558] [] [] [] [] [13563,13564,13565,13566] CONDITIONAL_S
MERGE 13567 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13568,13569,13570,13567] CONDITIONAL_S
Y_MEAS 13568 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
IDLE 13569 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
DISCARD 13570 [(3,8)] 0 [] [] [] [] [] [13568,13569,13570,13567] CONDITIONAL_S
MERGE 13571 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13571,13572,13573,13574] CONDITIONAL_S
Y_MEAS 13572 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13571,13572,13573,13574] CONDITIONAL_S
IDLE 13573 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13571,13572,13573,13574] CONDITIONAL_S
DISCARD 13574 [(5,4)] 0 [] [] [] [] [] [13571,13572,13573,13574] CONDITIONAL_S
INJECT_T 13575 [(0,4)] D [] [] [] [] [] [] none
MERGE 13576 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13608,13609,13610,13607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13577 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13578 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13579 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13580 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13581 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13582 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13583 [(3,8),(4,9),(3,9),(5,9),(6,9),(2,8)] D [] [] [] [] [((3,9),(4,9)),((4,9),(5,9)),((2,8),(3,8)),((5,9),(6,9)),((3,8),(3,9))] [] none
DISCARD 13584 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13585 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13586 [(4,9)] 0 [] [] [] [] [] [] none
DISCARD 13587 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 13588 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13588,13589,13590,13591] CONDITIONAL_S
Y_MEAS 13589 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13588,13589,13590,13591] CONDITIONAL_S
IDLE 13590 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13588,13589,13590,13591] CONDITIONAL_S
DISCARD 13591 [(3,10)] 0 [] [] [] [] [] [13588,13589,13590,13591] CONDITIONAL_S
INJECT_T 13592 [(0,10)] D [] [] [] [] [] [] none
MERGE 13593 [(2,10),(0,10),(1,10)] D [] [13616,13617,13618,13619] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13594 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13595 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13596 [(7,4),(3,8),(5,5),(6,5),(3,7),(7,3),(8,3),(4,5),(3,6),(7,5),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,5),(6,5)),((3,6),(3,5)),((3,7),(3,6)),((6,5),(7,5)),((7,4),(7,3)),((2,8),(3,8)),((7,3),(8,3)),((3,5),(4,5)),((7,5),(7,4)),((3,8),(3,7))] [] none
DISCARD 13597 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13598 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13599 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13600 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13601 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 13602 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 13603 [(6,5)] 0 [] [] [] [] [] [] none
DISCARD 13604 [(7,5)] 0 [] [] [] [] [] [] none
DISCARD 13605 [(7,4)] 0 [] [] [] [] [] [] none
DISCARD 13606 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 13607 [(4,4),(5,4)] D [13576] [] [] [] [((4,4),(5,4))] [13608,13609,13610,13607] CONDITIONAL_S
Y_MEAS 13608 [(5,4)] HALF_D_PLUS_2 [13576] [] [] [] [] [13608,13609,13610,13607] CONDITIONAL_S
IDLE 13609 [(4,4)] HALF_D_PLUS_2 [13576] [] [] [] [] [13608,13609,13610,13607] CONDITIONAL_S
DISCARD 13610 [(5,4)] 0 [13576] [] [] [] [] [13608,13609,13610,13607] CONDITIONAL_S
MERGE 13611 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13612 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 13613 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13614 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13615 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13616 [(2,10),(3,10)] D [13593] [] [] [] [((2,10),(3,10))] [13616,13617,13618,13619] CONDITIONAL_S
Y_MEAS 13617 [(3,10)] HALF_D_PLUS_2 [13593] [] [] [] [] [13616,13617,13618,13619] CONDITIONAL_S
IDLE 13618 [(2,10)] HALF_D_PLUS_2 [13593] [] [] [] [] [13616,13617,13618,13619] CONDITIONAL_S
DISCARD 13619 [(3,10)] 0 [13593] [] [] [] [] [13616,13617,13618,13619] CONDITIONAL_S
MERGE 13620 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 13621 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 13622 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13623 [(2,7)] 0 [] [] [] [] [] [] none
INJECT_T 13624 [(4,0)] D [] [] [] [] [] [] none
MERGE 13625 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13634,13635,13636,13637] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13626 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13627 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13628 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13629 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13630 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13632,13633,13630,13631] CONDITIONAL_S
Y_MEAS 13631 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13632,13633,13630,13631] CONDITIONAL_S
IDLE 13632 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13632,13633,13630,13631] CONDITIONAL_S
DISCARD 13633 [(3,8)] 0 [] [] [] [] [] [13632,13633,13630,13631] CONDITIONAL_S
MERGE 13634 [(4,2),(5,2)] D [13625] [] [] [] [((4,2),(5,2))] [13634,13635,13636,13637] CONDITIONAL_S
Y_MEAS 13635 [(5,2)] HALF_D_PLUS_2 [13625] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
IDLE 13636 [(4,2)] HALF_D_PLUS_2 [13625] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
DISCARD 13637 [(5,2)] 0 [13625] [] [] [] [] [13634,13635,13636,13637] CONDITIONAL_S
MERGE 13638 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 13639 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13640 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13641 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13642 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13643 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13644 [(5,9)] 0 [] [] [] [] [] [] none
INJECT_T 13645 [(0,4)] D [] [] [] [] [] [] none
MERGE 13646 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13665,13666,13667,13668] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13647 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13648 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13649 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13650 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13651 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13652 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13653 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13654 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 13655 [(0,10)] D [] [] [] [] [] [] none
MERGE 13656 [(2,10),(0,10),(1,10)] D [] [13674,13675,13676,13677] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13657 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13658 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13659 [(2,4),(2,5),(1,4),(1,5)] D [] [] [] [] [((1,4),(1,5)),((2,4),(1,4)),((1,5),(2,5))] [] none
DISCARD 13660 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13661 [(1,5)] 0 [] [] [] [] [] [] none
MERGE 13662 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 13663 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13664 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13665 [(4,4),(5,4)] D [13646] [] [] [] [((4,4),(5,4))] [13665,13666,13667,13668] CONDITIONAL_S
Y_MEAS 13666 [(5,4)] HALF_D_PLUS_2 [13646] [] [] [] [] [13665,13666,13667,13668] CONDITIONAL_S
IDLE 13667 [(4,4)] HALF_D_PLUS_2 [13646] [] [] [] [] [13665,13666,13667,13668] CONDITIONAL_S
DISCARD 13668 [(5,4)] 0 [13646] [] [] [] [] [13665,13666,13667,13668] CONDITIONAL_S
MERGE 13669 [(3,5),(4,5),(2,4),(3,4)] D [] [] [] [] [((2,4),(3,4)),((3,5),(4,5)),((3,4),(3,5))] [] none
DISCARD 13670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13671 [(3,5)] 0 [] [] [] [] [] [] none
MERGE 13672 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13673 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13674 [(2,10),(3,10)] D [13656] [] [] [] [((2,10),(3,10))] [13674,13675,13676,13677] CONDITIONAL_S
Y_MEAS 13675 [(3,10)] HALF_D_PLUS_2 [13656] [] [] [] [] [13674,13675,13676,13677] CONDITIONAL_S
IDLE 13676 [(2,10)] HALF_D_PLUS_2 [13656] [] [] [] [] [13674,13675,13676,13677] CONDITIONAL_S
DISCARD 13677 [(3,10)] 0 [13656] [] [] [] [] [13674,13675,13676,13677] CONDITIONAL_S
MERGE 13678 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13679 [(4,7)] 0 [] [] [] [] [] [] none
INJECT_T 13680 [(4,0)] D [] [] [] [] [] [] none
MERGE 13681 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13688,13689,13690,13691] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13682 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13683 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13684 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13685 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13686 [(4,5),(4,6)] D [] [] [] [] [((4,5),(4,6))] [] none
DISCARD 13687 [(4,5)] 0 [] [] [] [] [] [] none
MERGE 13688 [(4,2),(5,2)] D [13681] [] [] [] [((4,2),(5,2))] [13688,13689,13690,13691] CONDITIONAL_S
Y_MEAS 13689 [(5,2)] HALF_D_PLUS_2 [13681] [] [] [] [] [13688,13689,13690,13691] CONDITIONAL_S
IDLE 13690 [(4,2)] HALF_D_PLUS_2 [13681] [] [] [] [] [13688,13689,13690,13691] CONDITIONAL_S
DISCARD 13691 [(5,2)] 0 [13681] [] [] [] [] [13688,13689,13690,13691] CONDITIONAL_S
MERGE 13692 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13692,13693,13694,13695] CONDITIONAL_S
Y_MEAS 13693 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
IDLE 13694 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
DISCARD 13695 [(7,10)] 0 [] [] [] [] [] [13692,13693,13694,13695] CONDITIONAL_S
MERGE 13696 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13696,13697,13698,13699] CONDITIONAL_S
Y_MEAS 13697 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
IDLE 13698 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
DISCARD 13699 [(5,4)] 0 [] [] [] [] [] [13696,13697,13698,13699] CONDITIONAL_S
INJECT_T 13700 [(0,4)] D [] [] [] [] [] [] none
MERGE 13701 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13720,13721,13722,13723] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13702 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13703 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13704 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13705 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13706 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13707 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13708 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [13708,13709,13710,13711] CONDITIONAL_S
Y_MEAS 13709 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
IDLE 13710 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
DISCARD 13711 [(3,10)] 0 [] [] [] [] [] [13708,13709,13710,13711] CONDITIONAL_S
MERGE 13712 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13712,13713,13714,13715] CONDITIONAL_S
Y_MEAS 13713 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
IDLE 13714 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
DISCARD 13715 [(5,6)] 0 [] [] [] [] [] [13712,13713,13714,13715] CONDITIONAL_S
INJECT_T 13716 [(0,10)] D [] [] [] [] [] [] none
MERGE 13717 [(2,10),(0,10),(1,10)] D [] [13724,13725,13726,13727] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13718 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13719 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13720 [(4,4),(5,4)] D [13701] [] [] [] [((4,4),(5,4))] [13720,13721,13722,13723] CONDITIONAL_S
Y_MEAS 13721 [(5,4)] HALF_D_PLUS_2 [13701] [] [] [] [] [13720,13721,13722,13723] CONDITIONAL_S
IDLE 13722 [(4,4)] HALF_D_PLUS_2 [13701] [] [] [] [] [13720,13721,13722,13723] CONDITIONAL_S
DISCARD 13723 [(5,4)] 0 [13701] [] [] [] [] [13720,13721,13722,13723] CONDITIONAL_S
MERGE 13724 [(2,10),(3,10)] D [13717] [] [] [] [((2,10),(3,10))] [13724,13725,13726,13727] CONDITIONAL_S
Y_MEAS 13725 [(3,10)] HALF_D_PLUS_2 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
IDLE 13726 [(2,10)] HALF_D_PLUS_2 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
DISCARD 13727 [(3,10)] 0 [13717] [] [] [] [] [13724,13725,13726,13727] CONDITIONAL_S
MERGE 13728 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13728,13729,13730,13731] CONDITIONAL_S
Y_MEAS 13729 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13728,13729,13730,13731] CONDITIONAL_S
IDLE 13730 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13728,13729,13730,13731] CONDITIONAL_S
DISCARD 13731 [(5,2)] 0 [] [] [] [] [] [13728,13729,13730,13731] CONDITIONAL_S
INJECT_T 13732 [(4,0)] D [] [] [] [] [] [] none
MERGE 13733 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13738,13739,13740,13741] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13734 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13735 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13736 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13737 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13738 [(4,2),(5,2)] D [13733] [] [] [] [((4,2),(5,2))] [13738,13739,13740,13741] CONDITIONAL_S
Y_MEAS 13739 [(5,2)] HALF_D_PLUS_2 [13733] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
IDLE 13740 [(4,2)] HALF_D_PLUS_2 [13733] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
DISCARD 13741 [(5,2)] 0 [13733] [] [] [] [] [13738,13739,13740,13741] CONDITIONAL_S
MERGE 13742 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13744,13745,13742,13743] CONDITIONAL_S
Y_MEAS 13743 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
IDLE 13744 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
DISCARD 13745 [(7,10)] 0 [] [] [] [] [] [13744,13745,13742,13743] CONDITIONAL_S
MERGE 13746 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 13747 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13748 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13749 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 13750 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 13751 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13752 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 13753 [(3,8),(5,5),(3,7),(5,4),(7,3),(8,3),(4,5),(3,6),(5,3),(6,3),(3,5),(2,8)] D [] [] [] [] [((4,5),(5,5)),((5,3),(6,3)),((3,6),(3,5)),((5,4),(5,3)),((3,7),(3,6)),((2,8),(3,8)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((3,5),(4,5)),((3,8),(3,7))] [] none
DISCARD 13754 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13755 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 13756 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 13757 [(3,5)] 0 [] [] [] [] [] [] none
DISCARD 13758 [(4,5)] 0 [] [] [] [] [] [] none
DISCARD 13759 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 13760 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 13761 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 13762 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 13763 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 13764 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13764,13765,13766,13767] CONDITIONAL_S
Y_MEAS 13765 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13764,13765,13766,13767] CONDITIONAL_S
IDLE 13766 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13764,13765,13766,13767] CONDITIONAL_S
DISCARD 13767 [(5,6)] 0 [] [] [] [] [] [13764,13765,13766,13767] CONDITIONAL_S
MERGE 13768 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 13769 [(6,9)] 0 [] [] [] [] [] [] none
INJECT_T 13770 [(0,10)] D [] [] [] [] [] [] none
MERGE 13771 [(2,10),(0,10),(1,10)] D [] [13792,13793,13794,13795] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13772 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13773 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13774 [(4,4),(3,4)] D [] [] [] [] [((4,4),(3,4))] [13776,13777,13774,13775] CONDITIONAL_S
Y_MEAS 13775 [(3,4)] HALF_D_PLUS_2 [] [] [] [] [] [13776,13777,13774,13775] CONDITIONAL_S
IDLE 13776 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13776,13777,13774,13775] CONDITIONAL_S
DISCARD 13777 [(3,4)] 0 [] [] [] [] [] [13776,13777,13774,13775] CONDITIONAL_S
MERGE 13778 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13778,13779,13780,13781] CONDITIONAL_S
Y_MEAS 13779 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
IDLE 13780 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
DISCARD 13781 [(7,10)] 0 [] [] [] [] [] [13778,13779,13780,13781] CONDITIONAL_S
MERGE 13782 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 13783 [(8,3)] 0 [] [] [] [] [] [] none
INJECT_T 13784 [(0,4)] D [] [] [] [] [] [] none
MERGE 13785 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13802,13803,13804,13805] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13786 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13787 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13788 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13789 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13791 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13792 [(2,10),(3,10)] D [13771] [] [] [] [((2,10),(3,10))] [13792,13793,13794,13795] CONDITIONAL_S
Y_MEAS 13793 [(3,10)] HALF_D_PLUS_2 [13771] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
IDLE 13794 [(2,10)] HALF_D_PLUS_2 [13771] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
DISCARD 13795 [(3,10)] 0 [13771] [] [] [] [] [13792,13793,13794,13795] CONDITIONAL_S
INJECT_T 13796 [(4,0)] D [] [] [] [] [] [] none
MERGE 13797 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13808,13809,13806,13807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13798 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13799 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13800 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13801 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13802 [(4,4),(5,4)] D [13785] [] [] [] [((4,4),(5,4))] [13802,13803,13804,13805] CONDITIONAL_S
Y_MEAS 13803 [(5,4)] HALF_D_PLUS_2 [13785] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
IDLE 13804 [(4,4)] HALF_D_PLUS_2 [13785] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
DISCARD 13805 [(5,4)] 0 [13785] [] [] [] [] [13802,13803,13804,13805] CONDITIONAL_S
MERGE 13806 [(4,2),(5,2)] D [13797] [] [] [] [((4,2),(5,2))] [13808,13809,13806,13807] CONDITIONAL_S
Y_MEAS 13807 [(5,2)] HALF_D_PLUS_2 [13797] [] [] [] [] [13808,13809,13806,13807] CONDITIONAL_S
IDLE 13808 [(4,2)] HALF_D_PLUS_2 [13797] [] [] [] [] [13808,13809,13806,13807] CONDITIONAL_S
DISCARD 13809 [(5,2)] 0 [13797] [] [] [] [] [13808,13809,13806,13807] CONDITIONAL_S
MERGE 13810 [(4,6),(5,6)] D [] [] [] [] [((4,6),(5,6))] [13810,13811,13812,13813] CONDITIONAL_S
Y_MEAS 13811 [(5,6)] HALF_D_PLUS_2 [] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
IDLE 13812 [(4,6)] HALF_D_PLUS_2 [] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
DISCARD 13813 [(5,6)] 0 [] [] [] [] [] [13810,13811,13812,13813] CONDITIONAL_S
INJECT_T 13814 [(0,10)] D [] [] [] [] [] [] none
MERGE 13815 [(2,10),(0,10),(1,10)] D [] [13824,13825,13822,13823] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13816 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13817 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13818 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13818,13819,13820,13821] CONDITIONAL_S
Y_MEAS 13819 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13818,13819,13820,13821] CONDITIONAL_S
IDLE 13820 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13818,13819,13820,13821] CONDITIONAL_S
DISCARD 13821 [(7,10)] 0 [] [] [] [] [] [13818,13819,13820,13821] CONDITIONAL_S
MERGE 13822 [(2,10),(3,10)] D [13815] [] [] [] [((2,10),(3,10))] [13824,13825,13822,13823] CONDITIONAL_S
Y_MEAS 13823 [(3,10)] HALF_D_PLUS_2 [13815] [] [] [] [] [13824,13825,13822,13823] CONDITIONAL_S
IDLE 13824 [(2,10)] HALF_D_PLUS_2 [13815] [] [] [] [] [13824,13825,13822,13823] CONDITIONAL_S
DISCARD 13825 [(3,10)] 0 [13815] [] [] [] [] [13824,13825,13822,13823] CONDITIONAL_S
INJECT_T 13826 [(0,8)] D [] [] [] [] [] [] none
MERGE 13827 [(0,8),(1,8),(2,8)] D [] [13848,13849,13850,13851] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13828 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13829 [(0,8)] 0 [] [] [] [] [] [] none
INJECT_T 13830 [(4,0)] D [] [] [] [] [] [] none
MERGE 13831 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13852,13853,13854,13855] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13832 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13833 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13834 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13835 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13836 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13836,13837,13838,13839] CONDITIONAL_S
Y_MEAS 13837 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
IDLE 13838 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
DISCARD 13839 [(5,4)] 0 [] [] [] [] [] [13836,13837,13838,13839] CONDITIONAL_S
INJECT_T 13840 [(0,4)] D [] [] [] [] [] [] none
MERGE 13841 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13859,13860,13861,13862] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13842 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13843 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13844 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13845 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13846 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13847 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13848 [(3,8),(2,8)] D [13827] [] [] [] [((2,8),(3,8))] [13848,13849,13850,13851] CONDITIONAL_S
Y_MEAS 13849 [(3,8)] HALF_D_PLUS_2 [13827] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
IDLE 13850 [(2,8)] HALF_D_PLUS_2 [13827] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
DISCARD 13851 [(3,8)] 0 [13827] [] [] [] [] [13848,13849,13850,13851] CONDITIONAL_S
MERGE 13852 [(4,2),(5,2)] D [13831] [] [] [] [((4,2),(5,2))] [13852,13853,13854,13855] CONDITIONAL_S
Y_MEAS 13853 [(5,2)] HALF_D_PLUS_2 [13831] [] [] [] [] [13852,13853,13854,13855] CONDITIONAL_S
IDLE 13854 [(4,2)] HALF_D_PLUS_2 [13831] [] [] [] [] [13852,13853,13854,13855] CONDITIONAL_S
DISCARD 13855 [(5,2)] 0 [13831] [] [] [] [] [13852,13853,13854,13855] CONDITIONAL_S
MERGE 13856 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 13857 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13858 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 13859 [(4,4),(5,4)] D [13841] [] [] [] [((4,4),(5,4))] [13859,13860,13861,13862] CONDITIONAL_S
Y_MEAS 13860 [(5,4)] HALF_D_PLUS_2 [13841] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
IDLE 13861 [(4,4)] HALF_D_PLUS_2 [13841] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
DISCARD 13862 [(5,4)] 0 [13841] [] [] [] [] [13859,13860,13861,13862] CONDITIONAL_S
MERGE 13863 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 13864 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 13865 [(2,9),(3,8),(3,9),(4,8)] D [] [] [] [] [((2,9),(3,9)),((3,8),(4,8)),((3,9),(3,8))] [] none
DISCARD 13866 [(3,9)] 0 [] [] [] [] [] [] none
DISCARD 13867 [(3,8)] 0 [] [] [] [] [] [] none
INJECT_T 13868 [(0,10)] D [] [] [] [] [] [] none
MERGE 13869 [(2,10),(0,10),(1,10)] D [] [13883,13884,13885,13886] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13870 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13871 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13872 [(2,9),(2,8)] D [] [] [] [] [((2,8),(2,9))] [] none
DISCARD 13873 [(2,9)] 0 [] [] [] [] [] [] none
MERGE 13874 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13874,13875,13876,13877] CONDITIONAL_S
Y_MEAS 13875 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13874,13875,13876,13877] CONDITIONAL_S
IDLE 13876 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13874,13875,13876,13877] CONDITIONAL_S
DISCARD 13877 [(7,10)] 0 [] [] [] [] [] [13874,13875,13876,13877] CONDITIONAL_S
MERGE 13878 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13879 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13880 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13881 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13882 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13883 [(2,10),(3,10)] D [13869] [] [] [] [((2,10),(3,10))] [13883,13884,13885,13886] CONDITIONAL_S
Y_MEAS 13884 [(3,10)] HALF_D_PLUS_2 [13869] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
IDLE 13885 [(2,10)] HALF_D_PLUS_2 [13869] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
DISCARD 13886 [(3,10)] 0 [13869] [] [] [] [] [13883,13884,13885,13886] CONDITIONAL_S
MERGE 13887 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13888 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13889 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13890 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13891 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13892 [(7,10),(6,10)] D [] [] [] [] [((6,10),(7,10))] [13892,13893,13894,13895] CONDITIONAL_S
Y_MEAS 13893 [(7,10)] HALF_D_PLUS_2 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
IDLE 13894 [(6,10)] HALF_D_PLUS_2 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
DISCARD 13895 [(7,10)] 0 [] [] [] [] [] [13892,13893,13894,13895] CONDITIONAL_S
INJECT_T 13896 [(0,6)] D [] [] [] [] [] [] none
MERGE 13897 [(1,6),(2,6),(0,6)] D [] [13912,13913,13910,13911] [] [] [((1,6),(2,6)),((0,6),(1,6))] [] none
DISCARD 13898 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13899 [(0,6)] 0 [] [] [] [] [] [] none
INJECT_T 13900 [(0,8)] D [] [] [] [] [] [] none
MERGE 13901 [(0,8),(1,8),(2,8)] D [] [13914,13915,13916,13917] [] [] [((0,8),(1,8)),((1,8),(2,8))] [] none
DISCARD 13902 [(1,8)] 0 [] [] [] [] [] [] none
DISCARD 13903 [(0,8)] 0 [] [] [] [] [] [] none
MERGE 13904 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13904,13905,13906,13907] CONDITIONAL_S
Y_MEAS 13905 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13904,13905,13906,13907] CONDITIONAL_S
IDLE 13906 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13904,13905,13906,13907] CONDITIONAL_S
DISCARD 13907 [(5,2)] 0 [] [] [] [] [] [13904,13905,13906,13907] CONDITIONAL_S
MERGE 13908 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13909 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13910 [(2,6),(3,6)] D [13897] [] [] [] [((2,6),(3,6))] [13912,13913,13910,13911] CONDITIONAL_S
Y_MEAS 13911 [(3,6)] HALF_D_PLUS_2 [13897] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
IDLE 13912 [(2,6)] HALF_D_PLUS_2 [13897] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
DISCARD 13913 [(3,6)] 0 [13897] [] [] [] [] [13912,13913,13910,13911] CONDITIONAL_S
MERGE 13914 [(3,8),(2,8)] D [13901] [] [] [] [((2,8),(3,8))] [13914,13915,13916,13917] CONDITIONAL_S
Y_MEAS 13915 [(3,8)] HALF_D_PLUS_2 [13901] [] [] [] [] [13914,13915,13916,13917] CONDITIONAL_S
IDLE 13916 [(2,8)] HALF_D_PLUS_2 [13901] [] [] [] [] [13914,13915,13916,13917] CONDITIONAL_S
DISCARD 13917 [(3,8)] 0 [13901] [] [] [] [] [13914,13915,13916,13917] CONDITIONAL_S
INJECT_T 13918 [(4,0)] D [] [] [] [] [] [] none
MERGE 13919 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [13952,13949,13950,13951] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13920 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13921 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13922 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13923 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13924 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13924,13925,13926,13927] CONDITIONAL_S
Y_MEAS 13925 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
IDLE 13926 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
DISCARD 13927 [(5,4)] 0 [] [] [] [] [] [13924,13925,13926,13927] CONDITIONAL_S
INJECT_T 13928 [(4,12)] D [] [] [] [] [] [] none
MERGE 13929 [(5,11),(5,8),(4,12),(5,10),(4,8),(5,9),(5,12)] D [] [13963,13964,13965,13966] [] [] [((4,8),(5,8)),((5,10),(5,11)),((5,9),(5,10)),((5,11),(5,12)),((5,12),(4,12)),((5,8),(5,9))] [] none
DISCARD 13930 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 13931 [(5,9)] 0 [] [] [] [] [] [] none
DISCARD 13932 [(5,10)] 0 [] [] [] [] [] [] none
DISCARD 13933 [(5,11)] 0 [] [] [] [] [] [] none
DISCARD 13934 [(5,12)] 0 [] [] [] [] [] [] none
DISCARD 13935 [(4,12)] 0 [] [] [] [] [] [] none
INJECT_T 13936 [(0,4)] D [] [] [] [] [] [] none
MERGE 13937 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [13960,13961,13962,13959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 13938 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 13939 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 13940 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 13941 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 13942 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 13943 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 13944 [(1,5),(1,8),(1,7),(1,6),(2,5),(2,8)] D [] [] [] [] [((2,5),(1,5)),((1,6),(1,7)),((1,7),(1,8)),((1,5),(1,6)),((1,8),(2,8))] [] none
DISCARD 13945 [(1,5)] 0 [] [] [] [] [] [] none
DISCARD 13946 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 13947 [(1,7)] 0 [] [] [] [] [] [] none
DISCARD 13948 [(1,8)] 0 [] [] [] [] [] [] none
MERGE 13949 [(4,2),(5,2)] D [13919] [] [] [] [((4,2),(5,2))] [13952,13949,13950,13951] CONDITIONAL_S
Y_MEAS 13950 [(5,2)] HALF_D_PLUS_2 [13919] [] [] [] [] [13952,13949,13950,13951] CONDITIONAL_S
IDLE 13951 [(4,2)] HALF_D_PLUS_2 [13919] [] [] [] [] [13952,13949,13950,13951] CONDITIONAL_S
DISCARD 13952 [(5,2)] 0 [13919] [] [] [] [] [13952,13949,13950,13951] CONDITIONAL_S
INJECT_T 13953 [(0,10)] D [] [] [] [] [] [] none
MERGE 13954 [(2,10),(0,10),(1,10)] D [] [13970,13971,13972,13973] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13955 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13956 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13957 [(2,5),(2,6)] D [] [] [] [] [((2,5),(2,6))] [] none
DISCARD 13958 [(2,5)] 0 [] [] [] [] [] [] none
MERGE 13959 [(4,4),(5,4)] D [13937] [] [] [] [((4,4),(5,4))] [13960,13961,13962,13959] CONDITIONAL_S
Y_MEAS 13960 [(5,4)] HALF_D_PLUS_2 [13937] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
IDLE 13961 [(4,4)] HALF_D_PLUS_2 [13937] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
DISCARD 13962 [(5,4)] 0 [13937] [] [] [] [] [13960,13961,13962,13959] CONDITIONAL_S
MERGE 13963 [(4,8),(5,8)] D [13929] [] [] [] [((4,8),(5,8))] [13963,13964,13965,13966] CONDITIONAL_S
Y_MEAS 13964 [(5,8)] HALF_D_PLUS_2 [13929] [] [] [] [] [13963,13964,13965,13966] CONDITIONAL_S
IDLE 13965 [(4,8)] HALF_D_PLUS_2 [13929] [] [] [] [] [13963,13964,13965,13966] CONDITIONAL_S
DISCARD 13966 [(5,8)] 0 [13929] [] [] [] [] [13963,13964,13965,13966] CONDITIONAL_S
MERGE 13967 [(3,7),(3,8),(4,7),(2,8)] D [] [] [] [] [((3,7),(4,7)),((2,8),(3,8)),((3,8),(3,7))] [] none
DISCARD 13968 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 13969 [(3,7)] 0 [] [] [] [] [] [] none
MERGE 13970 [(2,10),(3,10)] D [13954] [] [] [] [((2,10),(3,10))] [13970,13971,13972,13973] CONDITIONAL_S
Y_MEAS 13971 [(3,10)] HALF_D_PLUS_2 [13954] [] [] [] [] [13970,13971,13972,13973] CONDITIONAL_S
IDLE 13972 [(2,10)] HALF_D_PLUS_2 [13954] [] [] [] [] [13970,13971,13972,13973] CONDITIONAL_S
DISCARD 13973 [(3,10)] 0 [13954] [] [] [] [] [13970,13971,13972,13973] CONDITIONAL_S
MERGE 13974 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 13975 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 13976 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [13976,13977,13978,13979] CONDITIONAL_S
Y_MEAS 13977 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
IDLE 13978 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
DISCARD 13979 [(5,2)] 0 [] [] [] [] [] [13976,13977,13978,13979] CONDITIONAL_S
INJECT_T 13980 [(0,10)] D [] [] [] [] [] [] none
MERGE 13981 [(2,10),(0,10),(1,10)] D [] [14011,14012,14013,14014] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 13982 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 13983 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 13984 [(3,8),(2,8)] D [] [] [] [] [((2,8),(3,8))] [13984,13985,13986,13987] CONDITIONAL_S
Y_MEAS 13985 [(3,8)] HALF_D_PLUS_2 [] [] [] [] [] [13984,13985,13986,13987] CONDITIONAL_S
IDLE 13986 [(2,8)] HALF_D_PLUS_2 [] [] [] [] [] [13984,13985,13986,13987] CONDITIONAL_S
DISCARD 13987 [(3,8)] 0 [] [] [] [] [] [13984,13985,13986,13987] CONDITIONAL_S
INJECT_T 13988 [(4,0)] D [] [] [] [] [] [] none
MERGE 13989 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14016,14017,14018,14015] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 13990 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 13991 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 13992 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 13993 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 13994 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [13994,13995,13996,13997] CONDITIONAL_S
Y_MEAS 13995 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
IDLE 13996 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
DISCARD 13997 [(5,4)] 0 [] [] [] [] [] [13994,13995,13996,13997] CONDITIONAL_S
INJECT_T 13998 [(0,4)] D [] [] [] [] [] [] none
MERGE 13999 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14032,14029,14030,14031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14000 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14001 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14002 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14003 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14004 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14005 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14006 [(3,8),(3,7),(5,7),(6,7),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,7),(4,7)),((2,8),(3,8)),((5,7),(6,7)),((3,8),(3,7))] [] none
DISCARD 14007 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14008 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14009 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14010 [(5,7)] 0 [] [] [] [] [] [] none
MERGE 14011 [(2,10),(3,10)] D [13981] [] [] [] [((2,10),(3,10))] [14011,14012,14013,14014] CONDITIONAL_S
Y_MEAS 14012 [(3,10)] HALF_D_PLUS_2 [13981] [] [] [] [] [14011,14012,14013,14014] CONDITIONAL_S
IDLE 14013 [(2,10)] HALF_D_PLUS_2 [13981] [] [] [] [] [14011,14012,14013,14014] CONDITIONAL_S
DISCARD 14014 [(3,10)] 0 [13981] [] [] [] [] [14011,14012,14013,14014] CONDITIONAL_S
MERGE 14015 [(4,2),(5,2)] D [13989] [] [] [] [((4,2),(5,2))] [14016,14017,14018,14015] CONDITIONAL_S
Y_MEAS 14016 [(5,2)] HALF_D_PLUS_2 [13989] [] [] [] [] [14016,14017,14018,14015] CONDITIONAL_S
IDLE 14017 [(4,2)] HALF_D_PLUS_2 [13989] [] [] [] [] [14016,14017,14018,14015] CONDITIONAL_S
DISCARD 14018 [(5,2)] 0 [13989] [] [] [] [] [14016,14017,14018,14015] CONDITIONAL_S
MERGE 14019 [(1,6),(1,7),(2,6),(2,7)] D [] [] [] [] [((1,6),(1,7)),((1,7),(2,7)),((2,6),(1,6))] [] none
DISCARD 14020 [(1,6)] 0 [] [] [] [] [] [] none
DISCARD 14021 [(1,7)] 0 [] [] [] [] [] [] none
MERGE 14022 [(3,8),(5,8),(3,7),(5,7),(5,9),(6,9),(4,7),(2,8)] D [] [] [] [] [((4,7),(5,7)),((3,8),(3,7)),((3,7),(4,7)),((5,9),(6,9)),((2,8),(3,8)),((5,8),(5,9)),((5,7),(5,8))] [] none
DISCARD 14023 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14024 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14025 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14026 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14027 [(5,8)] 0 [] [] [] [] [] [] none
DISCARD 14028 [(5,9)] 0 [] [] [] [] [] [] none
MERGE 14029 [(4,4),(5,4)] D [13999] [] [] [] [((4,4),(5,4))] [14032,14029,14030,14031] CONDITIONAL_S
Y_MEAS 14030 [(5,4)] HALF_D_PLUS_2 [13999] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
IDLE 14031 [(4,4)] HALF_D_PLUS_2 [13999] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
DISCARD 14032 [(5,4)] 0 [13999] [] [] [] [] [14032,14029,14030,14031] CONDITIONAL_S
MERGE 14033 [(6,7),(6,8)] D [] [] [] [] [((6,7),(6,8))] [] none
DISCARD 14034 [(6,7)] 0 [] [] [] [] [] [] none
MERGE 14035 [(2,7),(2,8)] D [] [] [] [] [((2,7),(2,8))] [] none
DISCARD 14036 [(2,7)] 0 [] [] [] [] [] [] none
MERGE 14037 [(6,9),(6,10)] D [] [] [] [] [((6,9),(6,10))] [] none
DISCARD 14038 [(6,9)] 0 [] [] [] [] [] [] none
MERGE 14039 [(3,8),(5,5),(7,1),(2,8),(8,1),(3,7),(5,4),(6,1),(5,1),(5,7),(5,6),(5,3),(4,7),(5,2)] D [] [] [] [] [((6,1),(7,1)),((5,1),(6,1)),((5,2),(5,1)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,1),(8,1)),((5,5),(5,4)),((5,3),(5,2)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 14040 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14041 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14042 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14043 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14044 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 14045 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 14046 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 14047 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 14048 [(5,2)] 0 [] [] [] [] [] [] none
DISCARD 14049 [(5,1)] 0 [] [] [] [] [] [] none
DISCARD 14050 [(6,1)] 0 [] [] [] [] [] [] none
DISCARD 14051 [(7,1)] 0 [] [] [] [] [] [] none
MERGE 14052 [(3,8),(5,5),(3,7),(5,4),(5,7),(7,3),(8,3),(5,6),(5,3),(6,3),(4,7),(2,8)] D [] [] [] [] [((5,3),(6,3)),((5,4),(5,3)),((4,7),(5,7)),((3,7),(4,7)),((5,6),(5,5)),((2,8),(3,8)),((7,3),(8,3)),((5,5),(5,4)),((6,3),(7,3)),((5,7),(5,6)),((3,8),(3,7))] [] none
DISCARD 14053 [(3,8)] 0 [] [] [] [] [] [] none
DISCARD 14054 [(3,7)] 0 [] [] [] [] [] [] none
DISCARD 14055 [(4,7)] 0 [] [] [] [] [] [] none
DISCARD 14056 [(5,7)] 0 [] [] [] [] [] [] none
DISCARD 14057 [(5,6)] 0 [] [] [] [] [] [] none
DISCARD 14058 [(5,5)] 0 [] [] [] [] [] [] none
DISCARD 14059 [(5,4)] 0 [] [] [] [] [] [] none
DISCARD 14060 [(5,3)] 0 [] [] [] [] [] [] none
DISCARD 14061 [(6,3)] 0 [] [] [] [] [] [] none
DISCARD 14062 [(7,3)] 0 [] [] [] [] [] [] none
MERGE 14063 [(8,2),(8,1)] D [] [] [] [] [((8,1),(8,2))] [] none
DISCARD 14064 [(8,1)] 0 [] [] [] [] [] [] none
MERGE 14065 [(8,3),(8,4)] D [] [] [] [] [((8,3),(8,4))] [] none
DISCARD 14066 [(8,3)] 0 [] [] [] [] [] [] none
MERGE 14067 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14067,14068,14069,14070] CONDITIONAL_S
Y_MEAS 14068 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14067,14068,14069,14070] CONDITIONAL_S
IDLE 14069 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14067,14068,14069,14070] CONDITIONAL_S
DISCARD 14070 [(3,10)] 0 [] [] [] [] [] [14067,14068,14069,14070] CONDITIONAL_S
MERGE 14071 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14072,14073,14074,14071] CONDITIONAL_S
Y_MEAS 14072 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14072,14073,14074,14071] CONDITIONAL_S
IDLE 14073 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14072,14073,14074,14071] CONDITIONAL_S
DISCARD 14074 [(5,2)] 0 [] [] [] [] [] [14072,14073,14074,14071] CONDITIONAL_S
INJECT_T 14075 [(0,10)] D [] [] [] [] [] [] none
MERGE 14076 [(2,10),(0,10),(1,10)] D [] [14100,14101,14102,14103] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14077 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14078 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14079 [(3,7),(2,6),(4,7),(3,6)] D [] [] [] [] [((3,7),(4,7)),((3,6),(3,7)),((2,6),(3,6))] [] none
DISCARD 14080 [(3,6)] 0 [] [] [] [] [] [] none
DISCARD 14081 [(3,7)] 0 [] [] [] [] [] [] none
INJECT_T 14082 [(4,0)] D [] [] [] [] [] [] none
MERGE 14083 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14104,14105,14106,14107] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14084 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14085 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14086 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14087 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14088 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14088,14089,14090,14091] CONDITIONAL_S
Y_MEAS 14089 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
IDLE 14090 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
DISCARD 14091 [(5,4)] 0 [] [] [] [] [] [14088,14089,14090,14091] CONDITIONAL_S
INJECT_T 14092 [(0,4)] D [] [] [] [] [] [] none
MERGE 14093 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14112,14113,14110,14111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14094 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14095 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14096 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14097 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14098 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14099 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14100 [(2,10),(3,10)] D [14076] [] [] [] [((2,10),(3,10))] [14100,14101,14102,14103] CONDITIONAL_S
Y_MEAS 14101 [(3,10)] HALF_D_PLUS_2 [14076] [] [] [] [] [14100,14101,14102,14103] CONDITIONAL_S
IDLE 14102 [(2,10)] HALF_D_PLUS_2 [14076] [] [] [] [] [14100,14101,14102,14103] CONDITIONAL_S
DISCARD 14103 [(3,10)] 0 [14076] [] [] [] [] [14100,14101,14102,14103] CONDITIONAL_S
MERGE 14104 [(4,2),(5,2)] D [14083] [] [] [] [((4,2),(5,2))] [14104,14105,14106,14107] CONDITIONAL_S
Y_MEAS 14105 [(5,2)] HALF_D_PLUS_2 [14083] [] [] [] [] [14104,14105,14106,14107] CONDITIONAL_S
IDLE 14106 [(4,2)] HALF_D_PLUS_2 [14083] [] [] [] [] [14104,14105,14106,14107] CONDITIONAL_S
DISCARD 14107 [(5,2)] 0 [14083] [] [] [] [] [14104,14105,14106,14107] CONDITIONAL_S
MERGE 14108 [(4,7),(4,8)] D [] [] [] [] [((4,7),(4,8))] [] none
DISCARD 14109 [(4,7)] 0 [] [] [] [] [] [] none
MERGE 14110 [(4,4),(5,4)] D [14093] [] [] [] [((4,4),(5,4))] [14112,14113,14110,14111] CONDITIONAL_S
Y_MEAS 14111 [(5,4)] HALF_D_PLUS_2 [14093] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
IDLE 14112 [(4,4)] HALF_D_PLUS_2 [14093] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
DISCARD 14113 [(5,4)] 0 [14093] [] [] [] [] [14112,14113,14110,14111] CONDITIONAL_S
INJECT_T 14114 [(4,0)] D [] [] [] [] [] [] none
MERGE 14115 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14136,14137,14138,14139] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14116 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14117 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14118 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14119 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14120 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14120,14121,14122,14123] CONDITIONAL_S
Y_MEAS 14121 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
IDLE 14122 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
DISCARD 14123 [(5,8)] 0 [] [] [] [] [] [14120,14121,14122,14123] CONDITIONAL_S
INJECT_T 14124 [(0,4)] D [] [] [] [] [] [] none
MERGE 14125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14144,14145,14146,14147] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14132 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14132,14133,14134,14135] CONDITIONAL_S
Y_MEAS 14133 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
IDLE 14134 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
DISCARD 14135 [(3,10)] 0 [] [] [] [] [] [14132,14133,14134,14135] CONDITIONAL_S
MERGE 14136 [(4,2),(5,2)] D [14115] [] [] [] [((4,2),(5,2))] [14136,14137,14138,14139] CONDITIONAL_S
Y_MEAS 14137 [(5,2)] HALF_D_PLUS_2 [14115] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
IDLE 14138 [(4,2)] HALF_D_PLUS_2 [14115] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
DISCARD 14139 [(5,2)] 0 [14115] [] [] [] [] [14136,14137,14138,14139] CONDITIONAL_S
INJECT_T 14140 [(0,10)] D [] [] [] [] [] [] none
MERGE 14141 [(2,10),(0,10),(1,10)] D [] [14148,14149,14150,14151] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14142 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14143 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14144 [(4,4),(5,4)] D [14125] [] [] [] [((4,4),(5,4))] [14144,14145,14146,14147] CONDITIONAL_S
Y_MEAS 14145 [(5,4)] HALF_D_PLUS_2 [14125] [] [] [] [] [14144,14145,14146,14147] CONDITIONAL_S
IDLE 14146 [(4,4)] HALF_D_PLUS_2 [14125] [] [] [] [] [14144,14145,14146,14147] CONDITIONAL_S
DISCARD 14147 [(5,4)] 0 [14125] [] [] [] [] [14144,14145,14146,14147] CONDITIONAL_S
MERGE 14148 [(2,10),(3,10)] D [14141] [] [] [] [((2,10),(3,10))] [14148,14149,14150,14151] CONDITIONAL_S
Y_MEAS 14149 [(3,10)] HALF_D_PLUS_2 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
IDLE 14150 [(2,10)] HALF_D_PLUS_2 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
DISCARD 14151 [(3,10)] 0 [14141] [] [] [] [] [14148,14149,14150,14151] CONDITIONAL_S
INJECT_T 14152 [(4,0)] D [] [] [] [] [] [] none
MERGE 14153 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14162,14163,14164,14165] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14154 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14155 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14156 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14157 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14158 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14160,14161,14158,14159] CONDITIONAL_S
Y_MEAS 14159 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
IDLE 14160 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
DISCARD 14161 [(5,8)] 0 [] [] [] [] [] [14160,14161,14158,14159] CONDITIONAL_S
MERGE 14162 [(4,2),(5,2)] D [14153] [] [] [] [((4,2),(5,2))] [14162,14163,14164,14165] CONDITIONAL_S
Y_MEAS 14163 [(5,2)] HALF_D_PLUS_2 [14153] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
IDLE 14164 [(4,2)] HALF_D_PLUS_2 [14153] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
DISCARD 14165 [(5,2)] 0 [14153] [] [] [] [] [14162,14163,14164,14165] CONDITIONAL_S
INJECT_T 14166 [(0,10)] D [] [] [] [] [] [] none
MERGE 14167 [(2,10),(0,10),(1,10)] D [] [14184,14185,14182,14183] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14168 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14169 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14170 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14170,14171,14172,14173] CONDITIONAL_S
Y_MEAS 14171 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
IDLE 14172 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
DISCARD 14173 [(5,4)] 0 [] [] [] [] [] [14170,14171,14172,14173] CONDITIONAL_S
INJECT_T 14174 [(0,4)] D [] [] [] [] [] [] none
MERGE 14175 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14186,14187,14188,14189] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14176 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14177 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14178 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14179 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14180 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14181 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14182 [(2,10),(3,10)] D [14167] [] [] [] [((2,10),(3,10))] [14184,14185,14182,14183] CONDITIONAL_S
Y_MEAS 14183 [(3,10)] HALF_D_PLUS_2 [14167] [] [] [] [] [14184,14185,14182,14183] CONDITIONAL_S
IDLE 14184 [(2,10)] HALF_D_PLUS_2 [14167] [] [] [] [] [14184,14185,14182,14183] CONDITIONAL_S
DISCARD 14185 [(3,10)] 0 [14167] [] [] [] [] [14184,14185,14182,14183] CONDITIONAL_S
MERGE 14186 [(4,4),(5,4)] D [14175] [] [] [] [((4,4),(5,4))] [14186,14187,14188,14189] CONDITIONAL_S
Y_MEAS 14187 [(5,4)] HALF_D_PLUS_2 [14175] [] [] [] [] [14186,14187,14188,14189] CONDITIONAL_S
IDLE 14188 [(4,4)] HALF_D_PLUS_2 [14175] [] [] [] [] [14186,14187,14188,14189] CONDITIONAL_S
DISCARD 14189 [(5,4)] 0 [14175] [] [] [] [] [14186,14187,14188,14189] CONDITIONAL_S
INJECT_T 14190 [(4,0)] D [] [] [] [] [] [] none
MERGE 14191 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14200,14201,14202,14203] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14192 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14193 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14194 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14195 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14196 [(4,8),(5,8)] D [] [] [] [] [((4,8),(5,8))] [14196,14197,14198,14199] CONDITIONAL_S
Y_MEAS 14197 [(5,8)] HALF_D_PLUS_2 [] [] [] [] [] [14196,14197,14198,14199] CONDITIONAL_S
IDLE 14198 [(4,8)] HALF_D_PLUS_2 [] [] [] [] [] [14196,14197,14198,14199] CONDITIONAL_S
DISCARD 14199 [(5,8)] 0 [] [] [] [] [] [14196,14197,14198,14199] CONDITIONAL_S
MERGE 14200 [(4,2),(5,2)] D [14191] [] [] [] [((4,2),(5,2))] [14200,14201,14202,14203] CONDITIONAL_S
Y_MEAS 14201 [(5,2)] HALF_D_PLUS_2 [14191] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
IDLE 14202 [(4,2)] HALF_D_PLUS_2 [14191] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
DISCARD 14203 [(5,2)] 0 [14191] [] [] [] [] [14200,14201,14202,14203] CONDITIONAL_S
INJECT_T 14204 [(0,4)] D [] [] [] [] [] [] none
MERGE 14205 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14220,14221,14222,14223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14206 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14207 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14208 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14209 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14210 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14211 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14212 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14212,14213,14214,14215] CONDITIONAL_S
Y_MEAS 14213 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
IDLE 14214 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
DISCARD 14215 [(3,10)] 0 [] [] [] [] [] [14212,14213,14214,14215] CONDITIONAL_S
INJECT_T 14216 [(0,10)] D [] [] [] [] [] [] none
MERGE 14217 [(2,10),(0,10),(1,10)] D [] [14224,14225,14226,14227] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14218 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14219 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14220 [(4,4),(5,4)] D [14205] [] [] [] [((4,4),(5,4))] [14220,14221,14222,14223] CONDITIONAL_S
Y_MEAS 14221 [(5,4)] HALF_D_PLUS_2 [14205] [] [] [] [] [14220,14221,14222,14223] CONDITIONAL_S
IDLE 14222 [(4,4)] HALF_D_PLUS_2 [14205] [] [] [] [] [14220,14221,14222,14223] CONDITIONAL_S
DISCARD 14223 [(5,4)] 0 [14205] [] [] [] [] [14220,14221,14222,14223] CONDITIONAL_S
MERGE 14224 [(2,10),(3,10)] D [14217] [] [] [] [((2,10),(3,10))] [14224,14225,14226,14227] CONDITIONAL_S
Y_MEAS 14225 [(3,10)] HALF_D_PLUS_2 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
IDLE 14226 [(2,10)] HALF_D_PLUS_2 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
DISCARD 14227 [(3,10)] 0 [14217] [] [] [] [] [14224,14225,14226,14227] CONDITIONAL_S
MERGE 14228 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14228,14229,14230,14231] CONDITIONAL_S
Y_MEAS 14229 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14228,14229,14230,14231] CONDITIONAL_S
IDLE 14230 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14228,14229,14230,14231] CONDITIONAL_S
DISCARD 14231 [(5,2)] 0 [] [] [] [] [] [14228,14229,14230,14231] CONDITIONAL_S
INJECT_T 14232 [(4,0)] D [] [] [] [] [] [] none
MERGE 14233 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14248,14249,14246,14247] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14234 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14235 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14236 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14237 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14238 [(0,4)] D [] [] [] [] [] [] none
MERGE 14239 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14256,14257,14254,14255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14240 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14241 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14242 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14243 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14244 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14245 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14246 [(4,2),(5,2)] D [14233] [] [] [] [((4,2),(5,2))] [14248,14249,14246,14247] CONDITIONAL_S
Y_MEAS 14247 [(5,2)] HALF_D_PLUS_2 [14233] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
IDLE 14248 [(4,2)] HALF_D_PLUS_2 [14233] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
DISCARD 14249 [(5,2)] 0 [14233] [] [] [] [] [14248,14249,14246,14247] CONDITIONAL_S
INJECT_T 14250 [(0,10)] D [] [] [] [] [] [] none
MERGE 14251 [(2,10),(0,10),(1,10)] D [] [14258,14259,14260,14261] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14252 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14253 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14254 [(4,4),(5,4)] D [14239] [] [] [] [((4,4),(5,4))] [14256,14257,14254,14255] CONDITIONAL_S
Y_MEAS 14255 [(5,4)] HALF_D_PLUS_2 [14239] [] [] [] [] [14256,14257,14254,14255] CONDITIONAL_S
IDLE 14256 [(4,4)] HALF_D_PLUS_2 [14239] [] [] [] [] [14256,14257,14254,14255] CONDITIONAL_S
DISCARD 14257 [(5,4)] 0 [14239] [] [] [] [] [14256,14257,14254,14255] CONDITIONAL_S
MERGE 14258 [(2,10),(3,10)] D [14251] [] [] [] [((2,10),(3,10))] [14258,14259,14260,14261] CONDITIONAL_S
Y_MEAS 14259 [(3,10)] HALF_D_PLUS_2 [14251] [] [] [] [] [14258,14259,14260,14261] CONDITIONAL_S
IDLE 14260 [(2,10)] HALF_D_PLUS_2 [14251] [] [] [] [] [14258,14259,14260,14261] CONDITIONAL_S
DISCARD 14261 [(3,10)] 0 [14251] [] [] [] [] [14258,14259,14260,14261] CONDITIONAL_S
INJECT_T 14262 [(4,0)] D [] [] [] [] [] [] none
MERGE 14263 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14276,14277,14278,14279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14264 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14265 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14266 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14267 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14268 [(0,4)] D [] [] [] [] [] [] none
MERGE 14269 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14280,14281,14282,14283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14270 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14271 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14272 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14273 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14274 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14275 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14276 [(4,2),(5,2)] D [14263] [] [] [] [((4,2),(5,2))] [14276,14277,14278,14279] CONDITIONAL_S
Y_MEAS 14277 [(5,2)] HALF_D_PLUS_2 [14263] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
IDLE 14278 [(4,2)] HALF_D_PLUS_2 [14263] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
DISCARD 14279 [(5,2)] 0 [14263] [] [] [] [] [14276,14277,14278,14279] CONDITIONAL_S
MERGE 14280 [(4,4),(5,4)] D [14269] [] [] [] [((4,4),(5,4))] [14280,14281,14282,14283] CONDITIONAL_S
Y_MEAS 14281 [(5,4)] HALF_D_PLUS_2 [14269] [] [] [] [] [14280,14281,14282,14283] CONDITIONAL_S
IDLE 14282 [(4,4)] HALF_D_PLUS_2 [14269] [] [] [] [] [14280,14281,14282,14283] CONDITIONAL_S
DISCARD 14283 [(5,4)] 0 [14269] [] [] [] [] [14280,14281,14282,14283] CONDITIONAL_S
MERGE 14284 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14284,14285,14286,14287] CONDITIONAL_S
Y_MEAS 14285 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
IDLE 14286 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
DISCARD 14287 [(3,10)] 0 [] [] [] [] [] [14284,14285,14286,14287] CONDITIONAL_S
INJECT_T 14288 [(0,10)] D [] [] [] [] [] [] none
MERGE 14289 [(2,10),(0,10),(1,10)] D [] [14292,14293,14294,14295] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14290 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14291 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14292 [(2,10),(3,10)] D [14289] [] [] [] [((2,10),(3,10))] [14292,14293,14294,14295] CONDITIONAL_S
Y_MEAS 14293 [(3,10)] HALF_D_PLUS_2 [14289] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
IDLE 14294 [(2,10)] HALF_D_PLUS_2 [14289] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
DISCARD 14295 [(3,10)] 0 [14289] [] [] [] [] [14292,14293,14294,14295] CONDITIONAL_S
MERGE 14296 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14296,14297,14298,14299] CONDITIONAL_S
Y_MEAS 14297 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
IDLE 14298 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
DISCARD 14299 [(5,2)] 0 [] [] [] [] [] [14296,14297,14298,14299] CONDITIONAL_S
INJECT_T 14300 [(4,0)] D [] [] [] [] [] [] none
MERGE 14301 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14320,14321,14318,14319] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14302 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14303 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14304 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14305 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14306 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14306,14307,14308,14309] CONDITIONAL_S
Y_MEAS 14307 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14306,14307,14308,14309] CONDITIONAL_S
IDLE 14308 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14306,14307,14308,14309] CONDITIONAL_S
DISCARD 14309 [(5,4)] 0 [] [] [] [] [] [14306,14307,14308,14309] CONDITIONAL_S
INJECT_T 14310 [(0,4)] D [] [] [] [] [] [] none
MERGE 14311 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14322,14323,14324,14325] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14312 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14313 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14314 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14315 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14316 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14317 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14318 [(4,2),(5,2)] D [14301] [] [] [] [((4,2),(5,2))] [14320,14321,14318,14319] CONDITIONAL_S
Y_MEAS 14319 [(5,2)] HALF_D_PLUS_2 [14301] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
IDLE 14320 [(4,2)] HALF_D_PLUS_2 [14301] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
DISCARD 14321 [(5,2)] 0 [14301] [] [] [] [] [14320,14321,14318,14319] CONDITIONAL_S
MERGE 14322 [(4,4),(5,4)] D [14311] [] [] [] [((4,4),(5,4))] [14322,14323,14324,14325] CONDITIONAL_S
Y_MEAS 14323 [(5,4)] HALF_D_PLUS_2 [14311] [] [] [] [] [14322,14323,14324,14325] CONDITIONAL_S
IDLE 14324 [(4,4)] HALF_D_PLUS_2 [14311] [] [] [] [] [14322,14323,14324,14325] CONDITIONAL_S
DISCARD 14325 [(5,4)] 0 [14311] [] [] [] [] [14322,14323,14324,14325] CONDITIONAL_S
MERGE 14326 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14328,14329,14326,14327] CONDITIONAL_S
Y_MEAS 14327 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
IDLE 14328 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
DISCARD 14329 [(3,10)] 0 [] [] [] [] [] [14328,14329,14326,14327] CONDITIONAL_S
INJECT_T 14330 [(0,10)] D [] [] [] [] [] [] none
MERGE 14331 [(2,10),(0,10),(1,10)] D [] [14336,14337,14334,14335] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14332 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14333 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14334 [(2,10),(3,10)] D [14331] [] [] [] [((2,10),(3,10))] [14336,14337,14334,14335] CONDITIONAL_S
Y_MEAS 14335 [(3,10)] HALF_D_PLUS_2 [14331] [] [] [] [] [14336,14337,14334,14335] CONDITIONAL_S
IDLE 14336 [(2,10)] HALF_D_PLUS_2 [14331] [] [] [] [] [14336,14337,14334,14335] CONDITIONAL_S
DISCARD 14337 [(3,10)] 0 [14331] [] [] [] [] [14336,14337,14334,14335] CONDITIONAL_S
INJECT_T 14338 [(4,0)] D [] [] [] [] [] [] none
MERGE 14339 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14352,14353,14354,14355] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14340 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14341 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14342 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14343 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 14344 [(0,4)] D [] [] [] [] [] [] none
MERGE 14345 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14356,14357,14358,14359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14346 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14347 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14348 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14349 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14350 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14351 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14352 [(4,2),(5,2)] D [14339] [] [] [] [((4,2),(5,2))] [14352,14353,14354,14355] CONDITIONAL_S
Y_MEAS 14353 [(5,2)] HALF_D_PLUS_2 [14339] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
IDLE 14354 [(4,2)] HALF_D_PLUS_2 [14339] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
DISCARD 14355 [(5,2)] 0 [14339] [] [] [] [] [14352,14353,14354,14355] CONDITIONAL_S
MERGE 14356 [(4,4),(5,4)] D [14345] [] [] [] [((4,4),(5,4))] [14356,14357,14358,14359] CONDITIONAL_S
Y_MEAS 14357 [(5,4)] HALF_D_PLUS_2 [14345] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
IDLE 14358 [(4,4)] HALF_D_PLUS_2 [14345] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
DISCARD 14359 [(5,4)] 0 [14345] [] [] [] [] [14356,14357,14358,14359] CONDITIONAL_S
INJECT_T 14360 [(0,10)] D [] [] [] [] [] [] none
MERGE 14361 [(2,10),(0,10),(1,10)] D [] [14364,14365,14366,14367] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14362 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14363 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14364 [(2,10),(3,10)] D [14361] [] [] [] [((2,10),(3,10))] [14364,14365,14366,14367] CONDITIONAL_S
Y_MEAS 14365 [(3,10)] HALF_D_PLUS_2 [14361] [] [] [] [] [14364,14365,14366,14367] CONDITIONAL_S
IDLE 14366 [(2,10)] HALF_D_PLUS_2 [14361] [] [] [] [] [14364,14365,14366,14367] CONDITIONAL_S
DISCARD 14367 [(3,10)] 0 [14361] [] [] [] [] [14364,14365,14366,14367] CONDITIONAL_S
MERGE 14368 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14368,14369,14370,14371] CONDITIONAL_S
Y_MEAS 14369 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
IDLE 14370 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
DISCARD 14371 [(5,2)] 0 [] [] [] [] [] [14368,14369,14370,14371] CONDITIONAL_S
INJECT_T 14372 [(4,0)] D [] [] [] [] [] [] none
MERGE 14373 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14392,14393,14390,14391] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14374 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14375 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14376 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14377 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14378 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14378,14379,14380,14381] CONDITIONAL_S
Y_MEAS 14379 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
IDLE 14380 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
DISCARD 14381 [(5,4)] 0 [] [] [] [] [] [14378,14379,14380,14381] CONDITIONAL_S
INJECT_T 14382 [(0,4)] D [] [] [] [] [] [] none
MERGE 14383 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14394,14395,14396,14397] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14384 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14385 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14386 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14387 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14388 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14389 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14390 [(4,2),(5,2)] D [14373] [] [] [] [((4,2),(5,2))] [14392,14393,14390,14391] CONDITIONAL_S
Y_MEAS 14391 [(5,2)] HALF_D_PLUS_2 [14373] [] [] [] [] [14392,14393,14390,14391] CONDITIONAL_S
IDLE 14392 [(4,2)] HALF_D_PLUS_2 [14373] [] [] [] [] [14392,14393,14390,14391] CONDITIONAL_S
DISCARD 14393 [(5,2)] 0 [14373] [] [] [] [] [14392,14393,14390,14391] CONDITIONAL_S
MERGE 14394 [(4,4),(5,4)] D [14383] [] [] [] [((4,4),(5,4))] [14394,14395,14396,14397] CONDITIONAL_S
Y_MEAS 14395 [(5,4)] HALF_D_PLUS_2 [14383] [] [] [] [] [14394,14395,14396,14397] CONDITIONAL_S
IDLE 14396 [(4,4)] HALF_D_PLUS_2 [14383] [] [] [] [] [14394,14395,14396,14397] CONDITIONAL_S
DISCARD 14397 [(5,4)] 0 [14383] [] [] [] [] [14394,14395,14396,14397] CONDITIONAL_S
MERGE 14398 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14400,14401,14398,14399] CONDITIONAL_S
Y_MEAS 14399 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14400,14401,14398,14399] CONDITIONAL_S
IDLE 14400 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14400,14401,14398,14399] CONDITIONAL_S
DISCARD 14401 [(3,10)] 0 [] [] [] [] [] [14400,14401,14398,14399] CONDITIONAL_S
INJECT_T 14402 [(0,10)] D [] [] [] [] [] [] none
MERGE 14403 [(2,10),(0,10),(1,10)] D [] [14408,14409,14406,14407] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14404 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14405 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14406 [(2,10),(3,10)] D [14403] [] [] [] [((2,10),(3,10))] [14408,14409,14406,14407] CONDITIONAL_S
Y_MEAS 14407 [(3,10)] HALF_D_PLUS_2 [14403] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
IDLE 14408 [(2,10)] HALF_D_PLUS_2 [14403] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
DISCARD 14409 [(3,10)] 0 [14403] [] [] [] [] [14408,14409,14406,14407] CONDITIONAL_S
MERGE 14410 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14410,14411,14412,14413] CONDITIONAL_S
Y_MEAS 14411 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14410,14411,14412,14413] CONDITIONAL_S
IDLE 14412 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14410,14411,14412,14413] CONDITIONAL_S
DISCARD 14413 [(5,2)] 0 [] [] [] [] [] [14410,14411,14412,14413] CONDITIONAL_S
INJECT_T 14414 [(4,0)] D [] [] [] [] [] [] none
MERGE 14415 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14432,14433,14434,14435] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14416 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14417 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14418 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14419 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14420,14421,14422,14423] CONDITIONAL_S
Y_MEAS 14421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14420,14421,14422,14423] CONDITIONAL_S
IDLE 14422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14420,14421,14422,14423] CONDITIONAL_S
DISCARD 14423 [(5,4)] 0 [] [] [] [] [] [14420,14421,14422,14423] CONDITIONAL_S
INJECT_T 14424 [(0,4)] D [] [] [] [] [] [] none
MERGE 14425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14436,14437,14438,14439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14432 [(4,2),(5,2)] D [14415] [] [] [] [((4,2),(5,2))] [14432,14433,14434,14435] CONDITIONAL_S
Y_MEAS 14433 [(5,2)] HALF_D_PLUS_2 [14415] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
IDLE 14434 [(4,2)] HALF_D_PLUS_2 [14415] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
DISCARD 14435 [(5,2)] 0 [14415] [] [] [] [] [14432,14433,14434,14435] CONDITIONAL_S
MERGE 14436 [(4,4),(5,4)] D [14425] [] [] [] [((4,4),(5,4))] [14436,14437,14438,14439] CONDITIONAL_S
Y_MEAS 14437 [(5,4)] HALF_D_PLUS_2 [14425] [] [] [] [] [14436,14437,14438,14439] CONDITIONAL_S
IDLE 14438 [(4,4)] HALF_D_PLUS_2 [14425] [] [] [] [] [14436,14437,14438,14439] CONDITIONAL_S
DISCARD 14439 [(5,4)] 0 [14425] [] [] [] [] [14436,14437,14438,14439] CONDITIONAL_S
MERGE 14440 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14440,14441,14442,14443] CONDITIONAL_S
Y_MEAS 14441 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
IDLE 14442 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
DISCARD 14443 [(3,10)] 0 [] [] [] [] [] [14440,14441,14442,14443] CONDITIONAL_S
INJECT_T 14444 [(0,10)] D [] [] [] [] [] [] none
MERGE 14445 [(2,10),(0,10),(1,10)] D [] [14448,14449,14450,14451] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14446 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14447 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14448 [(2,10),(3,10)] D [14445] [] [] [] [((2,10),(3,10))] [14448,14449,14450,14451] CONDITIONAL_S
Y_MEAS 14449 [(3,10)] HALF_D_PLUS_2 [14445] [] [] [] [] [14448,14449,14450,14451] CONDITIONAL_S
IDLE 14450 [(2,10)] HALF_D_PLUS_2 [14445] [] [] [] [] [14448,14449,14450,14451] CONDITIONAL_S
DISCARD 14451 [(3,10)] 0 [14445] [] [] [] [] [14448,14449,14450,14451] CONDITIONAL_S
INJECT_T 14452 [(0,4)] D [] [] [] [] [] [] none
MERGE 14453 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14472,14473,14470,14471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14454 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14455 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14456 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14457 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14458 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14459 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14460 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14460,14461,14462,14463] CONDITIONAL_S
Y_MEAS 14461 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
IDLE 14462 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
DISCARD 14463 [(5,2)] 0 [] [] [] [] [] [14460,14461,14462,14463] CONDITIONAL_S
INJECT_T 14464 [(4,0)] D [] [] [] [] [] [] none
MERGE 14465 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14474,14475,14476,14477] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14466 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14467 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14468 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14469 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14470 [(4,4),(5,4)] D [14453] [] [] [] [((4,4),(5,4))] [14472,14473,14470,14471] CONDITIONAL_S
Y_MEAS 14471 [(5,4)] HALF_D_PLUS_2 [14453] [] [] [] [] [14472,14473,14470,14471] CONDITIONAL_S
IDLE 14472 [(4,4)] HALF_D_PLUS_2 [14453] [] [] [] [] [14472,14473,14470,14471] CONDITIONAL_S
DISCARD 14473 [(5,4)] 0 [14453] [] [] [] [] [14472,14473,14470,14471] CONDITIONAL_S
MERGE 14474 [(4,2),(5,2)] D [14465] [] [] [] [((4,2),(5,2))] [14474,14475,14476,14477] CONDITIONAL_S
Y_MEAS 14475 [(5,2)] HALF_D_PLUS_2 [14465] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
IDLE 14476 [(4,2)] HALF_D_PLUS_2 [14465] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
DISCARD 14477 [(5,2)] 0 [14465] [] [] [] [] [14474,14475,14476,14477] CONDITIONAL_S
MERGE 14478 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14480,14481,14478,14479] CONDITIONAL_S
Y_MEAS 14479 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14480,14481,14478,14479] CONDITIONAL_S
IDLE 14480 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14480,14481,14478,14479] CONDITIONAL_S
DISCARD 14481 [(3,10)] 0 [] [] [] [] [] [14480,14481,14478,14479] CONDITIONAL_S
INJECT_T 14482 [(0,10)] D [] [] [] [] [] [] none
MERGE 14483 [(2,10),(0,10),(1,10)] D [] [14496,14497,14494,14495] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14484 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14485 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14486 [(0,4)] D [] [] [] [] [] [] none
MERGE 14487 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14504,14505,14506,14507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14488 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14489 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14490 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14491 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14492 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14493 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14494 [(2,10),(3,10)] D [14483] [] [] [] [((2,10),(3,10))] [14496,14497,14494,14495] CONDITIONAL_S
Y_MEAS 14495 [(3,10)] HALF_D_PLUS_2 [14483] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
IDLE 14496 [(2,10)] HALF_D_PLUS_2 [14483] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
DISCARD 14497 [(3,10)] 0 [14483] [] [] [] [] [14496,14497,14494,14495] CONDITIONAL_S
INJECT_T 14498 [(4,0)] D [] [] [] [] [] [] none
MERGE 14499 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14508,14509,14510,14511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14500 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14501 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14502 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14503 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14504 [(4,4),(5,4)] D [14487] [] [] [] [((4,4),(5,4))] [14504,14505,14506,14507] CONDITIONAL_S
Y_MEAS 14505 [(5,4)] HALF_D_PLUS_2 [14487] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
IDLE 14506 [(4,4)] HALF_D_PLUS_2 [14487] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
DISCARD 14507 [(5,4)] 0 [14487] [] [] [] [] [14504,14505,14506,14507] CONDITIONAL_S
MERGE 14508 [(4,2),(5,2)] D [14499] [] [] [] [((4,2),(5,2))] [14508,14509,14510,14511] CONDITIONAL_S
Y_MEAS 14509 [(5,2)] HALF_D_PLUS_2 [14499] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
IDLE 14510 [(4,2)] HALF_D_PLUS_2 [14499] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
DISCARD 14511 [(5,2)] 0 [14499] [] [] [] [] [14508,14509,14510,14511] CONDITIONAL_S
MERGE 14512 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14512,14513,14514,14515] CONDITIONAL_S
Y_MEAS 14513 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14512,14513,14514,14515] CONDITIONAL_S
IDLE 14514 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14512,14513,14514,14515] CONDITIONAL_S
DISCARD 14515 [(3,10)] 0 [] [] [] [] [] [14512,14513,14514,14515] CONDITIONAL_S
INJECT_T 14516 [(0,10)] D [] [] [] [] [] [] none
MERGE 14517 [(2,10),(0,10),(1,10)] D [] [14532,14533,14534,14535] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14518 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14519 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14520 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14520,14521,14522,14523] CONDITIONAL_S
Y_MEAS 14521 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
IDLE 14522 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
DISCARD 14523 [(5,4)] 0 [] [] [] [] [] [14520,14521,14522,14523] CONDITIONAL_S
INJECT_T 14524 [(0,4)] D [] [] [] [] [] [] none
MERGE 14525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14546,14547,14548,14549] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14532 [(2,10),(3,10)] D [14517] [] [] [] [((2,10),(3,10))] [14532,14533,14534,14535] CONDITIONAL_S
Y_MEAS 14533 [(3,10)] HALF_D_PLUS_2 [14517] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
IDLE 14534 [(2,10)] HALF_D_PLUS_2 [14517] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
DISCARD 14535 [(3,10)] 0 [14517] [] [] [] [] [14532,14533,14534,14535] CONDITIONAL_S
MERGE 14536 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14536,14537,14538,14539] CONDITIONAL_S
Y_MEAS 14537 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
IDLE 14538 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
DISCARD 14539 [(5,2)] 0 [] [] [] [] [] [14536,14537,14538,14539] CONDITIONAL_S
INJECT_T 14540 [(4,0)] D [] [] [] [] [] [] none
MERGE 14541 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14552,14553,14550,14551] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14542 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14543 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14544 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14545 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14546 [(4,4),(5,4)] D [14525] [] [] [] [((4,4),(5,4))] [14546,14547,14548,14549] CONDITIONAL_S
Y_MEAS 14547 [(5,4)] HALF_D_PLUS_2 [14525] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
IDLE 14548 [(4,4)] HALF_D_PLUS_2 [14525] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
DISCARD 14549 [(5,4)] 0 [14525] [] [] [] [] [14546,14547,14548,14549] CONDITIONAL_S
MERGE 14550 [(4,2),(5,2)] D [14541] [] [] [] [((4,2),(5,2))] [14552,14553,14550,14551] CONDITIONAL_S
Y_MEAS 14551 [(5,2)] HALF_D_PLUS_2 [14541] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
IDLE 14552 [(4,2)] HALF_D_PLUS_2 [14541] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
DISCARD 14553 [(5,2)] 0 [14541] [] [] [] [] [14552,14553,14550,14551] CONDITIONAL_S
INJECT_T 14554 [(0,4)] D [] [] [] [] [] [] none
MERGE 14555 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14576,14577,14578,14579] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14556 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14557 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14558 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14559 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14560 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14561 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14562 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14562,14563,14564,14565] CONDITIONAL_S
Y_MEAS 14563 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14562,14563,14564,14565] CONDITIONAL_S
IDLE 14564 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14562,14563,14564,14565] CONDITIONAL_S
DISCARD 14565 [(3,10)] 0 [] [] [] [] [] [14562,14563,14564,14565] CONDITIONAL_S
INJECT_T 14566 [(0,10)] D [] [] [] [] [] [] none
MERGE 14567 [(2,10),(0,10),(1,10)] D [] [14580,14581,14582,14583] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14568 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14569 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14570 [(4,0)] D [] [] [] [] [] [] none
MERGE 14571 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14584,14585,14586,14587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14572 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14573 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14574 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14575 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14576 [(4,4),(5,4)] D [14555] [] [] [] [((4,4),(5,4))] [14576,14577,14578,14579] CONDITIONAL_S
Y_MEAS 14577 [(5,4)] HALF_D_PLUS_2 [14555] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
IDLE 14578 [(4,4)] HALF_D_PLUS_2 [14555] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
DISCARD 14579 [(5,4)] 0 [14555] [] [] [] [] [14576,14577,14578,14579] CONDITIONAL_S
MERGE 14580 [(2,10),(3,10)] D [14567] [] [] [] [((2,10),(3,10))] [14580,14581,14582,14583] CONDITIONAL_S
Y_MEAS 14581 [(3,10)] HALF_D_PLUS_2 [14567] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
IDLE 14582 [(2,10)] HALF_D_PLUS_2 [14567] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
DISCARD 14583 [(3,10)] 0 [14567] [] [] [] [] [14580,14581,14582,14583] CONDITIONAL_S
MERGE 14584 [(4,2),(5,2)] D [14571] [] [] [] [((4,2),(5,2))] [14584,14585,14586,14587] CONDITIONAL_S
Y_MEAS 14585 [(5,2)] HALF_D_PLUS_2 [14571] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
IDLE 14586 [(4,2)] HALF_D_PLUS_2 [14571] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
DISCARD 14587 [(5,2)] 0 [14571] [] [] [] [] [14584,14585,14586,14587] CONDITIONAL_S
INJECT_T 14588 [(0,10)] D [] [] [] [] [] [] none
MERGE 14589 [(2,10),(0,10),(1,10)] D [] [14610,14611,14612,14613] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14590 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14591 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14592 [(4,0)] D [] [] [] [] [] [] none
MERGE 14593 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14616,14617,14614,14615] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14594 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14595 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14596 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14597 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14598 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14600,14601,14598,14599] CONDITIONAL_S
Y_MEAS 14599 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
IDLE 14600 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
DISCARD 14601 [(5,4)] 0 [] [] [] [] [] [14600,14601,14598,14599] CONDITIONAL_S
INJECT_T 14602 [(0,4)] D [] [] [] [] [] [] none
MERGE 14603 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14618,14619,14620,14621] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14604 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14605 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14606 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14607 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14608 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14609 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14610 [(2,10),(3,10)] D [14589] [] [] [] [((2,10),(3,10))] [14610,14611,14612,14613] CONDITIONAL_S
Y_MEAS 14611 [(3,10)] HALF_D_PLUS_2 [14589] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
IDLE 14612 [(2,10)] HALF_D_PLUS_2 [14589] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
DISCARD 14613 [(3,10)] 0 [14589] [] [] [] [] [14610,14611,14612,14613] CONDITIONAL_S
MERGE 14614 [(4,2),(5,2)] D [14593] [] [] [] [((4,2),(5,2))] [14616,14617,14614,14615] CONDITIONAL_S
Y_MEAS 14615 [(5,2)] HALF_D_PLUS_2 [14593] [] [] [] [] [14616,14617,14614,14615] CONDITIONAL_S
IDLE 14616 [(4,2)] HALF_D_PLUS_2 [14593] [] [] [] [] [14616,14617,14614,14615] CONDITIONAL_S
DISCARD 14617 [(5,2)] 0 [14593] [] [] [] [] [14616,14617,14614,14615] CONDITIONAL_S
MERGE 14618 [(4,4),(5,4)] D [14603] [] [] [] [((4,4),(5,4))] [14618,14619,14620,14621] CONDITIONAL_S
Y_MEAS 14619 [(5,4)] HALF_D_PLUS_2 [14603] [] [] [] [] [14618,14619,14620,14621] CONDITIONAL_S
IDLE 14620 [(4,4)] HALF_D_PLUS_2 [14603] [] [] [] [] [14618,14619,14620,14621] CONDITIONAL_S
DISCARD 14621 [(5,4)] 0 [14603] [] [] [] [] [14618,14619,14620,14621] CONDITIONAL_S
INJECT_T 14622 [(0,10)] D [] [] [] [] [] [] none
MERGE 14623 [(2,10),(0,10),(1,10)] D [] [14634,14635,14636,14637] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14624 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14625 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14626 [(0,4)] D [] [] [] [] [] [] none
MERGE 14627 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14648,14649,14650,14651] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14628 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14629 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14630 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14631 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14632 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14633 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14634 [(2,10),(3,10)] D [14623] [] [] [] [((2,10),(3,10))] [14634,14635,14636,14637] CONDITIONAL_S
Y_MEAS 14635 [(3,10)] HALF_D_PLUS_2 [14623] [] [] [] [] [14634,14635,14636,14637] CONDITIONAL_S
IDLE 14636 [(2,10)] HALF_D_PLUS_2 [14623] [] [] [] [] [14634,14635,14636,14637] CONDITIONAL_S
DISCARD 14637 [(3,10)] 0 [14623] [] [] [] [] [14634,14635,14636,14637] CONDITIONAL_S
MERGE 14638 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14640,14641,14638,14639] CONDITIONAL_S
Y_MEAS 14639 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14640,14641,14638,14639] CONDITIONAL_S
IDLE 14640 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14640,14641,14638,14639] CONDITIONAL_S
DISCARD 14641 [(5,2)] 0 [] [] [] [] [] [14640,14641,14638,14639] CONDITIONAL_S
INJECT_T 14642 [(4,0)] D [] [] [] [] [] [] none
MERGE 14643 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14652,14653,14654,14655] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14644 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14645 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14646 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14647 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14648 [(4,4),(5,4)] D [14627] [] [] [] [((4,4),(5,4))] [14648,14649,14650,14651] CONDITIONAL_S
Y_MEAS 14649 [(5,4)] HALF_D_PLUS_2 [14627] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
IDLE 14650 [(4,4)] HALF_D_PLUS_2 [14627] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
DISCARD 14651 [(5,4)] 0 [14627] [] [] [] [] [14648,14649,14650,14651] CONDITIONAL_S
MERGE 14652 [(4,2),(5,2)] D [14643] [] [] [] [((4,2),(5,2))] [14652,14653,14654,14655] CONDITIONAL_S
Y_MEAS 14653 [(5,2)] HALF_D_PLUS_2 [14643] [] [] [] [] [14652,14653,14654,14655] CONDITIONAL_S
IDLE 14654 [(4,2)] HALF_D_PLUS_2 [14643] [] [] [] [] [14652,14653,14654,14655] CONDITIONAL_S
DISCARD 14655 [(5,2)] 0 [14643] [] [] [] [] [14652,14653,14654,14655] CONDITIONAL_S
INJECT_T 14656 [(0,10)] D [] [] [] [] [] [] none
MERGE 14657 [(2,10),(0,10),(1,10)] D [] [14660,14661,14662,14663] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14658 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14659 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14660 [(2,10),(3,10)] D [14657] [] [] [] [((2,10),(3,10))] [14660,14661,14662,14663] CONDITIONAL_S
Y_MEAS 14661 [(3,10)] HALF_D_PLUS_2 [14657] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
IDLE 14662 [(2,10)] HALF_D_PLUS_2 [14657] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
DISCARD 14663 [(3,10)] 0 [14657] [] [] [] [] [14660,14661,14662,14663] CONDITIONAL_S
MERGE 14664 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14664,14665,14666,14667] CONDITIONAL_S
Y_MEAS 14665 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14664,14665,14666,14667] CONDITIONAL_S
IDLE 14666 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14664,14665,14666,14667] CONDITIONAL_S
DISCARD 14667 [(5,4)] 0 [] [] [] [] [] [14664,14665,14666,14667] CONDITIONAL_S
INJECT_T 14668 [(0,4)] D [] [] [] [] [] [] none
MERGE 14669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14688,14689,14686,14687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14676 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14676,14677,14678,14679] CONDITIONAL_S
Y_MEAS 14677 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
IDLE 14678 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
DISCARD 14679 [(5,2)] 0 [] [] [] [] [] [14676,14677,14678,14679] CONDITIONAL_S
INJECT_T 14680 [(4,0)] D [] [] [] [] [] [] none
MERGE 14681 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14690,14691,14692,14693] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14682 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14683 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14684 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14685 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14686 [(4,4),(5,4)] D [14669] [] [] [] [((4,4),(5,4))] [14688,14689,14686,14687] CONDITIONAL_S
Y_MEAS 14687 [(5,4)] HALF_D_PLUS_2 [14669] [] [] [] [] [14688,14689,14686,14687] CONDITIONAL_S
IDLE 14688 [(4,4)] HALF_D_PLUS_2 [14669] [] [] [] [] [14688,14689,14686,14687] CONDITIONAL_S
DISCARD 14689 [(5,4)] 0 [14669] [] [] [] [] [14688,14689,14686,14687] CONDITIONAL_S
MERGE 14690 [(4,2),(5,2)] D [14681] [] [] [] [((4,2),(5,2))] [14690,14691,14692,14693] CONDITIONAL_S
Y_MEAS 14691 [(5,2)] HALF_D_PLUS_2 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
IDLE 14692 [(4,2)] HALF_D_PLUS_2 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
DISCARD 14693 [(5,2)] 0 [14681] [] [] [] [] [14690,14691,14692,14693] CONDITIONAL_S
INJECT_T 14694 [(0,10)] D [] [] [] [] [] [] none
MERGE 14695 [(2,10),(0,10),(1,10)] D [] [14698,14699,14700,14701] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14696 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14697 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14698 [(2,10),(3,10)] D [14695] [] [] [] [((2,10),(3,10))] [14698,14699,14700,14701] CONDITIONAL_S
Y_MEAS 14699 [(3,10)] HALF_D_PLUS_2 [14695] [] [] [] [] [14698,14699,14700,14701] CONDITIONAL_S
IDLE 14700 [(2,10)] HALF_D_PLUS_2 [14695] [] [] [] [] [14698,14699,14700,14701] CONDITIONAL_S
DISCARD 14701 [(3,10)] 0 [14695] [] [] [] [] [14698,14699,14700,14701] CONDITIONAL_S
MERGE 14702 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14704,14705,14702,14703] CONDITIONAL_S
Y_MEAS 14703 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14704,14705,14702,14703] CONDITIONAL_S
IDLE 14704 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14704,14705,14702,14703] CONDITIONAL_S
DISCARD 14705 [(5,4)] 0 [] [] [] [] [] [14704,14705,14702,14703] CONDITIONAL_S
INJECT_T 14706 [(0,4)] D [] [] [] [] [] [] none
MERGE 14707 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14724,14725,14726,14727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14708 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14709 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14710 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14711 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14712 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14713 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14714 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14714,14715,14716,14717] CONDITIONAL_S
Y_MEAS 14715 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14714,14715,14716,14717] CONDITIONAL_S
IDLE 14716 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14714,14715,14716,14717] CONDITIONAL_S
DISCARD 14717 [(5,2)] 0 [] [] [] [] [] [14714,14715,14716,14717] CONDITIONAL_S
INJECT_T 14718 [(4,0)] D [] [] [] [] [] [] none
MERGE 14719 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14732,14733,14734,14735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14720 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14721 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14722 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14723 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14724 [(4,4),(5,4)] D [14707] [] [] [] [((4,4),(5,4))] [14724,14725,14726,14727] CONDITIONAL_S
Y_MEAS 14725 [(5,4)] HALF_D_PLUS_2 [14707] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
IDLE 14726 [(4,4)] HALF_D_PLUS_2 [14707] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
DISCARD 14727 [(5,4)] 0 [14707] [] [] [] [] [14724,14725,14726,14727] CONDITIONAL_S
MERGE 14728 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14728,14729,14730,14731] CONDITIONAL_S
Y_MEAS 14729 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14728,14729,14730,14731] CONDITIONAL_S
IDLE 14730 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14728,14729,14730,14731] CONDITIONAL_S
DISCARD 14731 [(3,10)] 0 [] [] [] [] [] [14728,14729,14730,14731] CONDITIONAL_S
MERGE 14732 [(4,2),(5,2)] D [14719] [] [] [] [((4,2),(5,2))] [14732,14733,14734,14735] CONDITIONAL_S
Y_MEAS 14733 [(5,2)] HALF_D_PLUS_2 [14719] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
IDLE 14734 [(4,2)] HALF_D_PLUS_2 [14719] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
DISCARD 14735 [(5,2)] 0 [14719] [] [] [] [] [14732,14733,14734,14735] CONDITIONAL_S
INJECT_T 14736 [(0,10)] D [] [] [] [] [] [] none
MERGE 14737 [(2,10),(0,10),(1,10)] D [] [14740,14741,14742,14743] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14738 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14739 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14740 [(2,10),(3,10)] D [14737] [] [] [] [((2,10),(3,10))] [14740,14741,14742,14743] CONDITIONAL_S
Y_MEAS 14741 [(3,10)] HALF_D_PLUS_2 [14737] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
IDLE 14742 [(2,10)] HALF_D_PLUS_2 [14737] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
DISCARD 14743 [(3,10)] 0 [14737] [] [] [] [] [14740,14741,14742,14743] CONDITIONAL_S
MERGE 14744 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14744,14745,14746,14747] CONDITIONAL_S
Y_MEAS 14745 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14744,14745,14746,14747] CONDITIONAL_S
IDLE 14746 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14744,14745,14746,14747] CONDITIONAL_S
DISCARD 14747 [(5,4)] 0 [] [] [] [] [] [14744,14745,14746,14747] CONDITIONAL_S
INJECT_T 14748 [(0,4)] D [] [] [] [] [] [] none
MERGE 14749 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14768,14769,14766,14767] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14751 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14752 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14753 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14754 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14756 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14756,14757,14758,14759] CONDITIONAL_S
Y_MEAS 14757 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
IDLE 14758 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
DISCARD 14759 [(5,2)] 0 [] [] [] [] [] [14756,14757,14758,14759] CONDITIONAL_S
INJECT_T 14760 [(4,0)] D [] [] [] [] [] [] none
MERGE 14761 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14776,14777,14774,14775] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14762 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14763 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14764 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14765 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14766 [(4,4),(5,4)] D [14749] [] [] [] [((4,4),(5,4))] [14768,14769,14766,14767] CONDITIONAL_S
Y_MEAS 14767 [(5,4)] HALF_D_PLUS_2 [14749] [] [] [] [] [14768,14769,14766,14767] CONDITIONAL_S
IDLE 14768 [(4,4)] HALF_D_PLUS_2 [14749] [] [] [] [] [14768,14769,14766,14767] CONDITIONAL_S
DISCARD 14769 [(5,4)] 0 [14749] [] [] [] [] [14768,14769,14766,14767] CONDITIONAL_S
MERGE 14770 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14770,14771,14772,14773] CONDITIONAL_S
Y_MEAS 14771 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14770,14771,14772,14773] CONDITIONAL_S
IDLE 14772 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14770,14771,14772,14773] CONDITIONAL_S
DISCARD 14773 [(3,10)] 0 [] [] [] [] [] [14770,14771,14772,14773] CONDITIONAL_S
MERGE 14774 [(4,2),(5,2)] D [14761] [] [] [] [((4,2),(5,2))] [14776,14777,14774,14775] CONDITIONAL_S
Y_MEAS 14775 [(5,2)] HALF_D_PLUS_2 [14761] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
IDLE 14776 [(4,2)] HALF_D_PLUS_2 [14761] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
DISCARD 14777 [(5,2)] 0 [14761] [] [] [] [] [14776,14777,14774,14775] CONDITIONAL_S
INJECT_T 14778 [(0,10)] D [] [] [] [] [] [] none
MERGE 14779 [(2,10),(0,10),(1,10)] D [] [14784,14785,14782,14783] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14780 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14781 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14782 [(2,10),(3,10)] D [14779] [] [] [] [((2,10),(3,10))] [14784,14785,14782,14783] CONDITIONAL_S
Y_MEAS 14783 [(3,10)] HALF_D_PLUS_2 [14779] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
IDLE 14784 [(2,10)] HALF_D_PLUS_2 [14779] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
DISCARD 14785 [(3,10)] 0 [14779] [] [] [] [] [14784,14785,14782,14783] CONDITIONAL_S
INJECT_T 14786 [(0,4)] D [] [] [] [] [] [] none
MERGE 14787 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14794,14795,14796,14797] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14788 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14789 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14790 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14791 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14792 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14793 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14794 [(4,4),(5,4)] D [14787] [] [] [] [((4,4),(5,4))] [14794,14795,14796,14797] CONDITIONAL_S
Y_MEAS 14795 [(5,4)] HALF_D_PLUS_2 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
IDLE 14796 [(4,4)] HALF_D_PLUS_2 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
DISCARD 14797 [(5,4)] 0 [14787] [] [] [] [] [14794,14795,14796,14797] CONDITIONAL_S
MERGE 14798 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14800,14801,14798,14799] CONDITIONAL_S
Y_MEAS 14799 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14800,14801,14798,14799] CONDITIONAL_S
IDLE 14800 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14800,14801,14798,14799] CONDITIONAL_S
DISCARD 14801 [(5,2)] 0 [] [] [] [] [] [14800,14801,14798,14799] CONDITIONAL_S
INJECT_T 14802 [(4,0)] D [] [] [] [] [] [] none
MERGE 14803 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14812,14813,14814,14815] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14804 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14805 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14806 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14807 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14808 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14808,14809,14810,14811] CONDITIONAL_S
Y_MEAS 14809 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14808,14809,14810,14811] CONDITIONAL_S
IDLE 14810 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14808,14809,14810,14811] CONDITIONAL_S
DISCARD 14811 [(3,10)] 0 [] [] [] [] [] [14808,14809,14810,14811] CONDITIONAL_S
MERGE 14812 [(4,2),(5,2)] D [14803] [] [] [] [((4,2),(5,2))] [14812,14813,14814,14815] CONDITIONAL_S
Y_MEAS 14813 [(5,2)] HALF_D_PLUS_2 [14803] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
IDLE 14814 [(4,2)] HALF_D_PLUS_2 [14803] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
DISCARD 14815 [(5,2)] 0 [14803] [] [] [] [] [14812,14813,14814,14815] CONDITIONAL_S
INJECT_T 14816 [(0,10)] D [] [] [] [] [] [] none
MERGE 14817 [(2,10),(0,10),(1,10)] D [] [14820,14821,14822,14823] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14818 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14819 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14820 [(2,10),(3,10)] D [14817] [] [] [] [((2,10),(3,10))] [14820,14821,14822,14823] CONDITIONAL_S
Y_MEAS 14821 [(3,10)] HALF_D_PLUS_2 [14817] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
IDLE 14822 [(2,10)] HALF_D_PLUS_2 [14817] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
DISCARD 14823 [(3,10)] 0 [14817] [] [] [] [] [14820,14821,14822,14823] CONDITIONAL_S
MERGE 14824 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14824,14825,14826,14827] CONDITIONAL_S
Y_MEAS 14825 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14824,14825,14826,14827] CONDITIONAL_S
IDLE 14826 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14824,14825,14826,14827] CONDITIONAL_S
DISCARD 14827 [(5,4)] 0 [] [] [] [] [] [14824,14825,14826,14827] CONDITIONAL_S
INJECT_T 14828 [(0,4)] D [] [] [] [] [] [] none
MERGE 14829 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14836,14837,14838,14839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14830 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14831 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14832 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14833 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14834 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14835 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14836 [(4,4),(5,4)] D [14829] [] [] [] [((4,4),(5,4))] [14836,14837,14838,14839] CONDITIONAL_S
Y_MEAS 14837 [(5,4)] HALF_D_PLUS_2 [14829] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
IDLE 14838 [(4,4)] HALF_D_PLUS_2 [14829] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
DISCARD 14839 [(5,4)] 0 [14829] [] [] [] [] [14836,14837,14838,14839] CONDITIONAL_S
MERGE 14840 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14840,14841,14842,14843] CONDITIONAL_S
Y_MEAS 14841 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14840,14841,14842,14843] CONDITIONAL_S
IDLE 14842 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14840,14841,14842,14843] CONDITIONAL_S
DISCARD 14843 [(5,2)] 0 [] [] [] [] [] [14840,14841,14842,14843] CONDITIONAL_S
INJECT_T 14844 [(0,10)] D [] [] [] [] [] [] none
MERGE 14845 [(2,10),(0,10),(1,10)] D [] [14856,14857,14854,14855] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14846 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14847 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14848 [(4,0)] D [] [] [] [] [] [] none
MERGE 14849 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14858,14859,14860,14861] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14850 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14851 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14852 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14853 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14854 [(2,10),(3,10)] D [14845] [] [] [] [((2,10),(3,10))] [14856,14857,14854,14855] CONDITIONAL_S
Y_MEAS 14855 [(3,10)] HALF_D_PLUS_2 [14845] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
IDLE 14856 [(2,10)] HALF_D_PLUS_2 [14845] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
DISCARD 14857 [(3,10)] 0 [14845] [] [] [] [] [14856,14857,14854,14855] CONDITIONAL_S
MERGE 14858 [(4,2),(5,2)] D [14849] [] [] [] [((4,2),(5,2))] [14858,14859,14860,14861] CONDITIONAL_S
Y_MEAS 14859 [(5,2)] HALF_D_PLUS_2 [14849] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
IDLE 14860 [(4,2)] HALF_D_PLUS_2 [14849] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
DISCARD 14861 [(5,2)] 0 [14849] [] [] [] [] [14858,14859,14860,14861] CONDITIONAL_S
MERGE 14862 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14864,14865,14862,14863] CONDITIONAL_S
Y_MEAS 14863 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14864,14865,14862,14863] CONDITIONAL_S
IDLE 14864 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14864,14865,14862,14863] CONDITIONAL_S
DISCARD 14865 [(5,4)] 0 [] [] [] [] [] [14864,14865,14862,14863] CONDITIONAL_S
INJECT_T 14866 [(0,4)] D [] [] [] [] [] [] none
MERGE 14867 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14874,14875,14876,14877] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14868 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14869 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14870 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14871 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14872 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14873 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14874 [(4,4),(5,4)] D [14867] [] [] [] [((4,4),(5,4))] [14874,14875,14876,14877] CONDITIONAL_S
Y_MEAS 14875 [(5,4)] HALF_D_PLUS_2 [14867] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
IDLE 14876 [(4,4)] HALF_D_PLUS_2 [14867] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
DISCARD 14877 [(5,4)] 0 [14867] [] [] [] [] [14874,14875,14876,14877] CONDITIONAL_S
MERGE 14878 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14880,14881,14878,14879] CONDITIONAL_S
Y_MEAS 14879 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14880,14881,14878,14879] CONDITIONAL_S
IDLE 14880 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14880,14881,14878,14879] CONDITIONAL_S
DISCARD 14881 [(3,10)] 0 [] [] [] [] [] [14880,14881,14878,14879] CONDITIONAL_S
MERGE 14882 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [14882,14883,14884,14885] CONDITIONAL_S
Y_MEAS 14883 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [14882,14883,14884,14885] CONDITIONAL_S
IDLE 14884 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [14882,14883,14884,14885] CONDITIONAL_S
DISCARD 14885 [(5,2)] 0 [] [] [] [] [] [14882,14883,14884,14885] CONDITIONAL_S
INJECT_T 14886 [(0,10)] D [] [] [] [] [] [] none
MERGE 14887 [(2,10),(0,10),(1,10)] D [] [14896,14897,14898,14899] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14888 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14889 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 14890 [(4,0)] D [] [] [] [] [] [] none
MERGE 14891 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14900,14901,14902,14903] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14892 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14893 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14894 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14895 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14896 [(2,10),(3,10)] D [14887] [] [] [] [((2,10),(3,10))] [14896,14897,14898,14899] CONDITIONAL_S
Y_MEAS 14897 [(3,10)] HALF_D_PLUS_2 [14887] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
IDLE 14898 [(2,10)] HALF_D_PLUS_2 [14887] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
DISCARD 14899 [(3,10)] 0 [14887] [] [] [] [] [14896,14897,14898,14899] CONDITIONAL_S
MERGE 14900 [(4,2),(5,2)] D [14891] [] [] [] [((4,2),(5,2))] [14900,14901,14902,14903] CONDITIONAL_S
Y_MEAS 14901 [(5,2)] HALF_D_PLUS_2 [14891] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
IDLE 14902 [(4,2)] HALF_D_PLUS_2 [14891] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
DISCARD 14903 [(5,2)] 0 [14891] [] [] [] [] [14900,14901,14902,14903] CONDITIONAL_S
INJECT_T 14904 [(0,4)] D [] [] [] [] [] [] none
MERGE 14905 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14912,14913,14914,14915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14906 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14907 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14908 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14909 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14910 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14911 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 14912 [(4,4),(5,4)] D [14905] [] [] [] [((4,4),(5,4))] [14912,14913,14914,14915] CONDITIONAL_S
Y_MEAS 14913 [(5,4)] HALF_D_PLUS_2 [14905] [] [] [] [] [14912,14913,14914,14915] CONDITIONAL_S
IDLE 14914 [(4,4)] HALF_D_PLUS_2 [14905] [] [] [] [] [14912,14913,14914,14915] CONDITIONAL_S
DISCARD 14915 [(5,4)] 0 [14905] [] [] [] [] [14912,14913,14914,14915] CONDITIONAL_S
INJECT_T 14916 [(4,0)] D [] [] [] [] [] [] none
MERGE 14917 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14928,14929,14926,14927] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14918 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14919 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14920 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14921 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14922 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [14922,14923,14924,14925] CONDITIONAL_S
Y_MEAS 14923 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [14922,14923,14924,14925] CONDITIONAL_S
IDLE 14924 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [14922,14923,14924,14925] CONDITIONAL_S
DISCARD 14925 [(3,10)] 0 [] [] [] [] [] [14922,14923,14924,14925] CONDITIONAL_S
MERGE 14926 [(4,2),(5,2)] D [14917] [] [] [] [((4,2),(5,2))] [14928,14929,14926,14927] CONDITIONAL_S
Y_MEAS 14927 [(5,2)] HALF_D_PLUS_2 [14917] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
IDLE 14928 [(4,2)] HALF_D_PLUS_2 [14917] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
DISCARD 14929 [(5,2)] 0 [14917] [] [] [] [] [14928,14929,14926,14927] CONDITIONAL_S
INJECT_T 14930 [(0,10)] D [] [] [] [] [] [] none
MERGE 14931 [(2,10),(0,10),(1,10)] D [] [14936,14937,14934,14935] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14932 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14933 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14934 [(2,10),(3,10)] D [14931] [] [] [] [((2,10),(3,10))] [14936,14937,14934,14935] CONDITIONAL_S
Y_MEAS 14935 [(3,10)] HALF_D_PLUS_2 [14931] [] [] [] [] [14936,14937,14934,14935] CONDITIONAL_S
IDLE 14936 [(2,10)] HALF_D_PLUS_2 [14931] [] [] [] [] [14936,14937,14934,14935] CONDITIONAL_S
DISCARD 14937 [(3,10)] 0 [14931] [] [] [] [] [14936,14937,14934,14935] CONDITIONAL_S
MERGE 14938 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [14938,14939,14940,14941] CONDITIONAL_S
Y_MEAS 14939 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [14938,14939,14940,14941] CONDITIONAL_S
IDLE 14940 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [14938,14939,14940,14941] CONDITIONAL_S
DISCARD 14941 [(5,4)] 0 [] [] [] [] [] [14938,14939,14940,14941] CONDITIONAL_S
INJECT_T 14942 [(0,4)] D [] [] [] [] [] [] none
MERGE 14943 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14956,14957,14958,14959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14944 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14945 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14946 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14947 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14948 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14949 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 14950 [(4,0)] D [] [] [] [] [] [] none
MERGE 14951 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14960,14961,14962,14963] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14952 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14953 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14954 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14955 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14956 [(4,4),(5,4)] D [14943] [] [] [] [((4,4),(5,4))] [14956,14957,14958,14959] CONDITIONAL_S
Y_MEAS 14957 [(5,4)] HALF_D_PLUS_2 [14943] [] [] [] [] [14956,14957,14958,14959] CONDITIONAL_S
IDLE 14958 [(4,4)] HALF_D_PLUS_2 [14943] [] [] [] [] [14956,14957,14958,14959] CONDITIONAL_S
DISCARD 14959 [(5,4)] 0 [14943] [] [] [] [] [14956,14957,14958,14959] CONDITIONAL_S
MERGE 14960 [(4,2),(5,2)] D [14951] [] [] [] [((4,2),(5,2))] [14960,14961,14962,14963] CONDITIONAL_S
Y_MEAS 14961 [(5,2)] HALF_D_PLUS_2 [14951] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
IDLE 14962 [(4,2)] HALF_D_PLUS_2 [14951] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
DISCARD 14963 [(5,2)] 0 [14951] [] [] [] [] [14960,14961,14962,14963] CONDITIONAL_S
INJECT_T 14964 [(0,10)] D [] [] [] [] [] [] none
MERGE 14965 [(2,10),(0,10),(1,10)] D [] [14968,14969,14970,14971] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14966 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14967 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14968 [(2,10),(3,10)] D [14965] [] [] [] [((2,10),(3,10))] [14968,14969,14970,14971] CONDITIONAL_S
Y_MEAS 14969 [(3,10)] HALF_D_PLUS_2 [14965] [] [] [] [] [14968,14969,14970,14971] CONDITIONAL_S
IDLE 14970 [(2,10)] HALF_D_PLUS_2 [14965] [] [] [] [] [14968,14969,14970,14971] CONDITIONAL_S
DISCARD 14971 [(3,10)] 0 [14965] [] [] [] [] [14968,14969,14970,14971] CONDITIONAL_S
INJECT_T 14972 [(0,4)] D [] [] [] [] [] [] none
MERGE 14973 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [14986,14987,14988,14989] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 14974 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 14975 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 14976 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 14977 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 14978 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 14979 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 14980 [(4,0)] D [] [] [] [] [] [] none
MERGE 14981 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [14992,14993,14990,14991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 14982 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 14983 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 14984 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 14985 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 14986 [(4,4),(5,4)] D [14973] [] [] [] [((4,4),(5,4))] [14986,14987,14988,14989] CONDITIONAL_S
Y_MEAS 14987 [(5,4)] HALF_D_PLUS_2 [14973] [] [] [] [] [14986,14987,14988,14989] CONDITIONAL_S
IDLE 14988 [(4,4)] HALF_D_PLUS_2 [14973] [] [] [] [] [14986,14987,14988,14989] CONDITIONAL_S
DISCARD 14989 [(5,4)] 0 [14973] [] [] [] [] [14986,14987,14988,14989] CONDITIONAL_S
MERGE 14990 [(4,2),(5,2)] D [14981] [] [] [] [((4,2),(5,2))] [14992,14993,14990,14991] CONDITIONAL_S
Y_MEAS 14991 [(5,2)] HALF_D_PLUS_2 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
IDLE 14992 [(4,2)] HALF_D_PLUS_2 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
DISCARD 14993 [(5,2)] 0 [14981] [] [] [] [] [14992,14993,14990,14991] CONDITIONAL_S
INJECT_T 14994 [(0,10)] D [] [] [] [] [] [] none
MERGE 14995 [(2,10),(0,10),(1,10)] D [] [15000,15001,14998,14999] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 14996 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 14997 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 14998 [(2,10),(3,10)] D [14995] [] [] [] [((2,10),(3,10))] [15000,15001,14998,14999] CONDITIONAL_S
Y_MEAS 14999 [(3,10)] HALF_D_PLUS_2 [14995] [] [] [] [] [15000,15001,14998,14999] CONDITIONAL_S
IDLE 15000 [(2,10)] HALF_D_PLUS_2 [14995] [] [] [] [] [15000,15001,14998,14999] CONDITIONAL_S
DISCARD 15001 [(3,10)] 0 [14995] [] [] [] [] [15000,15001,14998,14999] CONDITIONAL_S
INJECT_T 15002 [(0,4)] D [] [] [] [] [] [] none
MERGE 15003 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15016,15017,15018,15019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15004 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15005 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15006 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15007 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15008 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15009 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15010 [(4,0)] D [] [] [] [] [] [] none
MERGE 15011 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15020,15021,15022,15023] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15012 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15013 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15014 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15015 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15016 [(4,4),(5,4)] D [15003] [] [] [] [((4,4),(5,4))] [15016,15017,15018,15019] CONDITIONAL_S
Y_MEAS 15017 [(5,4)] HALF_D_PLUS_2 [15003] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
IDLE 15018 [(4,4)] HALF_D_PLUS_2 [15003] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
DISCARD 15019 [(5,4)] 0 [15003] [] [] [] [] [15016,15017,15018,15019] CONDITIONAL_S
MERGE 15020 [(4,2),(5,2)] D [15011] [] [] [] [((4,2),(5,2))] [15020,15021,15022,15023] CONDITIONAL_S
Y_MEAS 15021 [(5,2)] HALF_D_PLUS_2 [15011] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
IDLE 15022 [(4,2)] HALF_D_PLUS_2 [15011] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
DISCARD 15023 [(5,2)] 0 [15011] [] [] [] [] [15020,15021,15022,15023] CONDITIONAL_S
MERGE 15024 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15024,15025,15026,15027] CONDITIONAL_S
Y_MEAS 15025 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
IDLE 15026 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
DISCARD 15027 [(3,10)] 0 [] [] [] [] [] [15024,15025,15026,15027] CONDITIONAL_S
INJECT_T 15028 [(0,10)] D [] [] [] [] [] [] none
MERGE 15029 [(2,10),(0,10),(1,10)] D [] [15040,15041,15042,15043] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15030 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15031 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15032 [(0,4)] D [] [] [] [] [] [] none
MERGE 15033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15050,15051,15052,15053] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15040 [(2,10),(3,10)] D [15029] [] [] [] [((2,10),(3,10))] [15040,15041,15042,15043] CONDITIONAL_S
Y_MEAS 15041 [(3,10)] HALF_D_PLUS_2 [15029] [] [] [] [] [15040,15041,15042,15043] CONDITIONAL_S
IDLE 15042 [(2,10)] HALF_D_PLUS_2 [15029] [] [] [] [] [15040,15041,15042,15043] CONDITIONAL_S
DISCARD 15043 [(3,10)] 0 [15029] [] [] [] [] [15040,15041,15042,15043] CONDITIONAL_S
INJECT_T 15044 [(4,0)] D [] [] [] [] [] [] none
MERGE 15045 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15056,15057,15054,15055] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15046 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15047 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15048 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15049 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15050 [(4,4),(5,4)] D [15033] [] [] [] [((4,4),(5,4))] [15050,15051,15052,15053] CONDITIONAL_S
Y_MEAS 15051 [(5,4)] HALF_D_PLUS_2 [15033] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
IDLE 15052 [(4,4)] HALF_D_PLUS_2 [15033] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
DISCARD 15053 [(5,4)] 0 [15033] [] [] [] [] [15050,15051,15052,15053] CONDITIONAL_S
MERGE 15054 [(4,2),(5,2)] D [15045] [] [] [] [((4,2),(5,2))] [15056,15057,15054,15055] CONDITIONAL_S
Y_MEAS 15055 [(5,2)] HALF_D_PLUS_2 [15045] [] [] [] [] [15056,15057,15054,15055] CONDITIONAL_S
IDLE 15056 [(4,2)] HALF_D_PLUS_2 [15045] [] [] [] [] [15056,15057,15054,15055] CONDITIONAL_S
DISCARD 15057 [(5,2)] 0 [15045] [] [] [] [] [15056,15057,15054,15055] CONDITIONAL_S
INJECT_T 15058 [(0,10)] D [] [] [] [] [] [] none
MERGE 15059 [(2,10),(0,10),(1,10)] D [] [15072,15073,15070,15071] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15060 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15061 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15062 [(0,4)] D [] [] [] [] [] [] none
MERGE 15063 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15074,15075,15076,15077] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15064 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15065 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15066 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15067 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15068 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15069 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15070 [(2,10),(3,10)] D [15059] [] [] [] [((2,10),(3,10))] [15072,15073,15070,15071] CONDITIONAL_S
Y_MEAS 15071 [(3,10)] HALF_D_PLUS_2 [15059] [] [] [] [] [15072,15073,15070,15071] CONDITIONAL_S
IDLE 15072 [(2,10)] HALF_D_PLUS_2 [15059] [] [] [] [] [15072,15073,15070,15071] CONDITIONAL_S
DISCARD 15073 [(3,10)] 0 [15059] [] [] [] [] [15072,15073,15070,15071] CONDITIONAL_S
MERGE 15074 [(4,4),(5,4)] D [15063] [] [] [] [((4,4),(5,4))] [15074,15075,15076,15077] CONDITIONAL_S
Y_MEAS 15075 [(5,4)] HALF_D_PLUS_2 [15063] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
IDLE 15076 [(4,4)] HALF_D_PLUS_2 [15063] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
DISCARD 15077 [(5,4)] 0 [15063] [] [] [] [] [15074,15075,15076,15077] CONDITIONAL_S
MERGE 15078 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15080,15081,15078,15079] CONDITIONAL_S
Y_MEAS 15079 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
IDLE 15080 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
DISCARD 15081 [(5,2)] 0 [] [] [] [] [] [15080,15081,15078,15079] CONDITIONAL_S
INJECT_T 15082 [(4,0)] D [] [] [] [] [] [] none
MERGE 15083 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15088,15089,15090,15091] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15084 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15085 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15086 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15087 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15088 [(4,2),(5,2)] D [15083] [] [] [] [((4,2),(5,2))] [15088,15089,15090,15091] CONDITIONAL_S
Y_MEAS 15089 [(5,2)] HALF_D_PLUS_2 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
IDLE 15090 [(4,2)] HALF_D_PLUS_2 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
DISCARD 15091 [(5,2)] 0 [15083] [] [] [] [] [15088,15089,15090,15091] CONDITIONAL_S
INJECT_T 15092 [(0,10)] D [] [] [] [] [] [] none
MERGE 15093 [(2,10),(0,10),(1,10)] D [] [15104,15105,15106,15107] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15094 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15095 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15096 [(0,4)] D [] [] [] [] [] [] none
MERGE 15097 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15108,15109,15110,15111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15098 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15099 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15100 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15101 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15102 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15103 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15104 [(2,10),(3,10)] D [15093] [] [] [] [((2,10),(3,10))] [15104,15105,15106,15107] CONDITIONAL_S
Y_MEAS 15105 [(3,10)] HALF_D_PLUS_2 [15093] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
IDLE 15106 [(2,10)] HALF_D_PLUS_2 [15093] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
DISCARD 15107 [(3,10)] 0 [15093] [] [] [] [] [15104,15105,15106,15107] CONDITIONAL_S
MERGE 15108 [(4,4),(5,4)] D [15097] [] [] [] [((4,4),(5,4))] [15108,15109,15110,15111] CONDITIONAL_S
Y_MEAS 15109 [(5,4)] HALF_D_PLUS_2 [15097] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
IDLE 15110 [(4,4)] HALF_D_PLUS_2 [15097] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
DISCARD 15111 [(5,4)] 0 [15097] [] [] [] [] [15108,15109,15110,15111] CONDITIONAL_S
INJECT_T 15112 [(4,0)] D [] [] [] [] [] [] none
MERGE 15113 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15120,15121,15118,15119] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15114 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15115 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15116 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15117 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15118 [(4,2),(5,2)] D [15113] [] [] [] [((4,2),(5,2))] [15120,15121,15118,15119] CONDITIONAL_S
Y_MEAS 15119 [(5,2)] HALF_D_PLUS_2 [15113] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
IDLE 15120 [(4,2)] HALF_D_PLUS_2 [15113] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
DISCARD 15121 [(5,2)] 0 [15113] [] [] [] [] [15120,15121,15118,15119] CONDITIONAL_S
INJECT_T 15122 [(0,4)] D [] [] [] [] [] [] none
MERGE 15123 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15138,15139,15140,15141] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15124 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15125 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15126 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15127 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15128 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15129 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15130 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15130,15131,15132,15133] CONDITIONAL_S
Y_MEAS 15131 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15130,15131,15132,15133] CONDITIONAL_S
IDLE 15132 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15130,15131,15132,15133] CONDITIONAL_S
DISCARD 15133 [(3,10)] 0 [] [] [] [] [] [15130,15131,15132,15133] CONDITIONAL_S
INJECT_T 15134 [(0,10)] D [] [] [] [] [] [] none
MERGE 15135 [(2,10),(0,10),(1,10)] D [] [15144,15145,15142,15143] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15136 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15137 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15138 [(4,4),(5,4)] D [15123] [] [] [] [((4,4),(5,4))] [15138,15139,15140,15141] CONDITIONAL_S
Y_MEAS 15139 [(5,4)] HALF_D_PLUS_2 [15123] [] [] [] [] [15138,15139,15140,15141] CONDITIONAL_S
IDLE 15140 [(4,4)] HALF_D_PLUS_2 [15123] [] [] [] [] [15138,15139,15140,15141] CONDITIONAL_S
DISCARD 15141 [(5,4)] 0 [15123] [] [] [] [] [15138,15139,15140,15141] CONDITIONAL_S
MERGE 15142 [(2,10),(3,10)] D [15135] [] [] [] [((2,10),(3,10))] [15144,15145,15142,15143] CONDITIONAL_S
Y_MEAS 15143 [(3,10)] HALF_D_PLUS_2 [15135] [] [] [] [] [15144,15145,15142,15143] CONDITIONAL_S
IDLE 15144 [(2,10)] HALF_D_PLUS_2 [15135] [] [] [] [] [15144,15145,15142,15143] CONDITIONAL_S
DISCARD 15145 [(3,10)] 0 [15135] [] [] [] [] [15144,15145,15142,15143] CONDITIONAL_S
INJECT_T 15146 [(4,0)] D [] [] [] [] [] [] none
MERGE 15147 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15152,15153,15154,15155] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15148 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15149 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15150 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15151 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15152 [(4,2),(5,2)] D [15147] [] [] [] [((4,2),(5,2))] [15152,15153,15154,15155] CONDITIONAL_S
Y_MEAS 15153 [(5,2)] HALF_D_PLUS_2 [15147] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
IDLE 15154 [(4,2)] HALF_D_PLUS_2 [15147] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
DISCARD 15155 [(5,2)] 0 [15147] [] [] [] [] [15152,15153,15154,15155] CONDITIONAL_S
INJECT_T 15156 [(0,4)] D [] [] [] [] [] [] none
MERGE 15157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15164,15165,15166,15167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15164 [(4,4),(5,4)] D [15157] [] [] [] [((4,4),(5,4))] [15164,15165,15166,15167] CONDITIONAL_S
Y_MEAS 15165 [(5,4)] HALF_D_PLUS_2 [15157] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
IDLE 15166 [(4,4)] HALF_D_PLUS_2 [15157] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
DISCARD 15167 [(5,4)] 0 [15157] [] [] [] [] [15164,15165,15166,15167] CONDITIONAL_S
MERGE 15168 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15168,15169,15170,15171] CONDITIONAL_S
Y_MEAS 15169 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
IDLE 15170 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
DISCARD 15171 [(3,10)] 0 [] [] [] [] [] [15168,15169,15170,15171] CONDITIONAL_S
INJECT_T 15172 [(0,10)] D [] [] [] [] [] [] none
MERGE 15173 [(2,10),(0,10),(1,10)] D [] [15184,15185,15182,15183] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15174 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15175 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15176 [(4,0)] D [] [] [] [] [] [] none
MERGE 15177 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15186,15187,15188,15189] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15178 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15179 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15180 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15181 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15182 [(2,10),(3,10)] D [15173] [] [] [] [((2,10),(3,10))] [15184,15185,15182,15183] CONDITIONAL_S
Y_MEAS 15183 [(3,10)] HALF_D_PLUS_2 [15173] [] [] [] [] [15184,15185,15182,15183] CONDITIONAL_S
IDLE 15184 [(2,10)] HALF_D_PLUS_2 [15173] [] [] [] [] [15184,15185,15182,15183] CONDITIONAL_S
DISCARD 15185 [(3,10)] 0 [15173] [] [] [] [] [15184,15185,15182,15183] CONDITIONAL_S
MERGE 15186 [(4,2),(5,2)] D [15177] [] [] [] [((4,2),(5,2))] [15186,15187,15188,15189] CONDITIONAL_S
Y_MEAS 15187 [(5,2)] HALF_D_PLUS_2 [15177] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
IDLE 15188 [(4,2)] HALF_D_PLUS_2 [15177] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
DISCARD 15189 [(5,2)] 0 [15177] [] [] [] [] [15186,15187,15188,15189] CONDITIONAL_S
MERGE 15190 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15192,15193,15190,15191] CONDITIONAL_S
Y_MEAS 15191 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
IDLE 15192 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
DISCARD 15193 [(5,4)] 0 [] [] [] [] [] [15192,15193,15190,15191] CONDITIONAL_S
INJECT_T 15194 [(0,4)] D [] [] [] [] [] [] none
MERGE 15195 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15202,15203,15204,15205] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15196 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15197 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15198 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15199 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15200 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15201 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15202 [(4,4),(5,4)] D [15195] [] [] [] [((4,4),(5,4))] [15202,15203,15204,15205] CONDITIONAL_S
Y_MEAS 15203 [(5,4)] HALF_D_PLUS_2 [15195] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
IDLE 15204 [(4,4)] HALF_D_PLUS_2 [15195] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
DISCARD 15205 [(5,4)] 0 [15195] [] [] [] [] [15202,15203,15204,15205] CONDITIONAL_S
MERGE 15206 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15208,15209,15206,15207] CONDITIONAL_S
Y_MEAS 15207 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15208,15209,15206,15207] CONDITIONAL_S
IDLE 15208 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15208,15209,15206,15207] CONDITIONAL_S
DISCARD 15209 [(3,10)] 0 [] [] [] [] [] [15208,15209,15206,15207] CONDITIONAL_S
MERGE 15210 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15210,15211,15212,15213] CONDITIONAL_S
Y_MEAS 15211 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
IDLE 15212 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
DISCARD 15213 [(5,2)] 0 [] [] [] [] [] [15210,15211,15212,15213] CONDITIONAL_S
INJECT_T 15214 [(0,10)] D [] [] [] [] [] [] none
MERGE 15215 [(2,10),(0,10),(1,10)] D [] [15224,15225,15226,15227] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15216 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15217 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15218 [(4,0)] D [] [] [] [] [] [] none
MERGE 15219 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15228,15229,15230,15231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15220 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15221 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15222 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15223 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15224 [(2,10),(3,10)] D [15215] [] [] [] [((2,10),(3,10))] [15224,15225,15226,15227] CONDITIONAL_S
Y_MEAS 15225 [(3,10)] HALF_D_PLUS_2 [15215] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
IDLE 15226 [(2,10)] HALF_D_PLUS_2 [15215] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
DISCARD 15227 [(3,10)] 0 [15215] [] [] [] [] [15224,15225,15226,15227] CONDITIONAL_S
MERGE 15228 [(4,2),(5,2)] D [15219] [] [] [] [((4,2),(5,2))] [15228,15229,15230,15231] CONDITIONAL_S
Y_MEAS 15229 [(5,2)] HALF_D_PLUS_2 [15219] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
IDLE 15230 [(4,2)] HALF_D_PLUS_2 [15219] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
DISCARD 15231 [(5,2)] 0 [15219] [] [] [] [] [15228,15229,15230,15231] CONDITIONAL_S
MERGE 15232 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15232,15233,15234,15235] CONDITIONAL_S
Y_MEAS 15233 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
IDLE 15234 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
DISCARD 15235 [(5,4)] 0 [] [] [] [] [] [15232,15233,15234,15235] CONDITIONAL_S
INJECT_T 15236 [(0,4)] D [] [] [] [] [] [] none
MERGE 15237 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15244,15245,15246,15247] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15238 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15239 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15240 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15241 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15242 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15243 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15244 [(4,4),(5,4)] D [15237] [] [] [] [((4,4),(5,4))] [15244,15245,15246,15247] CONDITIONAL_S
Y_MEAS 15245 [(5,4)] HALF_D_PLUS_2 [15237] [] [] [] [] [15244,15245,15246,15247] CONDITIONAL_S
IDLE 15246 [(4,4)] HALF_D_PLUS_2 [15237] [] [] [] [] [15244,15245,15246,15247] CONDITIONAL_S
DISCARD 15247 [(5,4)] 0 [15237] [] [] [] [] [15244,15245,15246,15247] CONDITIONAL_S
MERGE 15248 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15248,15249,15250,15251] CONDITIONAL_S
Y_MEAS 15249 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15248,15249,15250,15251] CONDITIONAL_S
IDLE 15250 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15248,15249,15250,15251] CONDITIONAL_S
DISCARD 15251 [(3,10)] 0 [] [] [] [] [] [15248,15249,15250,15251] CONDITIONAL_S
MERGE 15252 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15252,15253,15254,15255] CONDITIONAL_S
Y_MEAS 15253 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15252,15253,15254,15255] CONDITIONAL_S
IDLE 15254 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15252,15253,15254,15255] CONDITIONAL_S
DISCARD 15255 [(5,2)] 0 [] [] [] [] [] [15252,15253,15254,15255] CONDITIONAL_S
INJECT_T 15256 [(0,10)] D [] [] [] [] [] [] none
MERGE 15257 [(2,10),(0,10),(1,10)] D [] [15266,15267,15268,15269] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15258 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15259 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15260 [(4,0)] D [] [] [] [] [] [] none
MERGE 15261 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15272,15273,15270,15271] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15262 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15263 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15264 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15265 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15266 [(2,10),(3,10)] D [15257] [] [] [] [((2,10),(3,10))] [15266,15267,15268,15269] CONDITIONAL_S
Y_MEAS 15267 [(3,10)] HALF_D_PLUS_2 [15257] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
IDLE 15268 [(2,10)] HALF_D_PLUS_2 [15257] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
DISCARD 15269 [(3,10)] 0 [15257] [] [] [] [] [15266,15267,15268,15269] CONDITIONAL_S
MERGE 15270 [(4,2),(5,2)] D [15261] [] [] [] [((4,2),(5,2))] [15272,15273,15270,15271] CONDITIONAL_S
Y_MEAS 15271 [(5,2)] HALF_D_PLUS_2 [15261] [] [] [] [] [15272,15273,15270,15271] CONDITIONAL_S
IDLE 15272 [(4,2)] HALF_D_PLUS_2 [15261] [] [] [] [] [15272,15273,15270,15271] CONDITIONAL_S
DISCARD 15273 [(5,2)] 0 [15261] [] [] [] [] [15272,15273,15270,15271] CONDITIONAL_S
MERGE 15274 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15274,15275,15276,15277] CONDITIONAL_S
Y_MEAS 15275 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15274,15275,15276,15277] CONDITIONAL_S
IDLE 15276 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15274,15275,15276,15277] CONDITIONAL_S
DISCARD 15277 [(5,4)] 0 [] [] [] [] [] [15274,15275,15276,15277] CONDITIONAL_S
INJECT_T 15278 [(0,4)] D [] [] [] [] [] [] none
MERGE 15279 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15296,15297,15298,15299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15280 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15281 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15282 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15283 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15284 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15285 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15286 [(0,10)] D [] [] [] [] [] [] none
MERGE 15287 [(2,10),(0,10),(1,10)] D [] [15300,15301,15302,15303] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15288 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15289 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15290 [(4,0)] D [] [] [] [] [] [] none
MERGE 15291 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15304,15305,15306,15307] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15292 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15293 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15294 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15295 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15296 [(4,4),(5,4)] D [15279] [] [] [] [((4,4),(5,4))] [15296,15297,15298,15299] CONDITIONAL_S
Y_MEAS 15297 [(5,4)] HALF_D_PLUS_2 [15279] [] [] [] [] [15296,15297,15298,15299] CONDITIONAL_S
IDLE 15298 [(4,4)] HALF_D_PLUS_2 [15279] [] [] [] [] [15296,15297,15298,15299] CONDITIONAL_S
DISCARD 15299 [(5,4)] 0 [15279] [] [] [] [] [15296,15297,15298,15299] CONDITIONAL_S
MERGE 15300 [(2,10),(3,10)] D [15287] [] [] [] [((2,10),(3,10))] [15300,15301,15302,15303] CONDITIONAL_S
Y_MEAS 15301 [(3,10)] HALF_D_PLUS_2 [15287] [] [] [] [] [15300,15301,15302,15303] CONDITIONAL_S
IDLE 15302 [(2,10)] HALF_D_PLUS_2 [15287] [] [] [] [] [15300,15301,15302,15303] CONDITIONAL_S
DISCARD 15303 [(3,10)] 0 [15287] [] [] [] [] [15300,15301,15302,15303] CONDITIONAL_S
MERGE 15304 [(4,2),(5,2)] D [15291] [] [] [] [((4,2),(5,2))] [15304,15305,15306,15307] CONDITIONAL_S
Y_MEAS 15305 [(5,2)] HALF_D_PLUS_2 [15291] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
IDLE 15306 [(4,2)] HALF_D_PLUS_2 [15291] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
DISCARD 15307 [(5,2)] 0 [15291] [] [] [] [] [15304,15305,15306,15307] CONDITIONAL_S
INJECT_T 15308 [(0,4)] D [] [] [] [] [] [] none
MERGE 15309 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15316,15317,15318,15319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15311 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15312 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15313 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15316 [(4,4),(5,4)] D [15309] [] [] [] [((4,4),(5,4))] [15316,15317,15318,15319] CONDITIONAL_S
Y_MEAS 15317 [(5,4)] HALF_D_PLUS_2 [15309] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
IDLE 15318 [(4,4)] HALF_D_PLUS_2 [15309] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
DISCARD 15319 [(5,4)] 0 [15309] [] [] [] [] [15316,15317,15318,15319] CONDITIONAL_S
MERGE 15320 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15320,15321,15322,15323] CONDITIONAL_S
Y_MEAS 15321 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
IDLE 15322 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
DISCARD 15323 [(3,10)] 0 [] [] [] [] [] [15320,15321,15322,15323] CONDITIONAL_S
MERGE 15324 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15324,15325,15326,15327] CONDITIONAL_S
Y_MEAS 15325 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15324,15325,15326,15327] CONDITIONAL_S
IDLE 15326 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15324,15325,15326,15327] CONDITIONAL_S
DISCARD 15327 [(5,2)] 0 [] [] [] [] [] [15324,15325,15326,15327] CONDITIONAL_S
INJECT_T 15328 [(0,10)] D [] [] [] [] [] [] none
MERGE 15329 [(2,10),(0,10),(1,10)] D [] [15338,15339,15340,15341] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15330 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15331 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15332 [(4,0)] D [] [] [] [] [] [] none
MERGE 15333 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15344,15345,15342,15343] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15334 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15335 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15336 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15337 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15338 [(2,10),(3,10)] D [15329] [] [] [] [((2,10),(3,10))] [15338,15339,15340,15341] CONDITIONAL_S
Y_MEAS 15339 [(3,10)] HALF_D_PLUS_2 [15329] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
IDLE 15340 [(2,10)] HALF_D_PLUS_2 [15329] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
DISCARD 15341 [(3,10)] 0 [15329] [] [] [] [] [15338,15339,15340,15341] CONDITIONAL_S
MERGE 15342 [(4,2),(5,2)] D [15333] [] [] [] [((4,2),(5,2))] [15344,15345,15342,15343] CONDITIONAL_S
Y_MEAS 15343 [(5,2)] HALF_D_PLUS_2 [15333] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
IDLE 15344 [(4,2)] HALF_D_PLUS_2 [15333] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
DISCARD 15345 [(5,2)] 0 [15333] [] [] [] [] [15344,15345,15342,15343] CONDITIONAL_S
INJECT_T 15346 [(0,4)] D [] [] [] [] [] [] none
MERGE 15347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15354,15355,15356,15357] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15354 [(4,4),(5,4)] D [15347] [] [] [] [((4,4),(5,4))] [15354,15355,15356,15357] CONDITIONAL_S
Y_MEAS 15355 [(5,4)] HALF_D_PLUS_2 [15347] [] [] [] [] [15354,15355,15356,15357] CONDITIONAL_S
IDLE 15356 [(4,4)] HALF_D_PLUS_2 [15347] [] [] [] [] [15354,15355,15356,15357] CONDITIONAL_S
DISCARD 15357 [(5,4)] 0 [15347] [] [] [] [] [15354,15355,15356,15357] CONDITIONAL_S
INJECT_T 15358 [(4,0)] D [] [] [] [] [] [] none
MERGE 15359 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15368,15369,15370,15371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15360 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15361 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15362 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15363 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15364 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15364,15365,15366,15367] CONDITIONAL_S
Y_MEAS 15365 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
IDLE 15366 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
DISCARD 15367 [(3,10)] 0 [] [] [] [] [] [15364,15365,15366,15367] CONDITIONAL_S
MERGE 15368 [(4,2),(5,2)] D [15359] [] [] [] [((4,2),(5,2))] [15368,15369,15370,15371] CONDITIONAL_S
Y_MEAS 15369 [(5,2)] HALF_D_PLUS_2 [15359] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
IDLE 15370 [(4,2)] HALF_D_PLUS_2 [15359] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
DISCARD 15371 [(5,2)] 0 [15359] [] [] [] [] [15368,15369,15370,15371] CONDITIONAL_S
INJECT_T 15372 [(0,10)] D [] [] [] [] [] [] none
MERGE 15373 [(2,10),(0,10),(1,10)] D [] [15376,15377,15378,15379] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15374 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15375 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15376 [(2,10),(3,10)] D [15373] [] [] [] [((2,10),(3,10))] [15376,15377,15378,15379] CONDITIONAL_S
Y_MEAS 15377 [(3,10)] HALF_D_PLUS_2 [15373] [] [] [] [] [15376,15377,15378,15379] CONDITIONAL_S
IDLE 15378 [(2,10)] HALF_D_PLUS_2 [15373] [] [] [] [] [15376,15377,15378,15379] CONDITIONAL_S
DISCARD 15379 [(3,10)] 0 [15373] [] [] [] [] [15376,15377,15378,15379] CONDITIONAL_S
MERGE 15380 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15380,15381,15382,15383] CONDITIONAL_S
Y_MEAS 15381 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15380,15381,15382,15383] CONDITIONAL_S
IDLE 15382 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15380,15381,15382,15383] CONDITIONAL_S
DISCARD 15383 [(5,4)] 0 [] [] [] [] [] [15380,15381,15382,15383] CONDITIONAL_S
INJECT_T 15384 [(0,4)] D [] [] [] [] [] [] none
MERGE 15385 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15400,15401,15398,15399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15386 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15387 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15388 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15389 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15390 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15391 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15392 [(4,0)] D [] [] [] [] [] [] none
MERGE 15393 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15402,15403,15404,15405] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15394 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15395 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15396 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15397 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15398 [(4,4),(5,4)] D [15385] [] [] [] [((4,4),(5,4))] [15400,15401,15398,15399] CONDITIONAL_S
Y_MEAS 15399 [(5,4)] HALF_D_PLUS_2 [15385] [] [] [] [] [15400,15401,15398,15399] CONDITIONAL_S
IDLE 15400 [(4,4)] HALF_D_PLUS_2 [15385] [] [] [] [] [15400,15401,15398,15399] CONDITIONAL_S
DISCARD 15401 [(5,4)] 0 [15385] [] [] [] [] [15400,15401,15398,15399] CONDITIONAL_S
MERGE 15402 [(4,2),(5,2)] D [15393] [] [] [] [((4,2),(5,2))] [15402,15403,15404,15405] CONDITIONAL_S
Y_MEAS 15403 [(5,2)] HALF_D_PLUS_2 [15393] [] [] [] [] [15402,15403,15404,15405] CONDITIONAL_S
IDLE 15404 [(4,2)] HALF_D_PLUS_2 [15393] [] [] [] [] [15402,15403,15404,15405] CONDITIONAL_S
DISCARD 15405 [(5,2)] 0 [15393] [] [] [] [] [15402,15403,15404,15405] CONDITIONAL_S
INJECT_T 15406 [(0,10)] D [] [] [] [] [] [] none
MERGE 15407 [(2,10),(0,10),(1,10)] D [] [15410,15411,15412,15413] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15408 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15409 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15410 [(2,10),(3,10)] D [15407] [] [] [] [((2,10),(3,10))] [15410,15411,15412,15413] CONDITIONAL_S
Y_MEAS 15411 [(3,10)] HALF_D_PLUS_2 [15407] [] [] [] [] [15410,15411,15412,15413] CONDITIONAL_S
IDLE 15412 [(2,10)] HALF_D_PLUS_2 [15407] [] [] [] [] [15410,15411,15412,15413] CONDITIONAL_S
DISCARD 15413 [(3,10)] 0 [15407] [] [] [] [] [15410,15411,15412,15413] CONDITIONAL_S
INJECT_T 15414 [(0,4)] D [] [] [] [] [] [] none
MERGE 15415 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15424,15425,15422,15423] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15416 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15417 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15418 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15419 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15420 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15421 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15422 [(4,4),(5,4)] D [15415] [] [] [] [((4,4),(5,4))] [15424,15425,15422,15423] CONDITIONAL_S
Y_MEAS 15423 [(5,4)] HALF_D_PLUS_2 [15415] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
IDLE 15424 [(4,4)] HALF_D_PLUS_2 [15415] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
DISCARD 15425 [(5,4)] 0 [15415] [] [] [] [] [15424,15425,15422,15423] CONDITIONAL_S
MERGE 15426 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15426,15427,15428,15429] CONDITIONAL_S
Y_MEAS 15427 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15426,15427,15428,15429] CONDITIONAL_S
IDLE 15428 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15426,15427,15428,15429] CONDITIONAL_S
DISCARD 15429 [(5,2)] 0 [] [] [] [] [] [15426,15427,15428,15429] CONDITIONAL_S
INJECT_T 15430 [(4,0)] D [] [] [] [] [] [] none
MERGE 15431 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15440,15441,15442,15443] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15432 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15433 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15434 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15435 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15436 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15436,15437,15438,15439] CONDITIONAL_S
Y_MEAS 15437 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
IDLE 15438 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
DISCARD 15439 [(3,10)] 0 [] [] [] [] [] [15436,15437,15438,15439] CONDITIONAL_S
MERGE 15440 [(4,2),(5,2)] D [15431] [] [] [] [((4,2),(5,2))] [15440,15441,15442,15443] CONDITIONAL_S
Y_MEAS 15441 [(5,2)] HALF_D_PLUS_2 [15431] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
IDLE 15442 [(4,2)] HALF_D_PLUS_2 [15431] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
DISCARD 15443 [(5,2)] 0 [15431] [] [] [] [] [15440,15441,15442,15443] CONDITIONAL_S
INJECT_T 15444 [(0,10)] D [] [] [] [] [] [] none
MERGE 15445 [(2,10),(0,10),(1,10)] D [] [15448,15449,15450,15451] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15446 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15447 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15448 [(2,10),(3,10)] D [15445] [] [] [] [((2,10),(3,10))] [15448,15449,15450,15451] CONDITIONAL_S
Y_MEAS 15449 [(3,10)] HALF_D_PLUS_2 [15445] [] [] [] [] [15448,15449,15450,15451] CONDITIONAL_S
IDLE 15450 [(2,10)] HALF_D_PLUS_2 [15445] [] [] [] [] [15448,15449,15450,15451] CONDITIONAL_S
DISCARD 15451 [(3,10)] 0 [15445] [] [] [] [] [15448,15449,15450,15451] CONDITIONAL_S
MERGE 15452 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15452,15453,15454,15455] CONDITIONAL_S
Y_MEAS 15453 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15452,15453,15454,15455] CONDITIONAL_S
IDLE 15454 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15452,15453,15454,15455] CONDITIONAL_S
DISCARD 15455 [(5,4)] 0 [] [] [] [] [] [15452,15453,15454,15455] CONDITIONAL_S
INJECT_T 15456 [(0,4)] D [] [] [] [] [] [] none
MERGE 15457 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15472,15473,15470,15471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15458 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15460 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15461 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15462 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15463 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15464 [(4,0)] D [] [] [] [] [] [] none
MERGE 15465 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15474,15475,15476,15477] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15466 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15467 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15468 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15469 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15470 [(4,4),(5,4)] D [15457] [] [] [] [((4,4),(5,4))] [15472,15473,15470,15471] CONDITIONAL_S
Y_MEAS 15471 [(5,4)] HALF_D_PLUS_2 [15457] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
IDLE 15472 [(4,4)] HALF_D_PLUS_2 [15457] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
DISCARD 15473 [(5,4)] 0 [15457] [] [] [] [] [15472,15473,15470,15471] CONDITIONAL_S
MERGE 15474 [(4,2),(5,2)] D [15465] [] [] [] [((4,2),(5,2))] [15474,15475,15476,15477] CONDITIONAL_S
Y_MEAS 15475 [(5,2)] HALF_D_PLUS_2 [15465] [] [] [] [] [15474,15475,15476,15477] CONDITIONAL_S
IDLE 15476 [(4,2)] HALF_D_PLUS_2 [15465] [] [] [] [] [15474,15475,15476,15477] CONDITIONAL_S
DISCARD 15477 [(5,2)] 0 [15465] [] [] [] [] [15474,15475,15476,15477] CONDITIONAL_S
MERGE 15478 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15480,15481,15478,15479] CONDITIONAL_S
Y_MEAS 15479 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15480,15481,15478,15479] CONDITIONAL_S
IDLE 15480 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15480,15481,15478,15479] CONDITIONAL_S
DISCARD 15481 [(3,10)] 0 [] [] [] [] [] [15480,15481,15478,15479] CONDITIONAL_S
INJECT_T 15482 [(0,10)] D [] [] [] [] [] [] none
MERGE 15483 [(2,10),(0,10),(1,10)] D [] [15488,15489,15486,15487] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15484 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15485 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15486 [(2,10),(3,10)] D [15483] [] [] [] [((2,10),(3,10))] [15488,15489,15486,15487] CONDITIONAL_S
Y_MEAS 15487 [(3,10)] HALF_D_PLUS_2 [15483] [] [] [] [] [15488,15489,15486,15487] CONDITIONAL_S
IDLE 15488 [(2,10)] HALF_D_PLUS_2 [15483] [] [] [] [] [15488,15489,15486,15487] CONDITIONAL_S
DISCARD 15489 [(3,10)] 0 [15483] [] [] [] [] [15488,15489,15486,15487] CONDITIONAL_S
INJECT_T 15490 [(4,0)] D [] [] [] [] [] [] none
MERGE 15491 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15508,15509,15510,15511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15492 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15493 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15494 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15495 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15496 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15496,15497,15498,15499] CONDITIONAL_S
Y_MEAS 15497 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15496,15497,15498,15499] CONDITIONAL_S
IDLE 15498 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15496,15497,15498,15499] CONDITIONAL_S
DISCARD 15499 [(5,4)] 0 [] [] [] [] [] [15496,15497,15498,15499] CONDITIONAL_S
INJECT_T 15500 [(0,4)] D [] [] [] [] [] [] none
MERGE 15501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15512,15513,15514,15515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15508 [(4,2),(5,2)] D [15491] [] [] [] [((4,2),(5,2))] [15508,15509,15510,15511] CONDITIONAL_S
Y_MEAS 15509 [(5,2)] HALF_D_PLUS_2 [15491] [] [] [] [] [15508,15509,15510,15511] CONDITIONAL_S
IDLE 15510 [(4,2)] HALF_D_PLUS_2 [15491] [] [] [] [] [15508,15509,15510,15511] CONDITIONAL_S
DISCARD 15511 [(5,2)] 0 [15491] [] [] [] [] [15508,15509,15510,15511] CONDITIONAL_S
MERGE 15512 [(4,4),(5,4)] D [15501] [] [] [] [((4,4),(5,4))] [15512,15513,15514,15515] CONDITIONAL_S
Y_MEAS 15513 [(5,4)] HALF_D_PLUS_2 [15501] [] [] [] [] [15512,15513,15514,15515] CONDITIONAL_S
IDLE 15514 [(4,4)] HALF_D_PLUS_2 [15501] [] [] [] [] [15512,15513,15514,15515] CONDITIONAL_S
DISCARD 15515 [(5,4)] 0 [15501] [] [] [] [] [15512,15513,15514,15515] CONDITIONAL_S
INJECT_T 15516 [(0,10)] D [] [] [] [] [] [] none
MERGE 15517 [(2,10),(0,10),(1,10)] D [] [15520,15521,15522,15523] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15518 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15519 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15520 [(2,10),(3,10)] D [15517] [] [] [] [((2,10),(3,10))] [15520,15521,15522,15523] CONDITIONAL_S
Y_MEAS 15521 [(3,10)] HALF_D_PLUS_2 [15517] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
IDLE 15522 [(2,10)] HALF_D_PLUS_2 [15517] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
DISCARD 15523 [(3,10)] 0 [15517] [] [] [] [] [15520,15521,15522,15523] CONDITIONAL_S
INJECT_T 15524 [(0,4)] D [] [] [] [] [] [] none
MERGE 15525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15544,15545,15542,15543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15532 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15532,15533,15534,15535] CONDITIONAL_S
Y_MEAS 15533 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15532,15533,15534,15535] CONDITIONAL_S
IDLE 15534 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15532,15533,15534,15535] CONDITIONAL_S
DISCARD 15535 [(5,2)] 0 [] [] [] [] [] [15532,15533,15534,15535] CONDITIONAL_S
INJECT_T 15536 [(4,0)] D [] [] [] [] [] [] none
MERGE 15537 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15546,15547,15548,15549] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15538 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15539 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15540 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15541 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15542 [(4,4),(5,4)] D [15525] [] [] [] [((4,4),(5,4))] [15544,15545,15542,15543] CONDITIONAL_S
Y_MEAS 15543 [(5,4)] HALF_D_PLUS_2 [15525] [] [] [] [] [15544,15545,15542,15543] CONDITIONAL_S
IDLE 15544 [(4,4)] HALF_D_PLUS_2 [15525] [] [] [] [] [15544,15545,15542,15543] CONDITIONAL_S
DISCARD 15545 [(5,4)] 0 [15525] [] [] [] [] [15544,15545,15542,15543] CONDITIONAL_S
MERGE 15546 [(4,2),(5,2)] D [15537] [] [] [] [((4,2),(5,2))] [15546,15547,15548,15549] CONDITIONAL_S
Y_MEAS 15547 [(5,2)] HALF_D_PLUS_2 [15537] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
IDLE 15548 [(4,2)] HALF_D_PLUS_2 [15537] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
DISCARD 15549 [(5,2)] 0 [15537] [] [] [] [] [15546,15547,15548,15549] CONDITIONAL_S
MERGE 15550 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15552,15553,15550,15551] CONDITIONAL_S
Y_MEAS 15551 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
IDLE 15552 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
DISCARD 15553 [(3,10)] 0 [] [] [] [] [] [15552,15553,15550,15551] CONDITIONAL_S
INJECT_T 15554 [(0,10)] D [] [] [] [] [] [] none
MERGE 15555 [(2,10),(0,10),(1,10)] D [] [15560,15561,15558,15559] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15556 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15557 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15558 [(2,10),(3,10)] D [15555] [] [] [] [((2,10),(3,10))] [15560,15561,15558,15559] CONDITIONAL_S
Y_MEAS 15559 [(3,10)] HALF_D_PLUS_2 [15555] [] [] [] [] [15560,15561,15558,15559] CONDITIONAL_S
IDLE 15560 [(2,10)] HALF_D_PLUS_2 [15555] [] [] [] [] [15560,15561,15558,15559] CONDITIONAL_S
DISCARD 15561 [(3,10)] 0 [15555] [] [] [] [] [15560,15561,15558,15559] CONDITIONAL_S
MERGE 15562 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15562,15563,15564,15565] CONDITIONAL_S
Y_MEAS 15563 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15562,15563,15564,15565] CONDITIONAL_S
IDLE 15564 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15562,15563,15564,15565] CONDITIONAL_S
DISCARD 15565 [(5,4)] 0 [] [] [] [] [] [15562,15563,15564,15565] CONDITIONAL_S
INJECT_T 15566 [(0,4)] D [] [] [] [] [] [] none
MERGE 15567 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15584,15585,15586,15587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15568 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15569 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15570 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15571 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15573 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15574 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15576,15577,15574,15575] CONDITIONAL_S
Y_MEAS 15575 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15576,15577,15574,15575] CONDITIONAL_S
IDLE 15576 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15576,15577,15574,15575] CONDITIONAL_S
DISCARD 15577 [(5,2)] 0 [] [] [] [] [] [15576,15577,15574,15575] CONDITIONAL_S
INJECT_T 15578 [(4,0)] D [] [] [] [] [] [] none
MERGE 15579 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15588,15589,15590,15591] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15580 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15581 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15582 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15583 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15584 [(4,4),(5,4)] D [15567] [] [] [] [((4,4),(5,4))] [15584,15585,15586,15587] CONDITIONAL_S
Y_MEAS 15585 [(5,4)] HALF_D_PLUS_2 [15567] [] [] [] [] [15584,15585,15586,15587] CONDITIONAL_S
IDLE 15586 [(4,4)] HALF_D_PLUS_2 [15567] [] [] [] [] [15584,15585,15586,15587] CONDITIONAL_S
DISCARD 15587 [(5,4)] 0 [15567] [] [] [] [] [15584,15585,15586,15587] CONDITIONAL_S
MERGE 15588 [(4,2),(5,2)] D [15579] [] [] [] [((4,2),(5,2))] [15588,15589,15590,15591] CONDITIONAL_S
Y_MEAS 15589 [(5,2)] HALF_D_PLUS_2 [15579] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
IDLE 15590 [(4,2)] HALF_D_PLUS_2 [15579] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
DISCARD 15591 [(5,2)] 0 [15579] [] [] [] [] [15588,15589,15590,15591] CONDITIONAL_S
INJECT_T 15592 [(0,10)] D [] [] [] [] [] [] none
MERGE 15593 [(2,10),(0,10),(1,10)] D [] [15596,15597,15598,15599] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15594 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15595 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15596 [(2,10),(3,10)] D [15593] [] [] [] [((2,10),(3,10))] [15596,15597,15598,15599] CONDITIONAL_S
Y_MEAS 15597 [(3,10)] HALF_D_PLUS_2 [15593] [] [] [] [] [15596,15597,15598,15599] CONDITIONAL_S
IDLE 15598 [(2,10)] HALF_D_PLUS_2 [15593] [] [] [] [] [15596,15597,15598,15599] CONDITIONAL_S
DISCARD 15599 [(3,10)] 0 [15593] [] [] [] [] [15596,15597,15598,15599] CONDITIONAL_S
INJECT_T 15600 [(0,4)] D [] [] [] [] [] [] none
MERGE 15601 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15616,15617,15614,15615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15602 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15603 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15604 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15605 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15606 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15607 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15608 [(4,0)] D [] [] [] [] [] [] none
MERGE 15609 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15618,15619,15620,15621] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15610 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15611 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15612 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15613 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15614 [(4,4),(5,4)] D [15601] [] [] [] [((4,4),(5,4))] [15616,15617,15614,15615] CONDITIONAL_S
Y_MEAS 15615 [(5,4)] HALF_D_PLUS_2 [15601] [] [] [] [] [15616,15617,15614,15615] CONDITIONAL_S
IDLE 15616 [(4,4)] HALF_D_PLUS_2 [15601] [] [] [] [] [15616,15617,15614,15615] CONDITIONAL_S
DISCARD 15617 [(5,4)] 0 [15601] [] [] [] [] [15616,15617,15614,15615] CONDITIONAL_S
MERGE 15618 [(4,2),(5,2)] D [15609] [] [] [] [((4,2),(5,2))] [15618,15619,15620,15621] CONDITIONAL_S
Y_MEAS 15619 [(5,2)] HALF_D_PLUS_2 [15609] [] [] [] [] [15618,15619,15620,15621] CONDITIONAL_S
IDLE 15620 [(4,2)] HALF_D_PLUS_2 [15609] [] [] [] [] [15618,15619,15620,15621] CONDITIONAL_S
DISCARD 15621 [(5,2)] 0 [15609] [] [] [] [] [15618,15619,15620,15621] CONDITIONAL_S
INJECT_T 15622 [(0,10)] D [] [] [] [] [] [] none
MERGE 15623 [(2,10),(0,10),(1,10)] D [] [15626,15627,15628,15629] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15624 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15625 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15626 [(2,10),(3,10)] D [15623] [] [] [] [((2,10),(3,10))] [15626,15627,15628,15629] CONDITIONAL_S
Y_MEAS 15627 [(3,10)] HALF_D_PLUS_2 [15623] [] [] [] [] [15626,15627,15628,15629] CONDITIONAL_S
IDLE 15628 [(2,10)] HALF_D_PLUS_2 [15623] [] [] [] [] [15626,15627,15628,15629] CONDITIONAL_S
DISCARD 15629 [(3,10)] 0 [15623] [] [] [] [] [15626,15627,15628,15629] CONDITIONAL_S
INJECT_T 15630 [(0,4)] D [] [] [] [] [] [] none
MERGE 15631 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15640,15641,15638,15639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15632 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15633 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15634 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15635 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15636 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15637 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15638 [(4,4),(5,4)] D [15631] [] [] [] [((4,4),(5,4))] [15640,15641,15638,15639] CONDITIONAL_S
Y_MEAS 15639 [(5,4)] HALF_D_PLUS_2 [15631] [] [] [] [] [15640,15641,15638,15639] CONDITIONAL_S
IDLE 15640 [(4,4)] HALF_D_PLUS_2 [15631] [] [] [] [] [15640,15641,15638,15639] CONDITIONAL_S
DISCARD 15641 [(5,4)] 0 [15631] [] [] [] [] [15640,15641,15638,15639] CONDITIONAL_S
MERGE 15642 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15642,15643,15644,15645] CONDITIONAL_S
Y_MEAS 15643 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
IDLE 15644 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
DISCARD 15645 [(5,2)] 0 [] [] [] [] [] [15642,15643,15644,15645] CONDITIONAL_S
INJECT_T 15646 [(4,0)] D [] [] [] [] [] [] none
MERGE 15647 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15656,15657,15658,15659] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15648 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15649 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15650 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15651 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15652 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15652,15653,15654,15655] CONDITIONAL_S
Y_MEAS 15653 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
IDLE 15654 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
DISCARD 15655 [(3,10)] 0 [] [] [] [] [] [15652,15653,15654,15655] CONDITIONAL_S
MERGE 15656 [(4,2),(5,2)] D [15647] [] [] [] [((4,2),(5,2))] [15656,15657,15658,15659] CONDITIONAL_S
Y_MEAS 15657 [(5,2)] HALF_D_PLUS_2 [15647] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
IDLE 15658 [(4,2)] HALF_D_PLUS_2 [15647] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
DISCARD 15659 [(5,2)] 0 [15647] [] [] [] [] [15656,15657,15658,15659] CONDITIONAL_S
INJECT_T 15660 [(0,10)] D [] [] [] [] [] [] none
MERGE 15661 [(2,10),(0,10),(1,10)] D [] [15664,15665,15666,15667] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15662 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15663 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15664 [(2,10),(3,10)] D [15661] [] [] [] [((2,10),(3,10))] [15664,15665,15666,15667] CONDITIONAL_S
Y_MEAS 15665 [(3,10)] HALF_D_PLUS_2 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
IDLE 15666 [(2,10)] HALF_D_PLUS_2 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
DISCARD 15667 [(3,10)] 0 [15661] [] [] [] [] [15664,15665,15666,15667] CONDITIONAL_S
MERGE 15668 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15668,15669,15670,15671] CONDITIONAL_S
Y_MEAS 15669 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
IDLE 15670 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
DISCARD 15671 [(5,4)] 0 [] [] [] [] [] [15668,15669,15670,15671] CONDITIONAL_S
INJECT_T 15672 [(0,4)] D [] [] [] [] [] [] none
MERGE 15673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15680,15681,15682,15683] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15679 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15680 [(4,4),(5,4)] D [15673] [] [] [] [((4,4),(5,4))] [15680,15681,15682,15683] CONDITIONAL_S
Y_MEAS 15681 [(5,4)] HALF_D_PLUS_2 [15673] [] [] [] [] [15680,15681,15682,15683] CONDITIONAL_S
IDLE 15682 [(4,4)] HALF_D_PLUS_2 [15673] [] [] [] [] [15680,15681,15682,15683] CONDITIONAL_S
DISCARD 15683 [(5,4)] 0 [15673] [] [] [] [] [15680,15681,15682,15683] CONDITIONAL_S
MERGE 15684 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15684,15685,15686,15687] CONDITIONAL_S
Y_MEAS 15685 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15684,15685,15686,15687] CONDITIONAL_S
IDLE 15686 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15684,15685,15686,15687] CONDITIONAL_S
DISCARD 15687 [(5,2)] 0 [] [] [] [] [] [15684,15685,15686,15687] CONDITIONAL_S
INJECT_T 15688 [(0,10)] D [] [] [] [] [] [] none
MERGE 15689 [(2,10),(0,10),(1,10)] D [] [15698,15699,15700,15701] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15690 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15691 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15692 [(4,0)] D [] [] [] [] [] [] none
MERGE 15693 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15704,15705,15702,15703] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15694 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15695 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15696 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15697 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15698 [(2,10),(3,10)] D [15689] [] [] [] [((2,10),(3,10))] [15698,15699,15700,15701] CONDITIONAL_S
Y_MEAS 15699 [(3,10)] HALF_D_PLUS_2 [15689] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
IDLE 15700 [(2,10)] HALF_D_PLUS_2 [15689] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
DISCARD 15701 [(3,10)] 0 [15689] [] [] [] [] [15698,15699,15700,15701] CONDITIONAL_S
MERGE 15702 [(4,2),(5,2)] D [15693] [] [] [] [((4,2),(5,2))] [15704,15705,15702,15703] CONDITIONAL_S
Y_MEAS 15703 [(5,2)] HALF_D_PLUS_2 [15693] [] [] [] [] [15704,15705,15702,15703] CONDITIONAL_S
IDLE 15704 [(4,2)] HALF_D_PLUS_2 [15693] [] [] [] [] [15704,15705,15702,15703] CONDITIONAL_S
DISCARD 15705 [(5,2)] 0 [15693] [] [] [] [] [15704,15705,15702,15703] CONDITIONAL_S
MERGE 15706 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15706,15707,15708,15709] CONDITIONAL_S
Y_MEAS 15707 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15706,15707,15708,15709] CONDITIONAL_S
IDLE 15708 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15706,15707,15708,15709] CONDITIONAL_S
DISCARD 15709 [(5,4)] 0 [] [] [] [] [] [15706,15707,15708,15709] CONDITIONAL_S
INJECT_T 15710 [(0,4)] D [] [] [] [] [] [] none
MERGE 15711 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15722,15723,15724,15725] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15712 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15713 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15714 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15715 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15716 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15717 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15718 [(0,10)] D [] [] [] [] [] [] none
MERGE 15719 [(2,10),(0,10),(1,10)] D [] [15728,15729,15726,15727] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15720 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15721 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15722 [(4,4),(5,4)] D [15711] [] [] [] [((4,4),(5,4))] [15722,15723,15724,15725] CONDITIONAL_S
Y_MEAS 15723 [(5,4)] HALF_D_PLUS_2 [15711] [] [] [] [] [15722,15723,15724,15725] CONDITIONAL_S
IDLE 15724 [(4,4)] HALF_D_PLUS_2 [15711] [] [] [] [] [15722,15723,15724,15725] CONDITIONAL_S
DISCARD 15725 [(5,4)] 0 [15711] [] [] [] [] [15722,15723,15724,15725] CONDITIONAL_S
MERGE 15726 [(2,10),(3,10)] D [15719] [] [] [] [((2,10),(3,10))] [15728,15729,15726,15727] CONDITIONAL_S
Y_MEAS 15727 [(3,10)] HALF_D_PLUS_2 [15719] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
IDLE 15728 [(2,10)] HALF_D_PLUS_2 [15719] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
DISCARD 15729 [(3,10)] 0 [15719] [] [] [] [] [15728,15729,15726,15727] CONDITIONAL_S
MERGE 15730 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15730,15731,15732,15733] CONDITIONAL_S
Y_MEAS 15731 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
IDLE 15732 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
DISCARD 15733 [(5,2)] 0 [] [] [] [] [] [15730,15731,15732,15733] CONDITIONAL_S
INJECT_T 15734 [(4,0)] D [] [] [] [] [] [] none
MERGE 15735 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15740,15741,15742,15743] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15736 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15737 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15738 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15739 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15740 [(4,2),(5,2)] D [15735] [] [] [] [((4,2),(5,2))] [15740,15741,15742,15743] CONDITIONAL_S
Y_MEAS 15741 [(5,2)] HALF_D_PLUS_2 [15735] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
IDLE 15742 [(4,2)] HALF_D_PLUS_2 [15735] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
DISCARD 15743 [(5,2)] 0 [15735] [] [] [] [] [15740,15741,15742,15743] CONDITIONAL_S
INJECT_T 15744 [(0,4)] D [] [] [] [] [] [] none
MERGE 15745 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15756,15757,15758,15759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15746 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15747 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15748 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15749 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15750 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15751 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 15752 [(0,10)] D [] [] [] [] [] [] none
MERGE 15753 [(2,10),(0,10),(1,10)] D [] [15760,15761,15762,15763] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15754 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15755 [(0,10)] 0 [] [] [] [] [] [] none
MERGE 15756 [(4,4),(5,4)] D [15745] [] [] [] [((4,4),(5,4))] [15756,15757,15758,15759] CONDITIONAL_S
Y_MEAS 15757 [(5,4)] HALF_D_PLUS_2 [15745] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
IDLE 15758 [(4,4)] HALF_D_PLUS_2 [15745] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
DISCARD 15759 [(5,4)] 0 [15745] [] [] [] [] [15756,15757,15758,15759] CONDITIONAL_S
MERGE 15760 [(2,10),(3,10)] D [15753] [] [] [] [((2,10),(3,10))] [15760,15761,15762,15763] CONDITIONAL_S
Y_MEAS 15761 [(3,10)] HALF_D_PLUS_2 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
IDLE 15762 [(2,10)] HALF_D_PLUS_2 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
DISCARD 15763 [(3,10)] 0 [15753] [] [] [] [] [15760,15761,15762,15763] CONDITIONAL_S
INJECT_T 15764 [(4,0)] D [] [] [] [] [] [] none
MERGE 15765 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15770,15771,15772,15773] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15766 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15767 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15768 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15769 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15770 [(4,2),(5,2)] D [15765] [] [] [] [((4,2),(5,2))] [15770,15771,15772,15773] CONDITIONAL_S
Y_MEAS 15771 [(5,2)] HALF_D_PLUS_2 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
IDLE 15772 [(4,2)] HALF_D_PLUS_2 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
DISCARD 15773 [(5,2)] 0 [15765] [] [] [] [] [15770,15771,15772,15773] CONDITIONAL_S
INJECT_T 15774 [(0,4)] D [] [] [] [] [] [] none
MERGE 15775 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15784,15785,15782,15783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15776 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15777 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15778 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15779 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15780 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15781 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15782 [(4,4),(5,4)] D [15775] [] [] [] [((4,4),(5,4))] [15784,15785,15782,15783] CONDITIONAL_S
Y_MEAS 15783 [(5,4)] HALF_D_PLUS_2 [15775] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
IDLE 15784 [(4,4)] HALF_D_PLUS_2 [15775] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
DISCARD 15785 [(5,4)] 0 [15775] [] [] [] [] [15784,15785,15782,15783] CONDITIONAL_S
MERGE 15786 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15786,15787,15788,15789] CONDITIONAL_S
Y_MEAS 15787 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15786,15787,15788,15789] CONDITIONAL_S
IDLE 15788 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15786,15787,15788,15789] CONDITIONAL_S
DISCARD 15789 [(3,10)] 0 [] [] [] [] [] [15786,15787,15788,15789] CONDITIONAL_S
INJECT_T 15790 [(0,10)] D [] [] [] [] [] [] none
MERGE 15791 [(2,10),(0,10),(1,10)] D [] [15800,15801,15802,15803] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15792 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15793 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15794 [(4,0)] D [] [] [] [] [] [] none
MERGE 15795 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15804,15805,15806,15807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15796 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15797 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15798 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15799 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15800 [(2,10),(3,10)] D [15791] [] [] [] [((2,10),(3,10))] [15800,15801,15802,15803] CONDITIONAL_S
Y_MEAS 15801 [(3,10)] HALF_D_PLUS_2 [15791] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
IDLE 15802 [(2,10)] HALF_D_PLUS_2 [15791] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
DISCARD 15803 [(3,10)] 0 [15791] [] [] [] [] [15800,15801,15802,15803] CONDITIONAL_S
MERGE 15804 [(4,2),(5,2)] D [15795] [] [] [] [((4,2),(5,2))] [15804,15805,15806,15807] CONDITIONAL_S
Y_MEAS 15805 [(5,2)] HALF_D_PLUS_2 [15795] [] [] [] [] [15804,15805,15806,15807] CONDITIONAL_S
IDLE 15806 [(4,2)] HALF_D_PLUS_2 [15795] [] [] [] [] [15804,15805,15806,15807] CONDITIONAL_S
DISCARD 15807 [(5,2)] 0 [15795] [] [] [] [] [15804,15805,15806,15807] CONDITIONAL_S
MERGE 15808 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15808,15809,15810,15811] CONDITIONAL_S
Y_MEAS 15809 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15808,15809,15810,15811] CONDITIONAL_S
IDLE 15810 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15808,15809,15810,15811] CONDITIONAL_S
DISCARD 15811 [(5,4)] 0 [] [] [] [] [] [15808,15809,15810,15811] CONDITIONAL_S
INJECT_T 15812 [(0,4)] D [] [] [] [] [] [] none
MERGE 15813 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15820,15821,15822,15823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15815 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15816 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15817 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15818 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15819 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15820 [(4,4),(5,4)] D [15813] [] [] [] [((4,4),(5,4))] [15820,15821,15822,15823] CONDITIONAL_S
Y_MEAS 15821 [(5,4)] HALF_D_PLUS_2 [15813] [] [] [] [] [15820,15821,15822,15823] CONDITIONAL_S
IDLE 15822 [(4,4)] HALF_D_PLUS_2 [15813] [] [] [] [] [15820,15821,15822,15823] CONDITIONAL_S
DISCARD 15823 [(5,4)] 0 [15813] [] [] [] [] [15820,15821,15822,15823] CONDITIONAL_S
MERGE 15824 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15824,15825,15826,15827] CONDITIONAL_S
Y_MEAS 15825 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15826,15827] CONDITIONAL_S
IDLE 15826 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15824,15825,15826,15827] CONDITIONAL_S
DISCARD 15827 [(3,10)] 0 [] [] [] [] [] [15824,15825,15826,15827] CONDITIONAL_S
MERGE 15828 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15828,15829,15830,15831] CONDITIONAL_S
Y_MEAS 15829 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15828,15829,15830,15831] CONDITIONAL_S
IDLE 15830 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15828,15829,15830,15831] CONDITIONAL_S
DISCARD 15831 [(5,2)] 0 [] [] [] [] [] [15828,15829,15830,15831] CONDITIONAL_S
INJECT_T 15832 [(0,10)] D [] [] [] [] [] [] none
MERGE 15833 [(2,10),(0,10),(1,10)] D [] [15842,15843,15844,15845] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15834 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15835 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15836 [(4,0)] D [] [] [] [] [] [] none
MERGE 15837 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15848,15849,15846,15847] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15838 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15839 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15840 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15841 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15842 [(2,10),(3,10)] D [15833] [] [] [] [((2,10),(3,10))] [15842,15843,15844,15845] CONDITIONAL_S
Y_MEAS 15843 [(3,10)] HALF_D_PLUS_2 [15833] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
IDLE 15844 [(2,10)] HALF_D_PLUS_2 [15833] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
DISCARD 15845 [(3,10)] 0 [15833] [] [] [] [] [15842,15843,15844,15845] CONDITIONAL_S
MERGE 15846 [(4,2),(5,2)] D [15837] [] [] [] [((4,2),(5,2))] [15848,15849,15846,15847] CONDITIONAL_S
Y_MEAS 15847 [(5,2)] HALF_D_PLUS_2 [15837] [] [] [] [] [15848,15849,15846,15847] CONDITIONAL_S
IDLE 15848 [(4,2)] HALF_D_PLUS_2 [15837] [] [] [] [] [15848,15849,15846,15847] CONDITIONAL_S
DISCARD 15849 [(5,2)] 0 [15837] [] [] [] [] [15848,15849,15846,15847] CONDITIONAL_S
INJECT_T 15850 [(0,4)] D [] [] [] [] [] [] none
MERGE 15851 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15858,15859,15860,15861] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15852 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15853 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15854 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15855 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15856 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15857 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15858 [(4,4),(5,4)] D [15851] [] [] [] [((4,4),(5,4))] [15858,15859,15860,15861] CONDITIONAL_S
Y_MEAS 15859 [(5,4)] HALF_D_PLUS_2 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
IDLE 15860 [(4,4)] HALF_D_PLUS_2 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
DISCARD 15861 [(5,4)] 0 [15851] [] [] [] [] [15858,15859,15860,15861] CONDITIONAL_S
MERGE 15862 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15864,15865,15862,15863] CONDITIONAL_S
Y_MEAS 15863 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15864,15865,15862,15863] CONDITIONAL_S
IDLE 15864 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15864,15865,15862,15863] CONDITIONAL_S
DISCARD 15865 [(3,10)] 0 [] [] [] [] [] [15864,15865,15862,15863] CONDITIONAL_S
MERGE 15866 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15866,15867,15868,15869] CONDITIONAL_S
Y_MEAS 15867 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
IDLE 15868 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
DISCARD 15869 [(5,2)] 0 [] [] [] [] [] [15866,15867,15868,15869] CONDITIONAL_S
INJECT_T 15870 [(0,10)] D [] [] [] [] [] [] none
MERGE 15871 [(2,10),(0,10),(1,10)] D [] [15880,15881,15882,15883] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15872 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15873 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15874 [(4,0)] D [] [] [] [] [] [] none
MERGE 15875 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15884,15885,15886,15887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15876 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15877 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15878 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15879 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15880 [(2,10),(3,10)] D [15871] [] [] [] [((2,10),(3,10))] [15880,15881,15882,15883] CONDITIONAL_S
Y_MEAS 15881 [(3,10)] HALF_D_PLUS_2 [15871] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
IDLE 15882 [(2,10)] HALF_D_PLUS_2 [15871] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
DISCARD 15883 [(3,10)] 0 [15871] [] [] [] [] [15880,15881,15882,15883] CONDITIONAL_S
MERGE 15884 [(4,2),(5,2)] D [15875] [] [] [] [((4,2),(5,2))] [15884,15885,15886,15887] CONDITIONAL_S
Y_MEAS 15885 [(5,2)] HALF_D_PLUS_2 [15875] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
IDLE 15886 [(4,2)] HALF_D_PLUS_2 [15875] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
DISCARD 15887 [(5,2)] 0 [15875] [] [] [] [] [15884,15885,15886,15887] CONDITIONAL_S
MERGE 15888 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15888,15889,15890,15891] CONDITIONAL_S
Y_MEAS 15889 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
IDLE 15890 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
DISCARD 15891 [(5,4)] 0 [] [] [] [] [] [15888,15889,15890,15891] CONDITIONAL_S
INJECT_T 15892 [(0,4)] D [] [] [] [] [] [] none
MERGE 15893 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15900,15901,15902,15903] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15894 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15895 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15896 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15897 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15898 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15899 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15900 [(4,4),(5,4)] D [15893] [] [] [] [((4,4),(5,4))] [15900,15901,15902,15903] CONDITIONAL_S
Y_MEAS 15901 [(5,4)] HALF_D_PLUS_2 [15893] [] [] [] [] [15900,15901,15902,15903] CONDITIONAL_S
IDLE 15902 [(4,4)] HALF_D_PLUS_2 [15893] [] [] [] [] [15900,15901,15902,15903] CONDITIONAL_S
DISCARD 15903 [(5,4)] 0 [15893] [] [] [] [] [15900,15901,15902,15903] CONDITIONAL_S
INJECT_T 15904 [(0,10)] D [] [] [] [] [] [] none
MERGE 15905 [(2,10),(0,10),(1,10)] D [] [15914,15915,15916,15917] [] [] [((0,10),(1,10)),((1,10),(2,10))] [] none
DISCARD 15906 [(1,10)] 0 [] [] [] [] [] [] none
DISCARD 15907 [(0,10)] 0 [] [] [] [] [] [] none
INJECT_T 15908 [(4,0)] D [] [] [] [] [] [] none
MERGE 15909 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15920,15921,15918,15919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15910 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15911 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15912 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15913 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15914 [(2,10),(3,10)] D [15905] [] [] [] [((2,10),(3,10))] [15914,15915,15916,15917] CONDITIONAL_S
Y_MEAS 15915 [(3,10)] HALF_D_PLUS_2 [15905] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
IDLE 15916 [(2,10)] HALF_D_PLUS_2 [15905] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
DISCARD 15917 [(3,10)] 0 [15905] [] [] [] [] [15914,15915,15916,15917] CONDITIONAL_S
MERGE 15918 [(4,2),(5,2)] D [15909] [] [] [] [((4,2),(5,2))] [15920,15921,15918,15919] CONDITIONAL_S
Y_MEAS 15919 [(5,2)] HALF_D_PLUS_2 [15909] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
IDLE 15920 [(4,2)] HALF_D_PLUS_2 [15909] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
DISCARD 15921 [(5,2)] 0 [15909] [] [] [] [] [15920,15921,15918,15919] CONDITIONAL_S
INJECT_T 15922 [(0,4)] D [] [] [] [] [] [] none
MERGE 15923 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15930,15931,15932,15933] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15925 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15926 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15927 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15928 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15929 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15930 [(4,4),(5,4)] D [15923] [] [] [] [((4,4),(5,4))] [15930,15931,15932,15933] CONDITIONAL_S
Y_MEAS 15931 [(5,4)] HALF_D_PLUS_2 [15923] [] [] [] [] [15930,15931,15932,15933] CONDITIONAL_S
IDLE 15932 [(4,4)] HALF_D_PLUS_2 [15923] [] [] [] [] [15930,15931,15932,15933] CONDITIONAL_S
DISCARD 15933 [(5,4)] 0 [15923] [] [] [] [] [15930,15931,15932,15933] CONDITIONAL_S
MERGE 15934 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15936,15937,15934,15935] CONDITIONAL_S
Y_MEAS 15935 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15936,15937,15934,15935] CONDITIONAL_S
IDLE 15936 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15936,15937,15934,15935] CONDITIONAL_S
DISCARD 15937 [(5,2)] 0 [] [] [] [] [] [15936,15937,15934,15935] CONDITIONAL_S
INJECT_T 15938 [(4,0)] D [] [] [] [] [] [] none
MERGE 15939 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15952,15953,15954,15955] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15940 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15941 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15942 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15943 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 15944 [(0,4)] D [] [] [] [] [] [] none
MERGE 15945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15956,15957,15958,15959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15952 [(4,2),(5,2)] D [15939] [] [] [] [((4,2),(5,2))] [15952,15953,15954,15955] CONDITIONAL_S
Y_MEAS 15953 [(5,2)] HALF_D_PLUS_2 [15939] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
IDLE 15954 [(4,2)] HALF_D_PLUS_2 [15939] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
DISCARD 15955 [(5,2)] 0 [15939] [] [] [] [] [15952,15953,15954,15955] CONDITIONAL_S
MERGE 15956 [(4,4),(5,4)] D [15945] [] [] [] [((4,4),(5,4))] [15956,15957,15958,15959] CONDITIONAL_S
Y_MEAS 15957 [(5,4)] HALF_D_PLUS_2 [15945] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
IDLE 15958 [(4,4)] HALF_D_PLUS_2 [15945] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
DISCARD 15959 [(5,4)] 0 [15945] [] [] [] [] [15956,15957,15958,15959] CONDITIONAL_S
MERGE 15960 [(2,10),(3,10)] D [] [] [] [] [((2,10),(3,10))] [15960,15961,15962,15963] CONDITIONAL_S
Y_MEAS 15961 [(3,10)] HALF_D_PLUS_2 [] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
IDLE 15962 [(2,10)] HALF_D_PLUS_2 [] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
DISCARD 15963 [(3,10)] 0 [] [] [] [] [] [15960,15961,15962,15963] CONDITIONAL_S
MERGE 15964 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [15964,15965,15966,15967] CONDITIONAL_S
Y_MEAS 15965 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
IDLE 15966 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
DISCARD 15967 [(5,2)] 0 [] [] [] [] [] [15964,15965,15966,15967] CONDITIONAL_S
INJECT_T 15968 [(4,0)] D [] [] [] [] [] [] none
MERGE 15969 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [15986,15987,15988,15989] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 15970 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 15971 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 15972 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 15973 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 15974 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [15976,15977,15974,15975] CONDITIONAL_S
Y_MEAS 15975 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
IDLE 15976 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
DISCARD 15977 [(5,4)] 0 [] [] [] [] [] [15976,15977,15974,15975] CONDITIONAL_S
INJECT_T 15978 [(0,4)] D [] [] [] [] [] [] none
MERGE 15979 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [15992,15993,15990,15991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15980 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15981 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15982 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15983 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 15984 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 15985 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 15986 [(4,2),(5,2)] D [15969] [] [] [] [((4,2),(5,2))] [15986,15987,15988,15989] CONDITIONAL_S
Y_MEAS 15987 [(5,2)] HALF_D_PLUS_2 [15969] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
IDLE 15988 [(4,2)] HALF_D_PLUS_2 [15969] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
DISCARD 15989 [(5,2)] 0 [15969] [] [] [] [] [15986,15987,15988,15989] CONDITIONAL_S
MERGE 15990 [(4,4),(5,4)] D [15979] [] [] [] [((4,4),(5,4))] [15992,15993,15990,15991] CONDITIONAL_S
Y_MEAS 15991 [(5,4)] HALF_D_PLUS_2 [15979] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
IDLE 15992 [(4,4)] HALF_D_PLUS_2 [15979] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
DISCARD 15993 [(5,4)] 0 [15979] [] [] [] [] [15992,15993,15990,15991] CONDITIONAL_S
INJECT_T 15994 [(0,4)] D [] [] [] [] [] [] none
MERGE 15995 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16012,16013,16014,16015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 15996 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 15997 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 15998 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 15999 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16000 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16001 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16002 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16002,16003,16004,16005] CONDITIONAL_S
Y_MEAS 16003 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16002,16003,16004,16005] CONDITIONAL_S
IDLE 16004 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16002,16003,16004,16005] CONDITIONAL_S
DISCARD 16005 [(5,2)] 0 [] [] [] [] [] [16002,16003,16004,16005] CONDITIONAL_S
INJECT_T 16006 [(4,0)] D [] [] [] [] [] [] none
MERGE 16007 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16016,16017,16018,16019] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16008 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16009 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16010 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16011 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16012 [(4,4),(5,4)] D [15995] [] [] [] [((4,4),(5,4))] [16012,16013,16014,16015] CONDITIONAL_S
Y_MEAS 16013 [(5,4)] HALF_D_PLUS_2 [15995] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
IDLE 16014 [(4,4)] HALF_D_PLUS_2 [15995] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
DISCARD 16015 [(5,4)] 0 [15995] [] [] [] [] [16012,16013,16014,16015] CONDITIONAL_S
MERGE 16016 [(4,2),(5,2)] D [16007] [] [] [] [((4,2),(5,2))] [16016,16017,16018,16019] CONDITIONAL_S
Y_MEAS 16017 [(5,2)] HALF_D_PLUS_2 [16007] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
IDLE 16018 [(4,2)] HALF_D_PLUS_2 [16007] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
DISCARD 16019 [(5,2)] 0 [16007] [] [] [] [] [16016,16017,16018,16019] CONDITIONAL_S
MERGE 16020 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16020,16021,16022,16023] CONDITIONAL_S
Y_MEAS 16021 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
IDLE 16022 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
DISCARD 16023 [(5,4)] 0 [] [] [] [] [] [16020,16021,16022,16023] CONDITIONAL_S
INJECT_T 16024 [(0,4)] D [] [] [] [] [] [] none
MERGE 16025 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16036,16037,16038,16039] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16026 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16027 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16028 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16029 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16030 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16031 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16032 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16032,16033,16034,16035] CONDITIONAL_S
Y_MEAS 16033 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16032,16033,16034,16035] CONDITIONAL_S
IDLE 16034 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16032,16033,16034,16035] CONDITIONAL_S
DISCARD 16035 [(5,2)] 0 [] [] [] [] [] [16032,16033,16034,16035] CONDITIONAL_S
MERGE 16036 [(4,4),(5,4)] D [16025] [] [] [] [((4,4),(5,4))] [16036,16037,16038,16039] CONDITIONAL_S
Y_MEAS 16037 [(5,4)] HALF_D_PLUS_2 [16025] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
IDLE 16038 [(4,4)] HALF_D_PLUS_2 [16025] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
DISCARD 16039 [(5,4)] 0 [16025] [] [] [] [] [16036,16037,16038,16039] CONDITIONAL_S
INJECT_T 16040 [(0,4)] D [] [] [] [] [] [] none
MERGE 16041 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16052,16053,16054,16055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16042 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16043 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16044 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16045 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16046 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16047 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16048 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16048,16049,16050,16051] CONDITIONAL_S
Y_MEAS 16049 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16048,16049,16050,16051] CONDITIONAL_S
IDLE 16050 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16048,16049,16050,16051] CONDITIONAL_S
DISCARD 16051 [(5,2)] 0 [] [] [] [] [] [16048,16049,16050,16051] CONDITIONAL_S
MERGE 16052 [(4,4),(5,4)] D [16041] [] [] [] [((4,4),(5,4))] [16052,16053,16054,16055] CONDITIONAL_S
Y_MEAS 16053 [(5,4)] HALF_D_PLUS_2 [16041] [] [] [] [] [16052,16053,16054,16055] CONDITIONAL_S
IDLE 16054 [(4,4)] HALF_D_PLUS_2 [16041] [] [] [] [] [16052,16053,16054,16055] CONDITIONAL_S
DISCARD 16055 [(5,4)] 0 [16041] [] [] [] [] [16052,16053,16054,16055] CONDITIONAL_S
MERGE 16056 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16056,16057,16058,16059] CONDITIONAL_S
Y_MEAS 16057 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
IDLE 16058 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
DISCARD 16059 [(5,2)] 0 [] [] [] [] [] [16056,16057,16058,16059] CONDITIONAL_S
INJECT_T 16060 [(0,4)] D [] [] [] [] [] [] none
MERGE 16061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16068,16069,16070,16071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16067 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16068 [(4,4),(5,4)] D [16061] [] [] [] [((4,4),(5,4))] [16068,16069,16070,16071] CONDITIONAL_S
Y_MEAS 16069 [(5,4)] HALF_D_PLUS_2 [16061] [] [] [] [] [16068,16069,16070,16071] CONDITIONAL_S
IDLE 16070 [(4,4)] HALF_D_PLUS_2 [16061] [] [] [] [] [16068,16069,16070,16071] CONDITIONAL_S
DISCARD 16071 [(5,4)] 0 [16061] [] [] [] [] [16068,16069,16070,16071] CONDITIONAL_S
MERGE 16072 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16072,16073,16074,16075] CONDITIONAL_S
Y_MEAS 16073 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16072,16073,16074,16075] CONDITIONAL_S
IDLE 16074 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16072,16073,16074,16075] CONDITIONAL_S
DISCARD 16075 [(5,2)] 0 [] [] [] [] [] [16072,16073,16074,16075] CONDITIONAL_S
INJECT_T 16076 [(0,4)] D [] [] [] [] [] [] none
MERGE 16077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16084,16085,16086,16087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16084 [(4,4),(5,4)] D [16077] [] [] [] [((4,4),(5,4))] [16084,16085,16086,16087] CONDITIONAL_S
Y_MEAS 16085 [(5,4)] HALF_D_PLUS_2 [16077] [] [] [] [] [16084,16085,16086,16087] CONDITIONAL_S
IDLE 16086 [(4,4)] HALF_D_PLUS_2 [16077] [] [] [] [] [16084,16085,16086,16087] CONDITIONAL_S
DISCARD 16087 [(5,4)] 0 [16077] [] [] [] [] [16084,16085,16086,16087] CONDITIONAL_S
MERGE 16088 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16088,16089,16090,16091] CONDITIONAL_S
Y_MEAS 16089 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16088,16089,16090,16091] CONDITIONAL_S
IDLE 16090 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16088,16089,16090,16091] CONDITIONAL_S
DISCARD 16091 [(5,2)] 0 [] [] [] [] [] [16088,16089,16090,16091] CONDITIONAL_S
INJECT_T 16092 [(4,0)] D [] [] [] [] [] [] none
MERGE 16093 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16098,16099,16100,16101] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16094 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16095 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16096 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16097 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16098 [(4,2),(5,2)] D [16093] [] [] [] [((4,2),(5,2))] [16098,16099,16100,16101] CONDITIONAL_S
Y_MEAS 16099 [(5,2)] HALF_D_PLUS_2 [16093] [] [] [] [] [16098,16099,16100,16101] CONDITIONAL_S
IDLE 16100 [(4,2)] HALF_D_PLUS_2 [16093] [] [] [] [] [16098,16099,16100,16101] CONDITIONAL_S
DISCARD 16101 [(5,2)] 0 [16093] [] [] [] [] [16098,16099,16100,16101] CONDITIONAL_S
INJECT_T 16102 [(0,4)] D [] [] [] [] [] [] none
MERGE 16103 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16112,16113,16110,16111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16104 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16105 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16106 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16107 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16108 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16109 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16110 [(4,4),(5,4)] D [16103] [] [] [] [((4,4),(5,4))] [16112,16113,16110,16111] CONDITIONAL_S
Y_MEAS 16111 [(5,4)] HALF_D_PLUS_2 [16103] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
IDLE 16112 [(4,4)] HALF_D_PLUS_2 [16103] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
DISCARD 16113 [(5,4)] 0 [16103] [] [] [] [] [16112,16113,16110,16111] CONDITIONAL_S
INJECT_T 16114 [(4,0)] D [] [] [] [] [] [] none
MERGE 16115 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16120,16121,16122,16123] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16116 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16117 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16118 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16119 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16120 [(4,2),(5,2)] D [16115] [] [] [] [((4,2),(5,2))] [16120,16121,16122,16123] CONDITIONAL_S
Y_MEAS 16121 [(5,2)] HALF_D_PLUS_2 [16115] [] [] [] [] [16120,16121,16122,16123] CONDITIONAL_S
IDLE 16122 [(4,2)] HALF_D_PLUS_2 [16115] [] [] [] [] [16120,16121,16122,16123] CONDITIONAL_S
DISCARD 16123 [(5,2)] 0 [16115] [] [] [] [] [16120,16121,16122,16123] CONDITIONAL_S
INJECT_T 16124 [(0,4)] D [] [] [] [] [] [] none
MERGE 16125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16132,16133,16134,16135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16132 [(4,4),(5,4)] D [16125] [] [] [] [((4,4),(5,4))] [16132,16133,16134,16135] CONDITIONAL_S
Y_MEAS 16133 [(5,4)] HALF_D_PLUS_2 [16125] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
IDLE 16134 [(4,4)] HALF_D_PLUS_2 [16125] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
DISCARD 16135 [(5,4)] 0 [16125] [] [] [] [] [16132,16133,16134,16135] CONDITIONAL_S
INJECT_T 16136 [(4,0)] D [] [] [] [] [] [] none
MERGE 16137 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16144,16145,16142,16143] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16138 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16139 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16140 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16141 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16142 [(4,2),(5,2)] D [16137] [] [] [] [((4,2),(5,2))] [16144,16145,16142,16143] CONDITIONAL_S
Y_MEAS 16143 [(5,2)] HALF_D_PLUS_2 [16137] [] [] [] [] [16144,16145,16142,16143] CONDITIONAL_S
IDLE 16144 [(4,2)] HALF_D_PLUS_2 [16137] [] [] [] [] [16144,16145,16142,16143] CONDITIONAL_S
DISCARD 16145 [(5,2)] 0 [16137] [] [] [] [] [16144,16145,16142,16143] CONDITIONAL_S
INJECT_T 16146 [(0,4)] D [] [] [] [] [] [] none
MERGE 16147 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16154,16155,16156,16157] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16148 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16149 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16150 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16151 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16152 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16153 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16154 [(4,4),(5,4)] D [16147] [] [] [] [((4,4),(5,4))] [16154,16155,16156,16157] CONDITIONAL_S
Y_MEAS 16155 [(5,4)] HALF_D_PLUS_2 [16147] [] [] [] [] [16154,16155,16156,16157] CONDITIONAL_S
IDLE 16156 [(4,4)] HALF_D_PLUS_2 [16147] [] [] [] [] [16154,16155,16156,16157] CONDITIONAL_S
DISCARD 16157 [(5,4)] 0 [16147] [] [] [] [] [16154,16155,16156,16157] CONDITIONAL_S
INJECT_T 16158 [(4,0)] D [] [] [] [] [] [] none
MERGE 16159 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16164,16165,16166,16167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16160 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16161 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16162 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16163 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16164 [(4,2),(5,2)] D [16159] [] [] [] [((4,2),(5,2))] [16164,16165,16166,16167] CONDITIONAL_S
Y_MEAS 16165 [(5,2)] HALF_D_PLUS_2 [16159] [] [] [] [] [16164,16165,16166,16167] CONDITIONAL_S
IDLE 16166 [(4,2)] HALF_D_PLUS_2 [16159] [] [] [] [] [16164,16165,16166,16167] CONDITIONAL_S
DISCARD 16167 [(5,2)] 0 [16159] [] [] [] [] [16164,16165,16166,16167] CONDITIONAL_S
INJECT_T 16168 [(0,4)] D [] [] [] [] [] [] none
MERGE 16169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16176,16177,16178,16179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16176 [(4,4),(5,4)] D [16169] [] [] [] [((4,4),(5,4))] [16176,16177,16178,16179] CONDITIONAL_S
Y_MEAS 16177 [(5,4)] HALF_D_PLUS_2 [16169] [] [] [] [] [16176,16177,16178,16179] CONDITIONAL_S
IDLE 16178 [(4,4)] HALF_D_PLUS_2 [16169] [] [] [] [] [16176,16177,16178,16179] CONDITIONAL_S
DISCARD 16179 [(5,4)] 0 [16169] [] [] [] [] [16176,16177,16178,16179] CONDITIONAL_S
INJECT_T 16180 [(4,0)] D [] [] [] [] [] [] none
MERGE 16181 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16186,16187,16188,16189] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16182 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16183 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16184 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16185 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16186 [(4,2),(5,2)] D [16181] [] [] [] [((4,2),(5,2))] [16186,16187,16188,16189] CONDITIONAL_S
Y_MEAS 16187 [(5,2)] HALF_D_PLUS_2 [16181] [] [] [] [] [16186,16187,16188,16189] CONDITIONAL_S
IDLE 16188 [(4,2)] HALF_D_PLUS_2 [16181] [] [] [] [] [16186,16187,16188,16189] CONDITIONAL_S
DISCARD 16189 [(5,2)] 0 [16181] [] [] [] [] [16186,16187,16188,16189] CONDITIONAL_S
INJECT_T 16190 [(0,4)] D [] [] [] [] [] [] none
MERGE 16191 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16200,16201,16198,16199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16192 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16193 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16194 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16195 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16196 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16197 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16198 [(4,4),(5,4)] D [16191] [] [] [] [((4,4),(5,4))] [16200,16201,16198,16199] CONDITIONAL_S
Y_MEAS 16199 [(5,4)] HALF_D_PLUS_2 [16191] [] [] [] [] [16200,16201,16198,16199] CONDITIONAL_S
IDLE 16200 [(4,4)] HALF_D_PLUS_2 [16191] [] [] [] [] [16200,16201,16198,16199] CONDITIONAL_S
DISCARD 16201 [(5,4)] 0 [16191] [] [] [] [] [16200,16201,16198,16199] CONDITIONAL_S
INJECT_T 16202 [(4,0)] D [] [] [] [] [] [] none
MERGE 16203 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16208,16209,16210,16211] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16204 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16205 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16206 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16207 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16208 [(4,2),(5,2)] D [16203] [] [] [] [((4,2),(5,2))] [16208,16209,16210,16211] CONDITIONAL_S
Y_MEAS 16209 [(5,2)] HALF_D_PLUS_2 [16203] [] [] [] [] [16208,16209,16210,16211] CONDITIONAL_S
IDLE 16210 [(4,2)] HALF_D_PLUS_2 [16203] [] [] [] [] [16208,16209,16210,16211] CONDITIONAL_S
DISCARD 16211 [(5,2)] 0 [16203] [] [] [] [] [16208,16209,16210,16211] CONDITIONAL_S
INJECT_T 16212 [(0,4)] D [] [] [] [] [] [] none
MERGE 16213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16220,16221,16222,16223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16220 [(4,4),(5,4)] D [16213] [] [] [] [((4,4),(5,4))] [16220,16221,16222,16223] CONDITIONAL_S
Y_MEAS 16221 [(5,4)] HALF_D_PLUS_2 [16213] [] [] [] [] [16220,16221,16222,16223] CONDITIONAL_S
IDLE 16222 [(4,4)] HALF_D_PLUS_2 [16213] [] [] [] [] [16220,16221,16222,16223] CONDITIONAL_S
DISCARD 16223 [(5,4)] 0 [16213] [] [] [] [] [16220,16221,16222,16223] CONDITIONAL_S
INJECT_T 16224 [(4,0)] D [] [] [] [] [] [] none
MERGE 16225 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16232,16233,16230,16231] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16226 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16227 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16228 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16229 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16230 [(4,2),(5,2)] D [16225] [] [] [] [((4,2),(5,2))] [16232,16233,16230,16231] CONDITIONAL_S
Y_MEAS 16231 [(5,2)] HALF_D_PLUS_2 [16225] [] [] [] [] [16232,16233,16230,16231] CONDITIONAL_S
IDLE 16232 [(4,2)] HALF_D_PLUS_2 [16225] [] [] [] [] [16232,16233,16230,16231] CONDITIONAL_S
DISCARD 16233 [(5,2)] 0 [16225] [] [] [] [] [16232,16233,16230,16231] CONDITIONAL_S
INJECT_T 16234 [(0,4)] D [] [] [] [] [] [] none
MERGE 16235 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16242,16243,16244,16245] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16236 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16237 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16238 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16239 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16240 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16241 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16242 [(4,4),(5,4)] D [16235] [] [] [] [((4,4),(5,4))] [16242,16243,16244,16245] CONDITIONAL_S
Y_MEAS 16243 [(5,4)] HALF_D_PLUS_2 [16235] [] [] [] [] [16242,16243,16244,16245] CONDITIONAL_S
IDLE 16244 [(4,4)] HALF_D_PLUS_2 [16235] [] [] [] [] [16242,16243,16244,16245] CONDITIONAL_S
DISCARD 16245 [(5,4)] 0 [16235] [] [] [] [] [16242,16243,16244,16245] CONDITIONAL_S
MERGE 16246 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16248,16249,16246,16247] CONDITIONAL_S
Y_MEAS 16247 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
IDLE 16248 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
DISCARD 16249 [(5,2)] 0 [] [] [] [] [] [16248,16249,16246,16247] CONDITIONAL_S
INJECT_T 16250 [(4,0)] D [] [] [] [] [] [] none
MERGE 16251 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16256,16257,16258,16259] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16252 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16253 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16254 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16255 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16256 [(4,2),(5,2)] D [16251] [] [] [] [((4,2),(5,2))] [16256,16257,16258,16259] CONDITIONAL_S
Y_MEAS 16257 [(5,2)] HALF_D_PLUS_2 [16251] [] [] [] [] [16256,16257,16258,16259] CONDITIONAL_S
IDLE 16258 [(4,2)] HALF_D_PLUS_2 [16251] [] [] [] [] [16256,16257,16258,16259] CONDITIONAL_S
DISCARD 16259 [(5,2)] 0 [16251] [] [] [] [] [16256,16257,16258,16259] CONDITIONAL_S
MERGE 16260 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16260,16261,16262,16263] CONDITIONAL_S
Y_MEAS 16261 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16260,16261,16262,16263] CONDITIONAL_S
IDLE 16262 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16260,16261,16262,16263] CONDITIONAL_S
DISCARD 16263 [(5,4)] 0 [] [] [] [] [] [16260,16261,16262,16263] CONDITIONAL_S
INJECT_T 16264 [(0,4)] D [] [] [] [] [] [] none
MERGE 16265 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16272,16273,16274,16275] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16266 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16267 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16268 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16269 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16270 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16271 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16272 [(4,4),(5,4)] D [16265] [] [] [] [((4,4),(5,4))] [16272,16273,16274,16275] CONDITIONAL_S
Y_MEAS 16273 [(5,4)] HALF_D_PLUS_2 [16265] [] [] [] [] [16272,16273,16274,16275] CONDITIONAL_S
IDLE 16274 [(4,4)] HALF_D_PLUS_2 [16265] [] [] [] [] [16272,16273,16274,16275] CONDITIONAL_S
DISCARD 16275 [(5,4)] 0 [16265] [] [] [] [] [16272,16273,16274,16275] CONDITIONAL_S
INJECT_T 16276 [(4,0)] D [] [] [] [] [] [] none
MERGE 16277 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16282,16283,16284,16285] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16278 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16279 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16280 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16281 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16282 [(4,2),(5,2)] D [16277] [] [] [] [((4,2),(5,2))] [16282,16283,16284,16285] CONDITIONAL_S
Y_MEAS 16283 [(5,2)] HALF_D_PLUS_2 [16277] [] [] [] [] [16282,16283,16284,16285] CONDITIONAL_S
IDLE 16284 [(4,2)] HALF_D_PLUS_2 [16277] [] [] [] [] [16282,16283,16284,16285] CONDITIONAL_S
DISCARD 16285 [(5,2)] 0 [16277] [] [] [] [] [16282,16283,16284,16285] CONDITIONAL_S
INJECT_T 16286 [(0,4)] D [] [] [] [] [] [] none
MERGE 16287 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16296,16297,16294,16295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16288 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16289 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16290 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16291 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16292 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16293 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16294 [(4,4),(5,4)] D [16287] [] [] [] [((4,4),(5,4))] [16296,16297,16294,16295] CONDITIONAL_S
Y_MEAS 16295 [(5,4)] HALF_D_PLUS_2 [16287] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
IDLE 16296 [(4,4)] HALF_D_PLUS_2 [16287] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
DISCARD 16297 [(5,4)] 0 [16287] [] [] [] [] [16296,16297,16294,16295] CONDITIONAL_S
MERGE 16298 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16298,16299,16300,16301] CONDITIONAL_S
Y_MEAS 16299 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
IDLE 16300 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
DISCARD 16301 [(5,2)] 0 [] [] [] [] [] [16298,16299,16300,16301] CONDITIONAL_S
INJECT_T 16302 [(4,0)] D [] [] [] [] [] [] none
MERGE 16303 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16308,16309,16310,16311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16304 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16305 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16306 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16307 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16308 [(4,2),(5,2)] D [16303] [] [] [] [((4,2),(5,2))] [16308,16309,16310,16311] CONDITIONAL_S
Y_MEAS 16309 [(5,2)] HALF_D_PLUS_2 [16303] [] [] [] [] [16308,16309,16310,16311] CONDITIONAL_S
IDLE 16310 [(4,2)] HALF_D_PLUS_2 [16303] [] [] [] [] [16308,16309,16310,16311] CONDITIONAL_S
DISCARD 16311 [(5,2)] 0 [16303] [] [] [] [] [16308,16309,16310,16311] CONDITIONAL_S
MERGE 16312 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16312,16313,16314,16315] CONDITIONAL_S
Y_MEAS 16313 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16312,16313,16314,16315] CONDITIONAL_S
IDLE 16314 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16312,16313,16314,16315] CONDITIONAL_S
DISCARD 16315 [(5,4)] 0 [] [] [] [] [] [16312,16313,16314,16315] CONDITIONAL_S
INJECT_T 16316 [(0,4)] D [] [] [] [] [] [] none
MERGE 16317 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16324,16325,16326,16327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16318 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16319 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16320 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16321 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16322 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16323 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16324 [(4,4),(5,4)] D [16317] [] [] [] [((4,4),(5,4))] [16324,16325,16326,16327] CONDITIONAL_S
Y_MEAS 16325 [(5,4)] HALF_D_PLUS_2 [16317] [] [] [] [] [16324,16325,16326,16327] CONDITIONAL_S
IDLE 16326 [(4,4)] HALF_D_PLUS_2 [16317] [] [] [] [] [16324,16325,16326,16327] CONDITIONAL_S
DISCARD 16327 [(5,4)] 0 [16317] [] [] [] [] [16324,16325,16326,16327] CONDITIONAL_S
INJECT_T 16328 [(4,0)] D [] [] [] [] [] [] none
MERGE 16329 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16336,16337,16334,16335] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16330 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16331 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16332 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16333 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16334 [(4,2),(5,2)] D [16329] [] [] [] [((4,2),(5,2))] [16336,16337,16334,16335] CONDITIONAL_S
Y_MEAS 16335 [(5,2)] HALF_D_PLUS_2 [16329] [] [] [] [] [16336,16337,16334,16335] CONDITIONAL_S
IDLE 16336 [(4,2)] HALF_D_PLUS_2 [16329] [] [] [] [] [16336,16337,16334,16335] CONDITIONAL_S
DISCARD 16337 [(5,2)] 0 [16329] [] [] [] [] [16336,16337,16334,16335] CONDITIONAL_S
MERGE 16338 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16338,16339,16340,16341] CONDITIONAL_S
Y_MEAS 16339 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16338,16339,16340,16341] CONDITIONAL_S
IDLE 16340 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16338,16339,16340,16341] CONDITIONAL_S
DISCARD 16341 [(5,4)] 0 [] [] [] [] [] [16338,16339,16340,16341] CONDITIONAL_S
INJECT_T 16342 [(0,4)] D [] [] [] [] [] [] none
MERGE 16343 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16352,16353,16350,16351] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16344 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16345 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16346 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16347 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16348 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16349 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16350 [(4,4),(5,4)] D [16343] [] [] [] [((4,4),(5,4))] [16352,16353,16350,16351] CONDITIONAL_S
Y_MEAS 16351 [(5,4)] HALF_D_PLUS_2 [16343] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
IDLE 16352 [(4,4)] HALF_D_PLUS_2 [16343] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
DISCARD 16353 [(5,4)] 0 [16343] [] [] [] [] [16352,16353,16350,16351] CONDITIONAL_S
MERGE 16354 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16354,16355,16356,16357] CONDITIONAL_S
Y_MEAS 16355 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16354,16355,16356,16357] CONDITIONAL_S
IDLE 16356 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16354,16355,16356,16357] CONDITIONAL_S
DISCARD 16357 [(5,2)] 0 [] [] [] [] [] [16354,16355,16356,16357] CONDITIONAL_S
INJECT_T 16358 [(4,0)] D [] [] [] [] [] [] none
MERGE 16359 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16364,16365,16366,16367] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16360 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16361 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16362 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16363 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16364 [(4,2),(5,2)] D [16359] [] [] [] [((4,2),(5,2))] [16364,16365,16366,16367] CONDITIONAL_S
Y_MEAS 16365 [(5,2)] HALF_D_PLUS_2 [16359] [] [] [] [] [16364,16365,16366,16367] CONDITIONAL_S
IDLE 16366 [(4,2)] HALF_D_PLUS_2 [16359] [] [] [] [] [16364,16365,16366,16367] CONDITIONAL_S
DISCARD 16367 [(5,2)] 0 [16359] [] [] [] [] [16364,16365,16366,16367] CONDITIONAL_S
MERGE 16368 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16368,16369,16370,16371] CONDITIONAL_S
Y_MEAS 16369 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16368,16369,16370,16371] CONDITIONAL_S
IDLE 16370 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16368,16369,16370,16371] CONDITIONAL_S
DISCARD 16371 [(5,4)] 0 [] [] [] [] [] [16368,16369,16370,16371] CONDITIONAL_S
INJECT_T 16372 [(0,4)] D [] [] [] [] [] [] none
MERGE 16373 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16380,16381,16382,16383] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16374 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16375 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16376 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16377 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16378 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16379 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16380 [(4,4),(5,4)] D [16373] [] [] [] [((4,4),(5,4))] [16380,16381,16382,16383] CONDITIONAL_S
Y_MEAS 16381 [(5,4)] HALF_D_PLUS_2 [16373] [] [] [] [] [16380,16381,16382,16383] CONDITIONAL_S
IDLE 16382 [(4,4)] HALF_D_PLUS_2 [16373] [] [] [] [] [16380,16381,16382,16383] CONDITIONAL_S
DISCARD 16383 [(5,4)] 0 [16373] [] [] [] [] [16380,16381,16382,16383] CONDITIONAL_S
MERGE 16384 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16384,16385,16386,16387] CONDITIONAL_S
Y_MEAS 16385 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16384,16385,16386,16387] CONDITIONAL_S
IDLE 16386 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16384,16385,16386,16387] CONDITIONAL_S
DISCARD 16387 [(5,2)] 0 [] [] [] [] [] [16384,16385,16386,16387] CONDITIONAL_S
INJECT_T 16388 [(4,0)] D [] [] [] [] [] [] none
MERGE 16389 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16394,16395,16396,16397] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16390 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16391 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16392 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16393 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16394 [(4,2),(5,2)] D [16389] [] [] [] [((4,2),(5,2))] [16394,16395,16396,16397] CONDITIONAL_S
Y_MEAS 16395 [(5,2)] HALF_D_PLUS_2 [16389] [] [] [] [] [16394,16395,16396,16397] CONDITIONAL_S
IDLE 16396 [(4,2)] HALF_D_PLUS_2 [16389] [] [] [] [] [16394,16395,16396,16397] CONDITIONAL_S
DISCARD 16397 [(5,2)] 0 [16389] [] [] [] [] [16394,16395,16396,16397] CONDITIONAL_S
MERGE 16398 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16400,16401,16398,16399] CONDITIONAL_S
Y_MEAS 16399 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16400,16401,16398,16399] CONDITIONAL_S
IDLE 16400 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16400,16401,16398,16399] CONDITIONAL_S
DISCARD 16401 [(5,4)] 0 [] [] [] [] [] [16400,16401,16398,16399] CONDITIONAL_S
INJECT_T 16402 [(0,4)] D [] [] [] [] [] [] none
MERGE 16403 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16416,16417,16418,16419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16405 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16406 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16407 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16408 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16409 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16410 [(4,0)] D [] [] [] [] [] [] none
MERGE 16411 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16420,16421,16422,16423] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16412 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16413 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16414 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16415 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16416 [(4,4),(5,4)] D [16403] [] [] [] [((4,4),(5,4))] [16416,16417,16418,16419] CONDITIONAL_S
Y_MEAS 16417 [(5,4)] HALF_D_PLUS_2 [16403] [] [] [] [] [16416,16417,16418,16419] CONDITIONAL_S
IDLE 16418 [(4,4)] HALF_D_PLUS_2 [16403] [] [] [] [] [16416,16417,16418,16419] CONDITIONAL_S
DISCARD 16419 [(5,4)] 0 [16403] [] [] [] [] [16416,16417,16418,16419] CONDITIONAL_S
MERGE 16420 [(4,2),(5,2)] D [16411] [] [] [] [((4,2),(5,2))] [16420,16421,16422,16423] CONDITIONAL_S
Y_MEAS 16421 [(5,2)] HALF_D_PLUS_2 [16411] [] [] [] [] [16420,16421,16422,16423] CONDITIONAL_S
IDLE 16422 [(4,2)] HALF_D_PLUS_2 [16411] [] [] [] [] [16420,16421,16422,16423] CONDITIONAL_S
DISCARD 16423 [(5,2)] 0 [16411] [] [] [] [] [16420,16421,16422,16423] CONDITIONAL_S
INJECT_T 16424 [(0,4)] D [] [] [] [] [] [] none
MERGE 16425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16432,16433,16434,16435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16432 [(4,4),(5,4)] D [16425] [] [] [] [((4,4),(5,4))] [16432,16433,16434,16435] CONDITIONAL_S
Y_MEAS 16433 [(5,4)] HALF_D_PLUS_2 [16425] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
IDLE 16434 [(4,4)] HALF_D_PLUS_2 [16425] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
DISCARD 16435 [(5,4)] 0 [16425] [] [] [] [] [16432,16433,16434,16435] CONDITIONAL_S
MERGE 16436 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16436,16437,16438,16439] CONDITIONAL_S
Y_MEAS 16437 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
IDLE 16438 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
DISCARD 16439 [(5,2)] 0 [] [] [] [] [] [16436,16437,16438,16439] CONDITIONAL_S
INJECT_T 16440 [(4,0)] D [] [] [] [] [] [] none
MERGE 16441 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16448,16449,16446,16447] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16442 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16443 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16444 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16445 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16446 [(4,2),(5,2)] D [16441] [] [] [] [((4,2),(5,2))] [16448,16449,16446,16447] CONDITIONAL_S
Y_MEAS 16447 [(5,2)] HALF_D_PLUS_2 [16441] [] [] [] [] [16448,16449,16446,16447] CONDITIONAL_S
IDLE 16448 [(4,2)] HALF_D_PLUS_2 [16441] [] [] [] [] [16448,16449,16446,16447] CONDITIONAL_S
DISCARD 16449 [(5,2)] 0 [16441] [] [] [] [] [16448,16449,16446,16447] CONDITIONAL_S
INJECT_T 16450 [(0,4)] D [] [] [] [] [] [] none
MERGE 16451 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16458,16459,16460,16461] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16452 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16453 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16454 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16455 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16456 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16457 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16458 [(4,4),(5,4)] D [16451] [] [] [] [((4,4),(5,4))] [16458,16459,16460,16461] CONDITIONAL_S
Y_MEAS 16459 [(5,4)] HALF_D_PLUS_2 [16451] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
IDLE 16460 [(4,4)] HALF_D_PLUS_2 [16451] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
DISCARD 16461 [(5,4)] 0 [16451] [] [] [] [] [16458,16459,16460,16461] CONDITIONAL_S
INJECT_T 16462 [(4,0)] D [] [] [] [] [] [] none
MERGE 16463 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16468,16469,16470,16471] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16464 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16465 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16466 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16467 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16468 [(4,2),(5,2)] D [16463] [] [] [] [((4,2),(5,2))] [16468,16469,16470,16471] CONDITIONAL_S
Y_MEAS 16469 [(5,2)] HALF_D_PLUS_2 [16463] [] [] [] [] [16468,16469,16470,16471] CONDITIONAL_S
IDLE 16470 [(4,2)] HALF_D_PLUS_2 [16463] [] [] [] [] [16468,16469,16470,16471] CONDITIONAL_S
DISCARD 16471 [(5,2)] 0 [16463] [] [] [] [] [16468,16469,16470,16471] CONDITIONAL_S
INJECT_T 16472 [(0,4)] D [] [] [] [] [] [] none
MERGE 16473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16480,16481,16482,16483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16480 [(4,4),(5,4)] D [16473] [] [] [] [((4,4),(5,4))] [16480,16481,16482,16483] CONDITIONAL_S
Y_MEAS 16481 [(5,4)] HALF_D_PLUS_2 [16473] [] [] [] [] [16480,16481,16482,16483] CONDITIONAL_S
IDLE 16482 [(4,4)] HALF_D_PLUS_2 [16473] [] [] [] [] [16480,16481,16482,16483] CONDITIONAL_S
DISCARD 16483 [(5,4)] 0 [16473] [] [] [] [] [16480,16481,16482,16483] CONDITIONAL_S
INJECT_T 16484 [(4,0)] D [] [] [] [] [] [] none
MERGE 16485 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16490,16491,16492,16493] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16486 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16487 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16488 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16489 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16490 [(4,2),(5,2)] D [16485] [] [] [] [((4,2),(5,2))] [16490,16491,16492,16493] CONDITIONAL_S
Y_MEAS 16491 [(5,2)] HALF_D_PLUS_2 [16485] [] [] [] [] [16490,16491,16492,16493] CONDITIONAL_S
IDLE 16492 [(4,2)] HALF_D_PLUS_2 [16485] [] [] [] [] [16490,16491,16492,16493] CONDITIONAL_S
DISCARD 16493 [(5,2)] 0 [16485] [] [] [] [] [16490,16491,16492,16493] CONDITIONAL_S
MERGE 16494 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16496,16497,16494,16495] CONDITIONAL_S
Y_MEAS 16495 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16496,16497,16494,16495] CONDITIONAL_S
IDLE 16496 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16496,16497,16494,16495] CONDITIONAL_S
DISCARD 16497 [(5,4)] 0 [] [] [] [] [] [16496,16497,16494,16495] CONDITIONAL_S
INJECT_T 16498 [(0,4)] D [] [] [] [] [] [] none
MERGE 16499 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16506,16507,16508,16509] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16500 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16501 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16502 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16503 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16504 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16505 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16506 [(4,4),(5,4)] D [16499] [] [] [] [((4,4),(5,4))] [16506,16507,16508,16509] CONDITIONAL_S
Y_MEAS 16507 [(5,4)] HALF_D_PLUS_2 [16499] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
IDLE 16508 [(4,4)] HALF_D_PLUS_2 [16499] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
DISCARD 16509 [(5,4)] 0 [16499] [] [] [] [] [16506,16507,16508,16509] CONDITIONAL_S
MERGE 16510 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16512,16513,16510,16511] CONDITIONAL_S
Y_MEAS 16511 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16512,16513,16510,16511] CONDITIONAL_S
IDLE 16512 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16512,16513,16510,16511] CONDITIONAL_S
DISCARD 16513 [(5,2)] 0 [] [] [] [] [] [16512,16513,16510,16511] CONDITIONAL_S
INJECT_T 16514 [(4,0)] D [] [] [] [] [] [] none
MERGE 16515 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16520,16521,16522,16523] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16516 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16517 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16518 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16519 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16520 [(4,2),(5,2)] D [16515] [] [] [] [((4,2),(5,2))] [16520,16521,16522,16523] CONDITIONAL_S
Y_MEAS 16521 [(5,2)] HALF_D_PLUS_2 [16515] [] [] [] [] [16520,16521,16522,16523] CONDITIONAL_S
IDLE 16522 [(4,2)] HALF_D_PLUS_2 [16515] [] [] [] [] [16520,16521,16522,16523] CONDITIONAL_S
DISCARD 16523 [(5,2)] 0 [16515] [] [] [] [] [16520,16521,16522,16523] CONDITIONAL_S
MERGE 16524 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16524,16525,16526,16527] CONDITIONAL_S
Y_MEAS 16525 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16524,16525,16526,16527] CONDITIONAL_S
IDLE 16526 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16524,16525,16526,16527] CONDITIONAL_S
DISCARD 16527 [(5,4)] 0 [] [] [] [] [] [16524,16525,16526,16527] CONDITIONAL_S
INJECT_T 16528 [(0,4)] D [] [] [] [] [] [] none
MERGE 16529 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16544,16545,16542,16543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16530 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16531 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16532 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16533 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16534 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16535 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16536 [(4,0)] D [] [] [] [] [] [] none
MERGE 16537 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16546,16547,16548,16549] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16538 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16539 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16540 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16541 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16542 [(4,4),(5,4)] D [16529] [] [] [] [((4,4),(5,4))] [16544,16545,16542,16543] CONDITIONAL_S
Y_MEAS 16543 [(5,4)] HALF_D_PLUS_2 [16529] [] [] [] [] [16544,16545,16542,16543] CONDITIONAL_S
IDLE 16544 [(4,4)] HALF_D_PLUS_2 [16529] [] [] [] [] [16544,16545,16542,16543] CONDITIONAL_S
DISCARD 16545 [(5,4)] 0 [16529] [] [] [] [] [16544,16545,16542,16543] CONDITIONAL_S
MERGE 16546 [(4,2),(5,2)] D [16537] [] [] [] [((4,2),(5,2))] [16546,16547,16548,16549] CONDITIONAL_S
Y_MEAS 16547 [(5,2)] HALF_D_PLUS_2 [16537] [] [] [] [] [16546,16547,16548,16549] CONDITIONAL_S
IDLE 16548 [(4,2)] HALF_D_PLUS_2 [16537] [] [] [] [] [16546,16547,16548,16549] CONDITIONAL_S
DISCARD 16549 [(5,2)] 0 [16537] [] [] [] [] [16546,16547,16548,16549] CONDITIONAL_S
INJECT_T 16550 [(4,0)] D [] [] [] [] [] [] none
MERGE 16551 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16568,16569,16570,16571] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16552 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16553 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16554 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16555 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16556 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16556,16557,16558,16559] CONDITIONAL_S
Y_MEAS 16557 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
IDLE 16558 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
DISCARD 16559 [(5,4)] 0 [] [] [] [] [] [16556,16557,16558,16559] CONDITIONAL_S
INJECT_T 16560 [(0,4)] D [] [] [] [] [] [] none
MERGE 16561 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16572,16573,16574,16575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16563 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16564 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16565 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16568 [(4,2),(5,2)] D [16551] [] [] [] [((4,2),(5,2))] [16568,16569,16570,16571] CONDITIONAL_S
Y_MEAS 16569 [(5,2)] HALF_D_PLUS_2 [16551] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
IDLE 16570 [(4,2)] HALF_D_PLUS_2 [16551] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
DISCARD 16571 [(5,2)] 0 [16551] [] [] [] [] [16568,16569,16570,16571] CONDITIONAL_S
MERGE 16572 [(4,4),(5,4)] D [16561] [] [] [] [((4,4),(5,4))] [16572,16573,16574,16575] CONDITIONAL_S
Y_MEAS 16573 [(5,4)] HALF_D_PLUS_2 [16561] [] [] [] [] [16572,16573,16574,16575] CONDITIONAL_S
IDLE 16574 [(4,4)] HALF_D_PLUS_2 [16561] [] [] [] [] [16572,16573,16574,16575] CONDITIONAL_S
DISCARD 16575 [(5,4)] 0 [16561] [] [] [] [] [16572,16573,16574,16575] CONDITIONAL_S
MERGE 16576 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16576,16577,16578,16579] CONDITIONAL_S
Y_MEAS 16577 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16576,16577,16578,16579] CONDITIONAL_S
IDLE 16578 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16576,16577,16578,16579] CONDITIONAL_S
DISCARD 16579 [(5,2)] 0 [] [] [] [] [] [16576,16577,16578,16579] CONDITIONAL_S
INJECT_T 16580 [(4,0)] D [] [] [] [] [] [] none
MERGE 16581 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16600,16601,16598,16599] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16582 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16583 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16584 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16585 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16586 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16586,16587,16588,16589] CONDITIONAL_S
Y_MEAS 16587 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16586,16587,16588,16589] CONDITIONAL_S
IDLE 16588 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16586,16587,16588,16589] CONDITIONAL_S
DISCARD 16589 [(5,4)] 0 [] [] [] [] [] [16586,16587,16588,16589] CONDITIONAL_S
INJECT_T 16590 [(0,4)] D [] [] [] [] [] [] none
MERGE 16591 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16602,16603,16604,16605] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16592 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16593 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16594 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16595 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16596 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16597 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16598 [(4,2),(5,2)] D [16581] [] [] [] [((4,2),(5,2))] [16600,16601,16598,16599] CONDITIONAL_S
Y_MEAS 16599 [(5,2)] HALF_D_PLUS_2 [16581] [] [] [] [] [16600,16601,16598,16599] CONDITIONAL_S
IDLE 16600 [(4,2)] HALF_D_PLUS_2 [16581] [] [] [] [] [16600,16601,16598,16599] CONDITIONAL_S
DISCARD 16601 [(5,2)] 0 [16581] [] [] [] [] [16600,16601,16598,16599] CONDITIONAL_S
MERGE 16602 [(4,4),(5,4)] D [16591] [] [] [] [((4,4),(5,4))] [16602,16603,16604,16605] CONDITIONAL_S
Y_MEAS 16603 [(5,4)] HALF_D_PLUS_2 [16591] [] [] [] [] [16602,16603,16604,16605] CONDITIONAL_S
IDLE 16604 [(4,4)] HALF_D_PLUS_2 [16591] [] [] [] [] [16602,16603,16604,16605] CONDITIONAL_S
DISCARD 16605 [(5,4)] 0 [16591] [] [] [] [] [16602,16603,16604,16605] CONDITIONAL_S
MERGE 16606 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16608,16609,16606,16607] CONDITIONAL_S
Y_MEAS 16607 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
IDLE 16608 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
DISCARD 16609 [(5,2)] 0 [] [] [] [] [] [16608,16609,16606,16607] CONDITIONAL_S
INJECT_T 16610 [(4,0)] D [] [] [] [] [] [] none
MERGE 16611 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16628,16629,16630,16631] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16612 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16613 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16614 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16615 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16616 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16616,16617,16618,16619] CONDITIONAL_S
Y_MEAS 16617 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16616,16617,16618,16619] CONDITIONAL_S
IDLE 16618 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16616,16617,16618,16619] CONDITIONAL_S
DISCARD 16619 [(5,4)] 0 [] [] [] [] [] [16616,16617,16618,16619] CONDITIONAL_S
INJECT_T 16620 [(0,4)] D [] [] [] [] [] [] none
MERGE 16621 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16632,16633,16634,16635] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16622 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16623 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16624 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16625 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16626 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16627 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16628 [(4,2),(5,2)] D [16611] [] [] [] [((4,2),(5,2))] [16628,16629,16630,16631] CONDITIONAL_S
Y_MEAS 16629 [(5,2)] HALF_D_PLUS_2 [16611] [] [] [] [] [16628,16629,16630,16631] CONDITIONAL_S
IDLE 16630 [(4,2)] HALF_D_PLUS_2 [16611] [] [] [] [] [16628,16629,16630,16631] CONDITIONAL_S
DISCARD 16631 [(5,2)] 0 [16611] [] [] [] [] [16628,16629,16630,16631] CONDITIONAL_S
MERGE 16632 [(4,4),(5,4)] D [16621] [] [] [] [((4,4),(5,4))] [16632,16633,16634,16635] CONDITIONAL_S
Y_MEAS 16633 [(5,4)] HALF_D_PLUS_2 [16621] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
IDLE 16634 [(4,4)] HALF_D_PLUS_2 [16621] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
DISCARD 16635 [(5,4)] 0 [16621] [] [] [] [] [16632,16633,16634,16635] CONDITIONAL_S
INJECT_T 16636 [(4,0)] D [] [] [] [] [] [] none
MERGE 16637 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16650,16651,16652,16653] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16638 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16639 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16640 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16641 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16642 [(0,4)] D [] [] [] [] [] [] none
MERGE 16643 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16656,16657,16654,16655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16644 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16645 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16646 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16647 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16648 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16649 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16650 [(4,2),(5,2)] D [16637] [] [] [] [((4,2),(5,2))] [16650,16651,16652,16653] CONDITIONAL_S
Y_MEAS 16651 [(5,2)] HALF_D_PLUS_2 [16637] [] [] [] [] [16650,16651,16652,16653] CONDITIONAL_S
IDLE 16652 [(4,2)] HALF_D_PLUS_2 [16637] [] [] [] [] [16650,16651,16652,16653] CONDITIONAL_S
DISCARD 16653 [(5,2)] 0 [16637] [] [] [] [] [16650,16651,16652,16653] CONDITIONAL_S
MERGE 16654 [(4,4),(5,4)] D [16643] [] [] [] [((4,4),(5,4))] [16656,16657,16654,16655] CONDITIONAL_S
Y_MEAS 16655 [(5,4)] HALF_D_PLUS_2 [16643] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
IDLE 16656 [(4,4)] HALF_D_PLUS_2 [16643] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
DISCARD 16657 [(5,4)] 0 [16643] [] [] [] [] [16656,16657,16654,16655] CONDITIONAL_S
MERGE 16658 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16658,16659,16660,16661] CONDITIONAL_S
Y_MEAS 16659 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16658,16659,16660,16661] CONDITIONAL_S
IDLE 16660 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16658,16659,16660,16661] CONDITIONAL_S
DISCARD 16661 [(5,2)] 0 [] [] [] [] [] [16658,16659,16660,16661] CONDITIONAL_S
INJECT_T 16662 [(4,0)] D [] [] [] [] [] [] none
MERGE 16663 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16672,16673,16674,16675] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16664 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16665 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16666 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16667 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16668 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16668,16669,16670,16671] CONDITIONAL_S
Y_MEAS 16669 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16668,16669,16670,16671] CONDITIONAL_S
IDLE 16670 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16668,16669,16670,16671] CONDITIONAL_S
DISCARD 16671 [(5,4)] 0 [] [] [] [] [] [16668,16669,16670,16671] CONDITIONAL_S
MERGE 16672 [(4,2),(5,2)] D [16663] [] [] [] [((4,2),(5,2))] [16672,16673,16674,16675] CONDITIONAL_S
Y_MEAS 16673 [(5,2)] HALF_D_PLUS_2 [16663] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
IDLE 16674 [(4,2)] HALF_D_PLUS_2 [16663] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
DISCARD 16675 [(5,2)] 0 [16663] [] [] [] [] [16672,16673,16674,16675] CONDITIONAL_S
INJECT_T 16676 [(4,0)] D [] [] [] [] [] [] none
MERGE 16677 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16688,16689,16686,16687] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16678 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16679 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16680 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16681 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16682 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16682,16683,16684,16685] CONDITIONAL_S
Y_MEAS 16683 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16682,16683,16684,16685] CONDITIONAL_S
IDLE 16684 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16682,16683,16684,16685] CONDITIONAL_S
DISCARD 16685 [(5,4)] 0 [] [] [] [] [] [16682,16683,16684,16685] CONDITIONAL_S
MERGE 16686 [(4,2),(5,2)] D [16677] [] [] [] [((4,2),(5,2))] [16688,16689,16686,16687] CONDITIONAL_S
Y_MEAS 16687 [(5,2)] HALF_D_PLUS_2 [16677] [] [] [] [] [16688,16689,16686,16687] CONDITIONAL_S
IDLE 16688 [(4,2)] HALF_D_PLUS_2 [16677] [] [] [] [] [16688,16689,16686,16687] CONDITIONAL_S
DISCARD 16689 [(5,2)] 0 [16677] [] [] [] [] [16688,16689,16686,16687] CONDITIONAL_S
MERGE 16690 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16690,16691,16692,16693] CONDITIONAL_S
Y_MEAS 16691 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16690,16691,16692,16693] CONDITIONAL_S
IDLE 16692 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16690,16691,16692,16693] CONDITIONAL_S
DISCARD 16693 [(5,4)] 0 [] [] [] [] [] [16690,16691,16692,16693] CONDITIONAL_S
MERGE 16694 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16696,16697,16694,16695] CONDITIONAL_S
Y_MEAS 16695 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16696,16697,16694,16695] CONDITIONAL_S
IDLE 16696 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16696,16697,16694,16695] CONDITIONAL_S
DISCARD 16697 [(5,2)] 0 [] [] [] [] [] [16696,16697,16694,16695] CONDITIONAL_S
INJECT_T 16698 [(4,0)] D [] [] [] [] [] [] none
MERGE 16699 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16704,16705,16706,16707] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16700 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16701 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16702 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16703 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16704 [(4,2),(5,2)] D [16699] [] [] [] [((4,2),(5,2))] [16704,16705,16706,16707] CONDITIONAL_S
Y_MEAS 16705 [(5,2)] HALF_D_PLUS_2 [16699] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
IDLE 16706 [(4,2)] HALF_D_PLUS_2 [16699] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
DISCARD 16707 [(5,2)] 0 [16699] [] [] [] [] [16704,16705,16706,16707] CONDITIONAL_S
MERGE 16708 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16708,16709,16710,16711] CONDITIONAL_S
Y_MEAS 16709 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16708,16709,16710,16711] CONDITIONAL_S
IDLE 16710 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16708,16709,16710,16711] CONDITIONAL_S
DISCARD 16711 [(5,4)] 0 [] [] [] [] [] [16708,16709,16710,16711] CONDITIONAL_S
INJECT_T 16712 [(0,4)] D [] [] [] [] [] [] none
MERGE 16713 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16728,16729,16726,16727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16714 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16715 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16716 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16717 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16718 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16719 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16720 [(4,0)] D [] [] [] [] [] [] none
MERGE 16721 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16730,16731,16732,16733] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16722 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16723 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16724 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16725 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16726 [(4,4),(5,4)] D [16713] [] [] [] [((4,4),(5,4))] [16728,16729,16726,16727] CONDITIONAL_S
Y_MEAS 16727 [(5,4)] HALF_D_PLUS_2 [16713] [] [] [] [] [16728,16729,16726,16727] CONDITIONAL_S
IDLE 16728 [(4,4)] HALF_D_PLUS_2 [16713] [] [] [] [] [16728,16729,16726,16727] CONDITIONAL_S
DISCARD 16729 [(5,4)] 0 [16713] [] [] [] [] [16728,16729,16726,16727] CONDITIONAL_S
MERGE 16730 [(4,2),(5,2)] D [16721] [] [] [] [((4,2),(5,2))] [16730,16731,16732,16733] CONDITIONAL_S
Y_MEAS 16731 [(5,2)] HALF_D_PLUS_2 [16721] [] [] [] [] [16730,16731,16732,16733] CONDITIONAL_S
IDLE 16732 [(4,2)] HALF_D_PLUS_2 [16721] [] [] [] [] [16730,16731,16732,16733] CONDITIONAL_S
DISCARD 16733 [(5,2)] 0 [16721] [] [] [] [] [16730,16731,16732,16733] CONDITIONAL_S
INJECT_T 16734 [(0,4)] D [] [] [] [] [] [] none
MERGE 16735 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16748,16749,16750,16751] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16736 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16737 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16738 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16739 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16740 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16741 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16742 [(4,0)] D [] [] [] [] [] [] none
MERGE 16743 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16752,16753,16754,16755] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16744 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16745 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16746 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16747 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16748 [(4,4),(5,4)] D [16735] [] [] [] [((4,4),(5,4))] [16748,16749,16750,16751] CONDITIONAL_S
Y_MEAS 16749 [(5,4)] HALF_D_PLUS_2 [16735] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
IDLE 16750 [(4,4)] HALF_D_PLUS_2 [16735] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
DISCARD 16751 [(5,4)] 0 [16735] [] [] [] [] [16748,16749,16750,16751] CONDITIONAL_S
MERGE 16752 [(4,2),(5,2)] D [16743] [] [] [] [((4,2),(5,2))] [16752,16753,16754,16755] CONDITIONAL_S
Y_MEAS 16753 [(5,2)] HALF_D_PLUS_2 [16743] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
IDLE 16754 [(4,2)] HALF_D_PLUS_2 [16743] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
DISCARD 16755 [(5,2)] 0 [16743] [] [] [] [] [16752,16753,16754,16755] CONDITIONAL_S
MERGE 16756 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16756,16757,16758,16759] CONDITIONAL_S
Y_MEAS 16757 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16756,16757,16758,16759] CONDITIONAL_S
IDLE 16758 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16756,16757,16758,16759] CONDITIONAL_S
DISCARD 16759 [(5,4)] 0 [] [] [] [] [] [16756,16757,16758,16759] CONDITIONAL_S
INJECT_T 16760 [(0,4)] D [] [] [] [] [] [] none
MERGE 16761 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16778,16779,16780,16781] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16763 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16764 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16765 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16768 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16768,16769,16770,16771] CONDITIONAL_S
Y_MEAS 16769 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
IDLE 16770 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
DISCARD 16771 [(5,2)] 0 [] [] [] [] [] [16768,16769,16770,16771] CONDITIONAL_S
INJECT_T 16772 [(4,0)] D [] [] [] [] [] [] none
MERGE 16773 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16784,16785,16782,16783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16774 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16775 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16776 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16777 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16778 [(4,4),(5,4)] D [16761] [] [] [] [((4,4),(5,4))] [16778,16779,16780,16781] CONDITIONAL_S
Y_MEAS 16779 [(5,4)] HALF_D_PLUS_2 [16761] [] [] [] [] [16778,16779,16780,16781] CONDITIONAL_S
IDLE 16780 [(4,4)] HALF_D_PLUS_2 [16761] [] [] [] [] [16778,16779,16780,16781] CONDITIONAL_S
DISCARD 16781 [(5,4)] 0 [16761] [] [] [] [] [16778,16779,16780,16781] CONDITIONAL_S
MERGE 16782 [(4,2),(5,2)] D [16773] [] [] [] [((4,2),(5,2))] [16784,16785,16782,16783] CONDITIONAL_S
Y_MEAS 16783 [(5,2)] HALF_D_PLUS_2 [16773] [] [] [] [] [16784,16785,16782,16783] CONDITIONAL_S
IDLE 16784 [(4,2)] HALF_D_PLUS_2 [16773] [] [] [] [] [16784,16785,16782,16783] CONDITIONAL_S
DISCARD 16785 [(5,2)] 0 [16773] [] [] [] [] [16784,16785,16782,16783] CONDITIONAL_S
MERGE 16786 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16786,16787,16788,16789] CONDITIONAL_S
Y_MEAS 16787 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
IDLE 16788 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
DISCARD 16789 [(5,4)] 0 [] [] [] [] [] [16786,16787,16788,16789] CONDITIONAL_S
INJECT_T 16790 [(0,4)] D [] [] [] [] [] [] none
MERGE 16791 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16808,16809,16810,16811] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16792 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16793 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16794 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16795 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16796 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16797 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16798 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16800,16801,16798,16799] CONDITIONAL_S
Y_MEAS 16799 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16800,16801,16798,16799] CONDITIONAL_S
IDLE 16800 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16800,16801,16798,16799] CONDITIONAL_S
DISCARD 16801 [(5,2)] 0 [] [] [] [] [] [16800,16801,16798,16799] CONDITIONAL_S
INJECT_T 16802 [(4,0)] D [] [] [] [] [] [] none
MERGE 16803 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16812,16813,16814,16815] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16804 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16805 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16806 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16807 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16808 [(4,4),(5,4)] D [16791] [] [] [] [((4,4),(5,4))] [16808,16809,16810,16811] CONDITIONAL_S
Y_MEAS 16809 [(5,4)] HALF_D_PLUS_2 [16791] [] [] [] [] [16808,16809,16810,16811] CONDITIONAL_S
IDLE 16810 [(4,4)] HALF_D_PLUS_2 [16791] [] [] [] [] [16808,16809,16810,16811] CONDITIONAL_S
DISCARD 16811 [(5,4)] 0 [16791] [] [] [] [] [16808,16809,16810,16811] CONDITIONAL_S
MERGE 16812 [(4,2),(5,2)] D [16803] [] [] [] [((4,2),(5,2))] [16812,16813,16814,16815] CONDITIONAL_S
Y_MEAS 16813 [(5,2)] HALF_D_PLUS_2 [16803] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
IDLE 16814 [(4,2)] HALF_D_PLUS_2 [16803] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
DISCARD 16815 [(5,2)] 0 [16803] [] [] [] [] [16812,16813,16814,16815] CONDITIONAL_S
INJECT_T 16816 [(4,0)] D [] [] [] [] [] [] none
MERGE 16817 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16834,16835,16836,16837] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16818 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16819 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16820 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16821 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16822 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16824,16825,16822,16823] CONDITIONAL_S
Y_MEAS 16823 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
IDLE 16824 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
DISCARD 16825 [(5,4)] 0 [] [] [] [] [] [16824,16825,16822,16823] CONDITIONAL_S
INJECT_T 16826 [(0,4)] D [] [] [] [] [] [] none
MERGE 16827 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16840,16841,16838,16839] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16828 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16829 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16830 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16831 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16832 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16833 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16834 [(4,2),(5,2)] D [16817] [] [] [] [((4,2),(5,2))] [16834,16835,16836,16837] CONDITIONAL_S
Y_MEAS 16835 [(5,2)] HALF_D_PLUS_2 [16817] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
IDLE 16836 [(4,2)] HALF_D_PLUS_2 [16817] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
DISCARD 16837 [(5,2)] 0 [16817] [] [] [] [] [16834,16835,16836,16837] CONDITIONAL_S
MERGE 16838 [(4,4),(5,4)] D [16827] [] [] [] [((4,4),(5,4))] [16840,16841,16838,16839] CONDITIONAL_S
Y_MEAS 16839 [(5,4)] HALF_D_PLUS_2 [16827] [] [] [] [] [16840,16841,16838,16839] CONDITIONAL_S
IDLE 16840 [(4,4)] HALF_D_PLUS_2 [16827] [] [] [] [] [16840,16841,16838,16839] CONDITIONAL_S
DISCARD 16841 [(5,4)] 0 [16827] [] [] [] [] [16840,16841,16838,16839] CONDITIONAL_S
INJECT_T 16842 [(0,4)] D [] [] [] [] [] [] none
MERGE 16843 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16860,16861,16862,16863] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16844 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16845 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16846 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16847 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16848 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16849 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16850 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16850,16851,16852,16853] CONDITIONAL_S
Y_MEAS 16851 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
IDLE 16852 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
DISCARD 16853 [(5,2)] 0 [] [] [] [] [] [16850,16851,16852,16853] CONDITIONAL_S
INJECT_T 16854 [(4,0)] D [] [] [] [] [] [] none
MERGE 16855 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16864,16865,16866,16867] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16856 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16857 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16858 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16859 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16860 [(4,4),(5,4)] D [16843] [] [] [] [((4,4),(5,4))] [16860,16861,16862,16863] CONDITIONAL_S
Y_MEAS 16861 [(5,4)] HALF_D_PLUS_2 [16843] [] [] [] [] [16860,16861,16862,16863] CONDITIONAL_S
IDLE 16862 [(4,4)] HALF_D_PLUS_2 [16843] [] [] [] [] [16860,16861,16862,16863] CONDITIONAL_S
DISCARD 16863 [(5,4)] 0 [16843] [] [] [] [] [16860,16861,16862,16863] CONDITIONAL_S
MERGE 16864 [(4,2),(5,2)] D [16855] [] [] [] [((4,2),(5,2))] [16864,16865,16866,16867] CONDITIONAL_S
Y_MEAS 16865 [(5,2)] HALF_D_PLUS_2 [16855] [] [] [] [] [16864,16865,16866,16867] CONDITIONAL_S
IDLE 16866 [(4,2)] HALF_D_PLUS_2 [16855] [] [] [] [] [16864,16865,16866,16867] CONDITIONAL_S
DISCARD 16867 [(5,2)] 0 [16855] [] [] [] [] [16864,16865,16866,16867] CONDITIONAL_S
INJECT_T 16868 [(0,4)] D [] [] [] [] [] [] none
MERGE 16869 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16882,16883,16884,16885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16870 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16871 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16872 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16873 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16874 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16875 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 16876 [(4,0)] D [] [] [] [] [] [] none
MERGE 16877 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16888,16889,16886,16887] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16878 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16879 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16880 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16881 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16882 [(4,4),(5,4)] D [16869] [] [] [] [((4,4),(5,4))] [16882,16883,16884,16885] CONDITIONAL_S
Y_MEAS 16883 [(5,4)] HALF_D_PLUS_2 [16869] [] [] [] [] [16882,16883,16884,16885] CONDITIONAL_S
IDLE 16884 [(4,4)] HALF_D_PLUS_2 [16869] [] [] [] [] [16882,16883,16884,16885] CONDITIONAL_S
DISCARD 16885 [(5,4)] 0 [16869] [] [] [] [] [16882,16883,16884,16885] CONDITIONAL_S
MERGE 16886 [(4,2),(5,2)] D [16877] [] [] [] [((4,2),(5,2))] [16888,16889,16886,16887] CONDITIONAL_S
Y_MEAS 16887 [(5,2)] HALF_D_PLUS_2 [16877] [] [] [] [] [16888,16889,16886,16887] CONDITIONAL_S
IDLE 16888 [(4,2)] HALF_D_PLUS_2 [16877] [] [] [] [] [16888,16889,16886,16887] CONDITIONAL_S
DISCARD 16889 [(5,2)] 0 [16877] [] [] [] [] [16888,16889,16886,16887] CONDITIONAL_S
MERGE 16890 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16890,16891,16892,16893] CONDITIONAL_S
Y_MEAS 16891 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16890,16891,16892,16893] CONDITIONAL_S
IDLE 16892 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16890,16891,16892,16893] CONDITIONAL_S
DISCARD 16893 [(5,4)] 0 [] [] [] [] [] [16890,16891,16892,16893] CONDITIONAL_S
INJECT_T 16894 [(0,4)] D [] [] [] [] [] [] none
MERGE 16895 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16912,16913,16914,16915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16896 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16897 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16898 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16899 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16900 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16901 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16902 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16904,16905,16902,16903] CONDITIONAL_S
Y_MEAS 16903 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
IDLE 16904 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
DISCARD 16905 [(5,2)] 0 [] [] [] [] [] [16904,16905,16902,16903] CONDITIONAL_S
INJECT_T 16906 [(4,0)] D [] [] [] [] [] [] none
MERGE 16907 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16916,16917,16918,16919] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16908 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16909 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16910 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16911 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16912 [(4,4),(5,4)] D [16895] [] [] [] [((4,4),(5,4))] [16912,16913,16914,16915] CONDITIONAL_S
Y_MEAS 16913 [(5,4)] HALF_D_PLUS_2 [16895] [] [] [] [] [16912,16913,16914,16915] CONDITIONAL_S
IDLE 16914 [(4,4)] HALF_D_PLUS_2 [16895] [] [] [] [] [16912,16913,16914,16915] CONDITIONAL_S
DISCARD 16915 [(5,4)] 0 [16895] [] [] [] [] [16912,16913,16914,16915] CONDITIONAL_S
MERGE 16916 [(4,2),(5,2)] D [16907] [] [] [] [((4,2),(5,2))] [16916,16917,16918,16919] CONDITIONAL_S
Y_MEAS 16917 [(5,2)] HALF_D_PLUS_2 [16907] [] [] [] [] [16916,16917,16918,16919] CONDITIONAL_S
IDLE 16918 [(4,2)] HALF_D_PLUS_2 [16907] [] [] [] [] [16916,16917,16918,16919] CONDITIONAL_S
DISCARD 16919 [(5,2)] 0 [16907] [] [] [] [] [16916,16917,16918,16919] CONDITIONAL_S
INJECT_T 16920 [(4,0)] D [] [] [] [] [] [] none
MERGE 16921 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16938,16939,16940,16941] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16922 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16923 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16924 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16925 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16926 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16928,16929,16926,16927] CONDITIONAL_S
Y_MEAS 16927 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16928,16929,16926,16927] CONDITIONAL_S
IDLE 16928 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16928,16929,16926,16927] CONDITIONAL_S
DISCARD 16929 [(5,4)] 0 [] [] [] [] [] [16928,16929,16926,16927] CONDITIONAL_S
INJECT_T 16930 [(0,4)] D [] [] [] [] [] [] none
MERGE 16931 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16944,16945,16942,16943] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16932 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16933 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16934 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16935 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16936 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16937 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16938 [(4,2),(5,2)] D [16921] [] [] [] [((4,2),(5,2))] [16938,16939,16940,16941] CONDITIONAL_S
Y_MEAS 16939 [(5,2)] HALF_D_PLUS_2 [16921] [] [] [] [] [16938,16939,16940,16941] CONDITIONAL_S
IDLE 16940 [(4,2)] HALF_D_PLUS_2 [16921] [] [] [] [] [16938,16939,16940,16941] CONDITIONAL_S
DISCARD 16941 [(5,2)] 0 [16921] [] [] [] [] [16938,16939,16940,16941] CONDITIONAL_S
MERGE 16942 [(4,4),(5,4)] D [16931] [] [] [] [((4,4),(5,4))] [16944,16945,16942,16943] CONDITIONAL_S
Y_MEAS 16943 [(5,4)] HALF_D_PLUS_2 [16931] [] [] [] [] [16944,16945,16942,16943] CONDITIONAL_S
IDLE 16944 [(4,4)] HALF_D_PLUS_2 [16931] [] [] [] [] [16944,16945,16942,16943] CONDITIONAL_S
DISCARD 16945 [(5,4)] 0 [16931] [] [] [] [] [16944,16945,16942,16943] CONDITIONAL_S
INJECT_T 16946 [(4,0)] D [] [] [] [] [] [] none
MERGE 16947 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16960,16961,16962,16963] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16948 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16949 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16950 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16951 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 16952 [(0,4)] D [] [] [] [] [] [] none
MERGE 16953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16964,16965,16966,16967] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16960 [(4,2),(5,2)] D [16947] [] [] [] [((4,2),(5,2))] [16960,16961,16962,16963] CONDITIONAL_S
Y_MEAS 16961 [(5,2)] HALF_D_PLUS_2 [16947] [] [] [] [] [16960,16961,16962,16963] CONDITIONAL_S
IDLE 16962 [(4,2)] HALF_D_PLUS_2 [16947] [] [] [] [] [16960,16961,16962,16963] CONDITIONAL_S
DISCARD 16963 [(5,2)] 0 [16947] [] [] [] [] [16960,16961,16962,16963] CONDITIONAL_S
MERGE 16964 [(4,4),(5,4)] D [16953] [] [] [] [((4,4),(5,4))] [16964,16965,16966,16967] CONDITIONAL_S
Y_MEAS 16965 [(5,4)] HALF_D_PLUS_2 [16953] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
IDLE 16966 [(4,4)] HALF_D_PLUS_2 [16953] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
DISCARD 16967 [(5,4)] 0 [16953] [] [] [] [] [16964,16965,16966,16967] CONDITIONAL_S
MERGE 16968 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [16968,16969,16970,16971] CONDITIONAL_S
Y_MEAS 16969 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [16968,16969,16970,16971] CONDITIONAL_S
IDLE 16970 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [16968,16969,16970,16971] CONDITIONAL_S
DISCARD 16971 [(5,2)] 0 [] [] [] [] [] [16968,16969,16970,16971] CONDITIONAL_S
INJECT_T 16972 [(4,0)] D [] [] [] [] [] [] none
MERGE 16973 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [16992,16993,16990,16991] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 16974 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 16975 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 16976 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 16977 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 16978 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [16978,16979,16980,16981] CONDITIONAL_S
Y_MEAS 16979 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [16978,16979,16980,16981] CONDITIONAL_S
IDLE 16980 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [16978,16979,16980,16981] CONDITIONAL_S
DISCARD 16981 [(5,4)] 0 [] [] [] [] [] [16978,16979,16980,16981] CONDITIONAL_S
INJECT_T 16982 [(0,4)] D [] [] [] [] [] [] none
MERGE 16983 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [16994,16995,16996,16997] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 16984 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 16985 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 16986 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 16987 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 16988 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 16989 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 16990 [(4,2),(5,2)] D [16973] [] [] [] [((4,2),(5,2))] [16992,16993,16990,16991] CONDITIONAL_S
Y_MEAS 16991 [(5,2)] HALF_D_PLUS_2 [16973] [] [] [] [] [16992,16993,16990,16991] CONDITIONAL_S
IDLE 16992 [(4,2)] HALF_D_PLUS_2 [16973] [] [] [] [] [16992,16993,16990,16991] CONDITIONAL_S
DISCARD 16993 [(5,2)] 0 [16973] [] [] [] [] [16992,16993,16990,16991] CONDITIONAL_S
MERGE 16994 [(4,4),(5,4)] D [16983] [] [] [] [((4,4),(5,4))] [16994,16995,16996,16997] CONDITIONAL_S
Y_MEAS 16995 [(5,4)] HALF_D_PLUS_2 [16983] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
IDLE 16996 [(4,4)] HALF_D_PLUS_2 [16983] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
DISCARD 16997 [(5,4)] 0 [16983] [] [] [] [] [16994,16995,16996,16997] CONDITIONAL_S
INJECT_T 16998 [(4,0)] D [] [] [] [] [] [] none
MERGE 16999 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17004,17005,17006,17007] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17000 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17001 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17002 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17003 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17004 [(4,2),(5,2)] D [16999] [] [] [] [((4,2),(5,2))] [17004,17005,17006,17007] CONDITIONAL_S
Y_MEAS 17005 [(5,2)] HALF_D_PLUS_2 [16999] [] [] [] [] [17004,17005,17006,17007] CONDITIONAL_S
IDLE 17006 [(4,2)] HALF_D_PLUS_2 [16999] [] [] [] [] [17004,17005,17006,17007] CONDITIONAL_S
DISCARD 17007 [(5,2)] 0 [16999] [] [] [] [] [17004,17005,17006,17007] CONDITIONAL_S
MERGE 17008 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17008,17009,17010,17011] CONDITIONAL_S
Y_MEAS 17009 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17008,17009,17010,17011] CONDITIONAL_S
IDLE 17010 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17008,17009,17010,17011] CONDITIONAL_S
DISCARD 17011 [(5,4)] 0 [] [] [] [] [] [17008,17009,17010,17011] CONDITIONAL_S
INJECT_T 17012 [(0,4)] D [] [] [] [] [] [] none
MERGE 17013 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17020,17021,17022,17023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17014 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17015 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17016 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17017 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17018 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17019 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17020 [(4,4),(5,4)] D [17013] [] [] [] [((4,4),(5,4))] [17020,17021,17022,17023] CONDITIONAL_S
Y_MEAS 17021 [(5,4)] HALF_D_PLUS_2 [17013] [] [] [] [] [17020,17021,17022,17023] CONDITIONAL_S
IDLE 17022 [(4,4)] HALF_D_PLUS_2 [17013] [] [] [] [] [17020,17021,17022,17023] CONDITIONAL_S
DISCARD 17023 [(5,4)] 0 [17013] [] [] [] [] [17020,17021,17022,17023] CONDITIONAL_S
INJECT_T 17024 [(4,0)] D [] [] [] [] [] [] none
MERGE 17025 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17032,17033,17030,17031] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17026 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17027 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17028 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17029 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17030 [(4,2),(5,2)] D [17025] [] [] [] [((4,2),(5,2))] [17032,17033,17030,17031] CONDITIONAL_S
Y_MEAS 17031 [(5,2)] HALF_D_PLUS_2 [17025] [] [] [] [] [17032,17033,17030,17031] CONDITIONAL_S
IDLE 17032 [(4,2)] HALF_D_PLUS_2 [17025] [] [] [] [] [17032,17033,17030,17031] CONDITIONAL_S
DISCARD 17033 [(5,2)] 0 [17025] [] [] [] [] [17032,17033,17030,17031] CONDITIONAL_S
MERGE 17034 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17034,17035,17036,17037] CONDITIONAL_S
Y_MEAS 17035 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17034,17035,17036,17037] CONDITIONAL_S
IDLE 17036 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17034,17035,17036,17037] CONDITIONAL_S
DISCARD 17037 [(5,4)] 0 [] [] [] [] [] [17034,17035,17036,17037] CONDITIONAL_S
INJECT_T 17038 [(0,4)] D [] [] [] [] [] [] none
MERGE 17039 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17052,17053,17054,17055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17040 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17041 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17042 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17043 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17044 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17045 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17046 [(4,0)] D [] [] [] [] [] [] none
MERGE 17047 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17056,17057,17058,17059] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17048 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17049 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17050 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17051 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17052 [(4,4),(5,4)] D [17039] [] [] [] [((4,4),(5,4))] [17052,17053,17054,17055] CONDITIONAL_S
Y_MEAS 17053 [(5,4)] HALF_D_PLUS_2 [17039] [] [] [] [] [17052,17053,17054,17055] CONDITIONAL_S
IDLE 17054 [(4,4)] HALF_D_PLUS_2 [17039] [] [] [] [] [17052,17053,17054,17055] CONDITIONAL_S
DISCARD 17055 [(5,4)] 0 [17039] [] [] [] [] [17052,17053,17054,17055] CONDITIONAL_S
MERGE 17056 [(4,2),(5,2)] D [17047] [] [] [] [((4,2),(5,2))] [17056,17057,17058,17059] CONDITIONAL_S
Y_MEAS 17057 [(5,2)] HALF_D_PLUS_2 [17047] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
IDLE 17058 [(4,2)] HALF_D_PLUS_2 [17047] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
DISCARD 17059 [(5,2)] 0 [17047] [] [] [] [] [17056,17057,17058,17059] CONDITIONAL_S
INJECT_T 17060 [(0,4)] D [] [] [] [] [] [] none
MERGE 17061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17068,17069,17070,17071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17067 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17068 [(4,4),(5,4)] D [17061] [] [] [] [((4,4),(5,4))] [17068,17069,17070,17071] CONDITIONAL_S
Y_MEAS 17069 [(5,4)] HALF_D_PLUS_2 [17061] [] [] [] [] [17068,17069,17070,17071] CONDITIONAL_S
IDLE 17070 [(4,4)] HALF_D_PLUS_2 [17061] [] [] [] [] [17068,17069,17070,17071] CONDITIONAL_S
DISCARD 17071 [(5,4)] 0 [17061] [] [] [] [] [17068,17069,17070,17071] CONDITIONAL_S
MERGE 17072 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17072,17073,17074,17075] CONDITIONAL_S
Y_MEAS 17073 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
IDLE 17074 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
DISCARD 17075 [(5,2)] 0 [] [] [] [] [] [17072,17073,17074,17075] CONDITIONAL_S
INJECT_T 17076 [(4,0)] D [] [] [] [] [] [] none
MERGE 17077 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17082,17083,17084,17085] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17078 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17079 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17080 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17081 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17082 [(4,2),(5,2)] D [17077] [] [] [] [((4,2),(5,2))] [17082,17083,17084,17085] CONDITIONAL_S
Y_MEAS 17083 [(5,2)] HALF_D_PLUS_2 [17077] [] [] [] [] [17082,17083,17084,17085] CONDITIONAL_S
IDLE 17084 [(4,2)] HALF_D_PLUS_2 [17077] [] [] [] [] [17082,17083,17084,17085] CONDITIONAL_S
DISCARD 17085 [(5,2)] 0 [17077] [] [] [] [] [17082,17083,17084,17085] CONDITIONAL_S
MERGE 17086 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17088,17089,17086,17087] CONDITIONAL_S
Y_MEAS 17087 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17088,17089,17086,17087] CONDITIONAL_S
IDLE 17088 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17088,17089,17086,17087] CONDITIONAL_S
DISCARD 17089 [(5,4)] 0 [] [] [] [] [] [17088,17089,17086,17087] CONDITIONAL_S
INJECT_T 17090 [(0,4)] D [] [] [] [] [] [] none
MERGE 17091 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17104,17105,17106,17107] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17092 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17093 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17094 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17095 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17096 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17097 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17098 [(4,0)] D [] [] [] [] [] [] none
MERGE 17099 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17108,17109,17110,17111] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17100 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17101 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17102 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17103 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17104 [(4,4),(5,4)] D [17091] [] [] [] [((4,4),(5,4))] [17104,17105,17106,17107] CONDITIONAL_S
Y_MEAS 17105 [(5,4)] HALF_D_PLUS_2 [17091] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
IDLE 17106 [(4,4)] HALF_D_PLUS_2 [17091] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
DISCARD 17107 [(5,4)] 0 [17091] [] [] [] [] [17104,17105,17106,17107] CONDITIONAL_S
MERGE 17108 [(4,2),(5,2)] D [17099] [] [] [] [((4,2),(5,2))] [17108,17109,17110,17111] CONDITIONAL_S
Y_MEAS 17109 [(5,2)] HALF_D_PLUS_2 [17099] [] [] [] [] [17108,17109,17110,17111] CONDITIONAL_S
IDLE 17110 [(4,2)] HALF_D_PLUS_2 [17099] [] [] [] [] [17108,17109,17110,17111] CONDITIONAL_S
DISCARD 17111 [(5,2)] 0 [17099] [] [] [] [] [17108,17109,17110,17111] CONDITIONAL_S
INJECT_T 17112 [(0,4)] D [] [] [] [] [] [] none
MERGE 17113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17128,17129,17126,17127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17119 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17120 [(4,0)] D [] [] [] [] [] [] none
MERGE 17121 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17130,17131,17132,17133] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17122 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17123 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17124 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17125 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17126 [(4,4),(5,4)] D [17113] [] [] [] [((4,4),(5,4))] [17128,17129,17126,17127] CONDITIONAL_S
Y_MEAS 17127 [(5,4)] HALF_D_PLUS_2 [17113] [] [] [] [] [17128,17129,17126,17127] CONDITIONAL_S
IDLE 17128 [(4,4)] HALF_D_PLUS_2 [17113] [] [] [] [] [17128,17129,17126,17127] CONDITIONAL_S
DISCARD 17129 [(5,4)] 0 [17113] [] [] [] [] [17128,17129,17126,17127] CONDITIONAL_S
MERGE 17130 [(4,2),(5,2)] D [17121] [] [] [] [((4,2),(5,2))] [17130,17131,17132,17133] CONDITIONAL_S
Y_MEAS 17131 [(5,2)] HALF_D_PLUS_2 [17121] [] [] [] [] [17130,17131,17132,17133] CONDITIONAL_S
IDLE 17132 [(4,2)] HALF_D_PLUS_2 [17121] [] [] [] [] [17130,17131,17132,17133] CONDITIONAL_S
DISCARD 17133 [(5,2)] 0 [17121] [] [] [] [] [17130,17131,17132,17133] CONDITIONAL_S
INJECT_T 17134 [(4,0)] D [] [] [] [] [] [] none
MERGE 17135 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17152,17153,17154,17155] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17136 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17137 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17138 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17139 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17140 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17140,17141,17142,17143] CONDITIONAL_S
Y_MEAS 17141 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17140,17141,17142,17143] CONDITIONAL_S
IDLE 17142 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17140,17141,17142,17143] CONDITIONAL_S
DISCARD 17143 [(5,4)] 0 [] [] [] [] [] [17140,17141,17142,17143] CONDITIONAL_S
INJECT_T 17144 [(0,4)] D [] [] [] [] [] [] none
MERGE 17145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17156,17157,17158,17159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17152 [(4,2),(5,2)] D [17135] [] [] [] [((4,2),(5,2))] [17152,17153,17154,17155] CONDITIONAL_S
Y_MEAS 17153 [(5,2)] HALF_D_PLUS_2 [17135] [] [] [] [] [17152,17153,17154,17155] CONDITIONAL_S
IDLE 17154 [(4,2)] HALF_D_PLUS_2 [17135] [] [] [] [] [17152,17153,17154,17155] CONDITIONAL_S
DISCARD 17155 [(5,2)] 0 [17135] [] [] [] [] [17152,17153,17154,17155] CONDITIONAL_S
MERGE 17156 [(4,4),(5,4)] D [17145] [] [] [] [((4,4),(5,4))] [17156,17157,17158,17159] CONDITIONAL_S
Y_MEAS 17157 [(5,4)] HALF_D_PLUS_2 [17145] [] [] [] [] [17156,17157,17158,17159] CONDITIONAL_S
IDLE 17158 [(4,4)] HALF_D_PLUS_2 [17145] [] [] [] [] [17156,17157,17158,17159] CONDITIONAL_S
DISCARD 17159 [(5,4)] 0 [17145] [] [] [] [] [17156,17157,17158,17159] CONDITIONAL_S
INJECT_T 17160 [(4,0)] D [] [] [] [] [] [] none
MERGE 17161 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17168,17169,17166,17167] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17162 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17163 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17164 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17165 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17166 [(4,2),(5,2)] D [17161] [] [] [] [((4,2),(5,2))] [17168,17169,17166,17167] CONDITIONAL_S
Y_MEAS 17167 [(5,2)] HALF_D_PLUS_2 [17161] [] [] [] [] [17168,17169,17166,17167] CONDITIONAL_S
IDLE 17168 [(4,2)] HALF_D_PLUS_2 [17161] [] [] [] [] [17168,17169,17166,17167] CONDITIONAL_S
DISCARD 17169 [(5,2)] 0 [17161] [] [] [] [] [17168,17169,17166,17167] CONDITIONAL_S
MERGE 17170 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17170,17171,17172,17173] CONDITIONAL_S
Y_MEAS 17171 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17170,17171,17172,17173] CONDITIONAL_S
IDLE 17172 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17170,17171,17172,17173] CONDITIONAL_S
DISCARD 17173 [(5,4)] 0 [] [] [] [] [] [17170,17171,17172,17173] CONDITIONAL_S
INJECT_T 17174 [(0,4)] D [] [] [] [] [] [] none
MERGE 17175 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17184,17185,17182,17183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17176 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17177 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17178 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17179 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17180 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17181 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17182 [(4,4),(5,4)] D [17175] [] [] [] [((4,4),(5,4))] [17184,17185,17182,17183] CONDITIONAL_S
Y_MEAS 17183 [(5,4)] HALF_D_PLUS_2 [17175] [] [] [] [] [17184,17185,17182,17183] CONDITIONAL_S
IDLE 17184 [(4,4)] HALF_D_PLUS_2 [17175] [] [] [] [] [17184,17185,17182,17183] CONDITIONAL_S
DISCARD 17185 [(5,4)] 0 [17175] [] [] [] [] [17184,17185,17182,17183] CONDITIONAL_S
MERGE 17186 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17186,17187,17188,17189] CONDITIONAL_S
Y_MEAS 17187 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
IDLE 17188 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
DISCARD 17189 [(5,2)] 0 [] [] [] [] [] [17186,17187,17188,17189] CONDITIONAL_S
INJECT_T 17190 [(4,0)] D [] [] [] [] [] [] none
MERGE 17191 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17196,17197,17198,17199] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17192 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17193 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17194 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17195 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17196 [(4,2),(5,2)] D [17191] [] [] [] [((4,2),(5,2))] [17196,17197,17198,17199] CONDITIONAL_S
Y_MEAS 17197 [(5,2)] HALF_D_PLUS_2 [17191] [] [] [] [] [17196,17197,17198,17199] CONDITIONAL_S
IDLE 17198 [(4,2)] HALF_D_PLUS_2 [17191] [] [] [] [] [17196,17197,17198,17199] CONDITIONAL_S
DISCARD 17199 [(5,2)] 0 [17191] [] [] [] [] [17196,17197,17198,17199] CONDITIONAL_S
MERGE 17200 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17200,17201,17202,17203] CONDITIONAL_S
Y_MEAS 17201 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17200,17201,17202,17203] CONDITIONAL_S
IDLE 17202 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17200,17201,17202,17203] CONDITIONAL_S
DISCARD 17203 [(5,4)] 0 [] [] [] [] [] [17200,17201,17202,17203] CONDITIONAL_S
INJECT_T 17204 [(0,4)] D [] [] [] [] [] [] none
MERGE 17205 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17212,17213,17214,17215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17206 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17207 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17208 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17209 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17210 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17211 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17212 [(4,4),(5,4)] D [17205] [] [] [] [((4,4),(5,4))] [17212,17213,17214,17215] CONDITIONAL_S
Y_MEAS 17213 [(5,4)] HALF_D_PLUS_2 [17205] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
IDLE 17214 [(4,4)] HALF_D_PLUS_2 [17205] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
DISCARD 17215 [(5,4)] 0 [17205] [] [] [] [] [17212,17213,17214,17215] CONDITIONAL_S
MERGE 17216 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17216,17217,17218,17219] CONDITIONAL_S
Y_MEAS 17217 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
IDLE 17218 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
DISCARD 17219 [(5,2)] 0 [] [] [] [] [] [17216,17217,17218,17219] CONDITIONAL_S
INJECT_T 17220 [(4,0)] D [] [] [] [] [] [] none
MERGE 17221 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17226,17227,17228,17229] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17222 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17223 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17224 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17225 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17226 [(4,2),(5,2)] D [17221] [] [] [] [((4,2),(5,2))] [17226,17227,17228,17229] CONDITIONAL_S
Y_MEAS 17227 [(5,2)] HALF_D_PLUS_2 [17221] [] [] [] [] [17226,17227,17228,17229] CONDITIONAL_S
IDLE 17228 [(4,2)] HALF_D_PLUS_2 [17221] [] [] [] [] [17226,17227,17228,17229] CONDITIONAL_S
DISCARD 17229 [(5,2)] 0 [17221] [] [] [] [] [17226,17227,17228,17229] CONDITIONAL_S
MERGE 17230 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17232,17233,17230,17231] CONDITIONAL_S
Y_MEAS 17231 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17232,17233,17230,17231] CONDITIONAL_S
IDLE 17232 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17232,17233,17230,17231] CONDITIONAL_S
DISCARD 17233 [(5,4)] 0 [] [] [] [] [] [17232,17233,17230,17231] CONDITIONAL_S
INJECT_T 17234 [(0,4)] D [] [] [] [] [] [] none
MERGE 17235 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17242,17243,17244,17245] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17236 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17237 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17238 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17239 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17240 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17241 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17242 [(4,4),(5,4)] D [17235] [] [] [] [((4,4),(5,4))] [17242,17243,17244,17245] CONDITIONAL_S
Y_MEAS 17243 [(5,4)] HALF_D_PLUS_2 [17235] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
IDLE 17244 [(4,4)] HALF_D_PLUS_2 [17235] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
DISCARD 17245 [(5,4)] 0 [17235] [] [] [] [] [17242,17243,17244,17245] CONDITIONAL_S
INJECT_T 17246 [(4,0)] D [] [] [] [] [] [] none
MERGE 17247 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17252,17253,17254,17255] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17248 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17249 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17250 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17251 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17252 [(4,2),(5,2)] D [17247] [] [] [] [((4,2),(5,2))] [17252,17253,17254,17255] CONDITIONAL_S
Y_MEAS 17253 [(5,2)] HALF_D_PLUS_2 [17247] [] [] [] [] [17252,17253,17254,17255] CONDITIONAL_S
IDLE 17254 [(4,2)] HALF_D_PLUS_2 [17247] [] [] [] [] [17252,17253,17254,17255] CONDITIONAL_S
DISCARD 17255 [(5,2)] 0 [17247] [] [] [] [] [17252,17253,17254,17255] CONDITIONAL_S
MERGE 17256 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17256,17257,17258,17259] CONDITIONAL_S
Y_MEAS 17257 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
IDLE 17258 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
DISCARD 17259 [(5,4)] 0 [] [] [] [] [] [17256,17257,17258,17259] CONDITIONAL_S
INJECT_T 17260 [(0,4)] D [] [] [] [] [] [] none
MERGE 17261 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17274,17275,17276,17277] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17262 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17263 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17264 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17265 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17266 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17267 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17268 [(4,0)] D [] [] [] [] [] [] none
MERGE 17269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17280,17281,17278,17279] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17274 [(4,4),(5,4)] D [17261] [] [] [] [((4,4),(5,4))] [17274,17275,17276,17277] CONDITIONAL_S
Y_MEAS 17275 [(5,4)] HALF_D_PLUS_2 [17261] [] [] [] [] [17274,17275,17276,17277] CONDITIONAL_S
IDLE 17276 [(4,4)] HALF_D_PLUS_2 [17261] [] [] [] [] [17274,17275,17276,17277] CONDITIONAL_S
DISCARD 17277 [(5,4)] 0 [17261] [] [] [] [] [17274,17275,17276,17277] CONDITIONAL_S
MERGE 17278 [(4,2),(5,2)] D [17269] [] [] [] [((4,2),(5,2))] [17280,17281,17278,17279] CONDITIONAL_S
Y_MEAS 17279 [(5,2)] HALF_D_PLUS_2 [17269] [] [] [] [] [17280,17281,17278,17279] CONDITIONAL_S
IDLE 17280 [(4,2)] HALF_D_PLUS_2 [17269] [] [] [] [] [17280,17281,17278,17279] CONDITIONAL_S
DISCARD 17281 [(5,2)] 0 [17269] [] [] [] [] [17280,17281,17278,17279] CONDITIONAL_S
INJECT_T 17282 [(4,0)] D [] [] [] [] [] [] none
MERGE 17283 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17300,17301,17302,17303] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17284 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17285 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17286 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17287 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17288 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17288,17289,17290,17291] CONDITIONAL_S
Y_MEAS 17289 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17288,17289,17290,17291] CONDITIONAL_S
IDLE 17290 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17288,17289,17290,17291] CONDITIONAL_S
DISCARD 17291 [(5,4)] 0 [] [] [] [] [] [17288,17289,17290,17291] CONDITIONAL_S
INJECT_T 17292 [(0,4)] D [] [] [] [] [] [] none
MERGE 17293 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17304,17305,17306,17307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17294 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17295 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17296 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17297 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17298 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17299 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17300 [(4,2),(5,2)] D [17283] [] [] [] [((4,2),(5,2))] [17300,17301,17302,17303] CONDITIONAL_S
Y_MEAS 17301 [(5,2)] HALF_D_PLUS_2 [17283] [] [] [] [] [17300,17301,17302,17303] CONDITIONAL_S
IDLE 17302 [(4,2)] HALF_D_PLUS_2 [17283] [] [] [] [] [17300,17301,17302,17303] CONDITIONAL_S
DISCARD 17303 [(5,2)] 0 [17283] [] [] [] [] [17300,17301,17302,17303] CONDITIONAL_S
MERGE 17304 [(4,4),(5,4)] D [17293] [] [] [] [((4,4),(5,4))] [17304,17305,17306,17307] CONDITIONAL_S
Y_MEAS 17305 [(5,4)] HALF_D_PLUS_2 [17293] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
IDLE 17306 [(4,4)] HALF_D_PLUS_2 [17293] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
DISCARD 17307 [(5,4)] 0 [17293] [] [] [] [] [17304,17305,17306,17307] CONDITIONAL_S
INJECT_T 17308 [(0,4)] D [] [] [] [] [] [] none
MERGE 17309 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17328,17329,17326,17327] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17311 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17312 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17313 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17316 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17316,17317,17318,17319] CONDITIONAL_S
Y_MEAS 17317 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
IDLE 17318 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
DISCARD 17319 [(5,2)] 0 [] [] [] [] [] [17316,17317,17318,17319] CONDITIONAL_S
INJECT_T 17320 [(4,0)] D [] [] [] [] [] [] none
MERGE 17321 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17330,17331,17332,17333] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17322 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17323 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17324 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17325 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17326 [(4,4),(5,4)] D [17309] [] [] [] [((4,4),(5,4))] [17328,17329,17326,17327] CONDITIONAL_S
Y_MEAS 17327 [(5,4)] HALF_D_PLUS_2 [17309] [] [] [] [] [17328,17329,17326,17327] CONDITIONAL_S
IDLE 17328 [(4,4)] HALF_D_PLUS_2 [17309] [] [] [] [] [17328,17329,17326,17327] CONDITIONAL_S
DISCARD 17329 [(5,4)] 0 [17309] [] [] [] [] [17328,17329,17326,17327] CONDITIONAL_S
MERGE 17330 [(4,2),(5,2)] D [17321] [] [] [] [((4,2),(5,2))] [17330,17331,17332,17333] CONDITIONAL_S
Y_MEAS 17331 [(5,2)] HALF_D_PLUS_2 [17321] [] [] [] [] [17330,17331,17332,17333] CONDITIONAL_S
IDLE 17332 [(4,2)] HALF_D_PLUS_2 [17321] [] [] [] [] [17330,17331,17332,17333] CONDITIONAL_S
DISCARD 17333 [(5,2)] 0 [17321] [] [] [] [] [17330,17331,17332,17333] CONDITIONAL_S
INJECT_T 17334 [(0,4)] D [] [] [] [] [] [] none
MERGE 17335 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17348,17349,17350,17351] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17336 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17337 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17338 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17339 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17340 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17341 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17342 [(4,0)] D [] [] [] [] [] [] none
MERGE 17343 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17352,17353,17354,17355] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17344 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17345 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17346 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17347 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17348 [(4,4),(5,4)] D [17335] [] [] [] [((4,4),(5,4))] [17348,17349,17350,17351] CONDITIONAL_S
Y_MEAS 17349 [(5,4)] HALF_D_PLUS_2 [17335] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
IDLE 17350 [(4,4)] HALF_D_PLUS_2 [17335] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
DISCARD 17351 [(5,4)] 0 [17335] [] [] [] [] [17348,17349,17350,17351] CONDITIONAL_S
MERGE 17352 [(4,2),(5,2)] D [17343] [] [] [] [((4,2),(5,2))] [17352,17353,17354,17355] CONDITIONAL_S
Y_MEAS 17353 [(5,2)] HALF_D_PLUS_2 [17343] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
IDLE 17354 [(4,2)] HALF_D_PLUS_2 [17343] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
DISCARD 17355 [(5,2)] 0 [17343] [] [] [] [] [17352,17353,17354,17355] CONDITIONAL_S
MERGE 17356 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17356,17357,17358,17359] CONDITIONAL_S
Y_MEAS 17357 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17356,17357,17358,17359] CONDITIONAL_S
IDLE 17358 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17356,17357,17358,17359] CONDITIONAL_S
DISCARD 17359 [(5,4)] 0 [] [] [] [] [] [17356,17357,17358,17359] CONDITIONAL_S
INJECT_T 17360 [(0,4)] D [] [] [] [] [] [] none
MERGE 17361 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17378,17379,17380,17381] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17362 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17363 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17364 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17365 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17366 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17367 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17368 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17368,17369,17370,17371] CONDITIONAL_S
Y_MEAS 17369 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
IDLE 17370 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
DISCARD 17371 [(5,2)] 0 [] [] [] [] [] [17368,17369,17370,17371] CONDITIONAL_S
INJECT_T 17372 [(4,0)] D [] [] [] [] [] [] none
MERGE 17373 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17384,17385,17382,17383] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17374 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17375 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17376 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17377 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17378 [(4,4),(5,4)] D [17361] [] [] [] [((4,4),(5,4))] [17378,17379,17380,17381] CONDITIONAL_S
Y_MEAS 17379 [(5,4)] HALF_D_PLUS_2 [17361] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
IDLE 17380 [(4,4)] HALF_D_PLUS_2 [17361] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
DISCARD 17381 [(5,4)] 0 [17361] [] [] [] [] [17378,17379,17380,17381] CONDITIONAL_S
MERGE 17382 [(4,2),(5,2)] D [17373] [] [] [] [((4,2),(5,2))] [17384,17385,17382,17383] CONDITIONAL_S
Y_MEAS 17383 [(5,2)] HALF_D_PLUS_2 [17373] [] [] [] [] [17384,17385,17382,17383] CONDITIONAL_S
IDLE 17384 [(4,2)] HALF_D_PLUS_2 [17373] [] [] [] [] [17384,17385,17382,17383] CONDITIONAL_S
DISCARD 17385 [(5,2)] 0 [17373] [] [] [] [] [17384,17385,17382,17383] CONDITIONAL_S
INJECT_T 17386 [(4,0)] D [] [] [] [] [] [] none
MERGE 17387 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17404,17405,17406,17407] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17388 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17389 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17390 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17391 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17392 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17392,17393,17394,17395] CONDITIONAL_S
Y_MEAS 17393 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
IDLE 17394 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
DISCARD 17395 [(5,4)] 0 [] [] [] [] [] [17392,17393,17394,17395] CONDITIONAL_S
INJECT_T 17396 [(0,4)] D [] [] [] [] [] [] none
MERGE 17397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17408,17409,17410,17411] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17404 [(4,2),(5,2)] D [17387] [] [] [] [((4,2),(5,2))] [17404,17405,17406,17407] CONDITIONAL_S
Y_MEAS 17405 [(5,2)] HALF_D_PLUS_2 [17387] [] [] [] [] [17404,17405,17406,17407] CONDITIONAL_S
IDLE 17406 [(4,2)] HALF_D_PLUS_2 [17387] [] [] [] [] [17404,17405,17406,17407] CONDITIONAL_S
DISCARD 17407 [(5,2)] 0 [17387] [] [] [] [] [17404,17405,17406,17407] CONDITIONAL_S
MERGE 17408 [(4,4),(5,4)] D [17397] [] [] [] [((4,4),(5,4))] [17408,17409,17410,17411] CONDITIONAL_S
Y_MEAS 17409 [(5,4)] HALF_D_PLUS_2 [17397] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
IDLE 17410 [(4,4)] HALF_D_PLUS_2 [17397] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
DISCARD 17411 [(5,4)] 0 [17397] [] [] [] [] [17408,17409,17410,17411] CONDITIONAL_S
MERGE 17412 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17412,17413,17414,17415] CONDITIONAL_S
Y_MEAS 17413 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17412,17413,17414,17415] CONDITIONAL_S
IDLE 17414 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17412,17413,17414,17415] CONDITIONAL_S
DISCARD 17415 [(5,2)] 0 [] [] [] [] [] [17412,17413,17414,17415] CONDITIONAL_S
INJECT_T 17416 [(4,0)] D [] [] [] [] [] [] none
MERGE 17417 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17434,17435,17436,17437] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17418 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17419 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17420 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17421 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17422 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17424,17425,17422,17423] CONDITIONAL_S
Y_MEAS 17423 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17424,17425,17422,17423] CONDITIONAL_S
IDLE 17424 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17424,17425,17422,17423] CONDITIONAL_S
DISCARD 17425 [(5,4)] 0 [] [] [] [] [] [17424,17425,17422,17423] CONDITIONAL_S
INJECT_T 17426 [(0,4)] D [] [] [] [] [] [] none
MERGE 17427 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17440,17441,17438,17439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17428 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17429 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17430 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17431 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17432 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17433 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17434 [(4,2),(5,2)] D [17417] [] [] [] [((4,2),(5,2))] [17434,17435,17436,17437] CONDITIONAL_S
Y_MEAS 17435 [(5,2)] HALF_D_PLUS_2 [17417] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
IDLE 17436 [(4,2)] HALF_D_PLUS_2 [17417] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
DISCARD 17437 [(5,2)] 0 [17417] [] [] [] [] [17434,17435,17436,17437] CONDITIONAL_S
MERGE 17438 [(4,4),(5,4)] D [17427] [] [] [] [((4,4),(5,4))] [17440,17441,17438,17439] CONDITIONAL_S
Y_MEAS 17439 [(5,4)] HALF_D_PLUS_2 [17427] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
IDLE 17440 [(4,4)] HALF_D_PLUS_2 [17427] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
DISCARD 17441 [(5,4)] 0 [17427] [] [] [] [] [17440,17441,17438,17439] CONDITIONAL_S
INJECT_T 17442 [(4,0)] D [] [] [] [] [] [] none
MERGE 17443 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17456,17457,17458,17459] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17444 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17445 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17446 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17447 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17448 [(0,4)] D [] [] [] [] [] [] none
MERGE 17449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17460,17461,17462,17463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17456 [(4,2),(5,2)] D [17443] [] [] [] [((4,2),(5,2))] [17456,17457,17458,17459] CONDITIONAL_S
Y_MEAS 17457 [(5,2)] HALF_D_PLUS_2 [17443] [] [] [] [] [17456,17457,17458,17459] CONDITIONAL_S
IDLE 17458 [(4,2)] HALF_D_PLUS_2 [17443] [] [] [] [] [17456,17457,17458,17459] CONDITIONAL_S
DISCARD 17459 [(5,2)] 0 [17443] [] [] [] [] [17456,17457,17458,17459] CONDITIONAL_S
MERGE 17460 [(4,4),(5,4)] D [17449] [] [] [] [((4,4),(5,4))] [17460,17461,17462,17463] CONDITIONAL_S
Y_MEAS 17461 [(5,4)] HALF_D_PLUS_2 [17449] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
IDLE 17462 [(4,4)] HALF_D_PLUS_2 [17449] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
DISCARD 17463 [(5,4)] 0 [17449] [] [] [] [] [17460,17461,17462,17463] CONDITIONAL_S
INJECT_T 17464 [(0,4)] D [] [] [] [] [] [] none
MERGE 17465 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17482,17483,17484,17485] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17466 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17467 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17468 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17469 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17470 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17471 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17472 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17472,17473,17474,17475] CONDITIONAL_S
Y_MEAS 17473 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17472,17473,17474,17475] CONDITIONAL_S
IDLE 17474 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17472,17473,17474,17475] CONDITIONAL_S
DISCARD 17475 [(5,2)] 0 [] [] [] [] [] [17472,17473,17474,17475] CONDITIONAL_S
INJECT_T 17476 [(4,0)] D [] [] [] [] [] [] none
MERGE 17477 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17488,17489,17486,17487] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17478 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17479 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17480 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17481 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17482 [(4,4),(5,4)] D [17465] [] [] [] [((4,4),(5,4))] [17482,17483,17484,17485] CONDITIONAL_S
Y_MEAS 17483 [(5,4)] HALF_D_PLUS_2 [17465] [] [] [] [] [17482,17483,17484,17485] CONDITIONAL_S
IDLE 17484 [(4,4)] HALF_D_PLUS_2 [17465] [] [] [] [] [17482,17483,17484,17485] CONDITIONAL_S
DISCARD 17485 [(5,4)] 0 [17465] [] [] [] [] [17482,17483,17484,17485] CONDITIONAL_S
MERGE 17486 [(4,2),(5,2)] D [17477] [] [] [] [((4,2),(5,2))] [17488,17489,17486,17487] CONDITIONAL_S
Y_MEAS 17487 [(5,2)] HALF_D_PLUS_2 [17477] [] [] [] [] [17488,17489,17486,17487] CONDITIONAL_S
IDLE 17488 [(4,2)] HALF_D_PLUS_2 [17477] [] [] [] [] [17488,17489,17486,17487] CONDITIONAL_S
DISCARD 17489 [(5,2)] 0 [17477] [] [] [] [] [17488,17489,17486,17487] CONDITIONAL_S
INJECT_T 17490 [(0,4)] D [] [] [] [] [] [] none
MERGE 17491 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17504,17505,17506,17507] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17492 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17493 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17494 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17495 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17496 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17497 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17498 [(4,0)] D [] [] [] [] [] [] none
MERGE 17499 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17508,17509,17510,17511] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17500 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17501 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17502 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17503 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17504 [(4,4),(5,4)] D [17491] [] [] [] [((4,4),(5,4))] [17504,17505,17506,17507] CONDITIONAL_S
Y_MEAS 17505 [(5,4)] HALF_D_PLUS_2 [17491] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
IDLE 17506 [(4,4)] HALF_D_PLUS_2 [17491] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
DISCARD 17507 [(5,4)] 0 [17491] [] [] [] [] [17504,17505,17506,17507] CONDITIONAL_S
MERGE 17508 [(4,2),(5,2)] D [17499] [] [] [] [((4,2),(5,2))] [17508,17509,17510,17511] CONDITIONAL_S
Y_MEAS 17509 [(5,2)] HALF_D_PLUS_2 [17499] [] [] [] [] [17508,17509,17510,17511] CONDITIONAL_S
IDLE 17510 [(4,2)] HALF_D_PLUS_2 [17499] [] [] [] [] [17508,17509,17510,17511] CONDITIONAL_S
DISCARD 17511 [(5,2)] 0 [17499] [] [] [] [] [17508,17509,17510,17511] CONDITIONAL_S
INJECT_T 17512 [(0,4)] D [] [] [] [] [] [] none
MERGE 17513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17528,17529,17526,17527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17519 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17520 [(4,0)] D [] [] [] [] [] [] none
MERGE 17521 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17530,17531,17532,17533] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17522 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17523 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17524 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17525 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17526 [(4,4),(5,4)] D [17513] [] [] [] [((4,4),(5,4))] [17528,17529,17526,17527] CONDITIONAL_S
Y_MEAS 17527 [(5,4)] HALF_D_PLUS_2 [17513] [] [] [] [] [17528,17529,17526,17527] CONDITIONAL_S
IDLE 17528 [(4,4)] HALF_D_PLUS_2 [17513] [] [] [] [] [17528,17529,17526,17527] CONDITIONAL_S
DISCARD 17529 [(5,4)] 0 [17513] [] [] [] [] [17528,17529,17526,17527] CONDITIONAL_S
MERGE 17530 [(4,2),(5,2)] D [17521] [] [] [] [((4,2),(5,2))] [17530,17531,17532,17533] CONDITIONAL_S
Y_MEAS 17531 [(5,2)] HALF_D_PLUS_2 [17521] [] [] [] [] [17530,17531,17532,17533] CONDITIONAL_S
IDLE 17532 [(4,2)] HALF_D_PLUS_2 [17521] [] [] [] [] [17530,17531,17532,17533] CONDITIONAL_S
DISCARD 17533 [(5,2)] 0 [17521] [] [] [] [] [17530,17531,17532,17533] CONDITIONAL_S
INJECT_T 17534 [(0,4)] D [] [] [] [] [] [] none
MERGE 17535 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17544,17545,17542,17543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17536 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17537 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17538 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17539 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17540 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17541 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17542 [(4,4),(5,4)] D [17535] [] [] [] [((4,4),(5,4))] [17544,17545,17542,17543] CONDITIONAL_S
Y_MEAS 17543 [(5,4)] HALF_D_PLUS_2 [17535] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
IDLE 17544 [(4,4)] HALF_D_PLUS_2 [17535] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
DISCARD 17545 [(5,4)] 0 [17535] [] [] [] [] [17544,17545,17542,17543] CONDITIONAL_S
MERGE 17546 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17546,17547,17548,17549] CONDITIONAL_S
Y_MEAS 17547 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17546,17547,17548,17549] CONDITIONAL_S
IDLE 17548 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17546,17547,17548,17549] CONDITIONAL_S
DISCARD 17549 [(5,2)] 0 [] [] [] [] [] [17546,17547,17548,17549] CONDITIONAL_S
INJECT_T 17550 [(4,0)] D [] [] [] [] [] [] none
MERGE 17551 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17556,17557,17558,17559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17552 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17553 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17554 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17555 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17556 [(4,2),(5,2)] D [17551] [] [] [] [((4,2),(5,2))] [17556,17557,17558,17559] CONDITIONAL_S
Y_MEAS 17557 [(5,2)] HALF_D_PLUS_2 [17551] [] [] [] [] [17556,17557,17558,17559] CONDITIONAL_S
IDLE 17558 [(4,2)] HALF_D_PLUS_2 [17551] [] [] [] [] [17556,17557,17558,17559] CONDITIONAL_S
DISCARD 17559 [(5,2)] 0 [17551] [] [] [] [] [17556,17557,17558,17559] CONDITIONAL_S
INJECT_T 17560 [(0,4)] D [] [] [] [] [] [] none
MERGE 17561 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17568,17569,17570,17571] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17562 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17563 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17564 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17565 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17566 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17567 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17568 [(4,4),(5,4)] D [17561] [] [] [] [((4,4),(5,4))] [17568,17569,17570,17571] CONDITIONAL_S
Y_MEAS 17569 [(5,4)] HALF_D_PLUS_2 [17561] [] [] [] [] [17568,17569,17570,17571] CONDITIONAL_S
IDLE 17570 [(4,4)] HALF_D_PLUS_2 [17561] [] [] [] [] [17568,17569,17570,17571] CONDITIONAL_S
DISCARD 17571 [(5,4)] 0 [17561] [] [] [] [] [17568,17569,17570,17571] CONDITIONAL_S
INJECT_T 17572 [(4,0)] D [] [] [] [] [] [] none
MERGE 17573 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17578,17579,17580,17581] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17574 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17575 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17576 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17577 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17578 [(4,2),(5,2)] D [17573] [] [] [] [((4,2),(5,2))] [17578,17579,17580,17581] CONDITIONAL_S
Y_MEAS 17579 [(5,2)] HALF_D_PLUS_2 [17573] [] [] [] [] [17578,17579,17580,17581] CONDITIONAL_S
IDLE 17580 [(4,2)] HALF_D_PLUS_2 [17573] [] [] [] [] [17578,17579,17580,17581] CONDITIONAL_S
DISCARD 17581 [(5,2)] 0 [17573] [] [] [] [] [17578,17579,17580,17581] CONDITIONAL_S
MERGE 17582 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17584,17585,17582,17583] CONDITIONAL_S
Y_MEAS 17583 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17584,17585,17582,17583] CONDITIONAL_S
IDLE 17584 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17584,17585,17582,17583] CONDITIONAL_S
DISCARD 17585 [(5,4)] 0 [] [] [] [] [] [17584,17585,17582,17583] CONDITIONAL_S
INJECT_T 17586 [(0,4)] D [] [] [] [] [] [] none
MERGE 17587 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17594,17595,17596,17597] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17588 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17589 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17590 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17591 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17592 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17593 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17594 [(4,4),(5,4)] D [17587] [] [] [] [((4,4),(5,4))] [17594,17595,17596,17597] CONDITIONAL_S
Y_MEAS 17595 [(5,4)] HALF_D_PLUS_2 [17587] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
IDLE 17596 [(4,4)] HALF_D_PLUS_2 [17587] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
DISCARD 17597 [(5,4)] 0 [17587] [] [] [] [] [17594,17595,17596,17597] CONDITIONAL_S
MERGE 17598 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17600,17601,17598,17599] CONDITIONAL_S
Y_MEAS 17599 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17600,17601,17598,17599] CONDITIONAL_S
IDLE 17600 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17600,17601,17598,17599] CONDITIONAL_S
DISCARD 17601 [(5,2)] 0 [] [] [] [] [] [17600,17601,17598,17599] CONDITIONAL_S
INJECT_T 17602 [(4,0)] D [] [] [] [] [] [] none
MERGE 17603 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17608,17609,17610,17611] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17604 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17605 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17606 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17607 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17608 [(4,2),(5,2)] D [17603] [] [] [] [((4,2),(5,2))] [17608,17609,17610,17611] CONDITIONAL_S
Y_MEAS 17609 [(5,2)] HALF_D_PLUS_2 [17603] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
IDLE 17610 [(4,2)] HALF_D_PLUS_2 [17603] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
DISCARD 17611 [(5,2)] 0 [17603] [] [] [] [] [17608,17609,17610,17611] CONDITIONAL_S
MERGE 17612 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17612,17613,17614,17615] CONDITIONAL_S
Y_MEAS 17613 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17612,17613,17614,17615] CONDITIONAL_S
IDLE 17614 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17612,17613,17614,17615] CONDITIONAL_S
DISCARD 17615 [(5,4)] 0 [] [] [] [] [] [17612,17613,17614,17615] CONDITIONAL_S
INJECT_T 17616 [(0,4)] D [] [] [] [] [] [] none
MERGE 17617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17624,17625,17626,17627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17624 [(4,4),(5,4)] D [17617] [] [] [] [((4,4),(5,4))] [17624,17625,17626,17627] CONDITIONAL_S
Y_MEAS 17625 [(5,4)] HALF_D_PLUS_2 [17617] [] [] [] [] [17624,17625,17626,17627] CONDITIONAL_S
IDLE 17626 [(4,4)] HALF_D_PLUS_2 [17617] [] [] [] [] [17624,17625,17626,17627] CONDITIONAL_S
DISCARD 17627 [(5,4)] 0 [17617] [] [] [] [] [17624,17625,17626,17627] CONDITIONAL_S
MERGE 17628 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17628,17629,17630,17631] CONDITIONAL_S
Y_MEAS 17629 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17628,17629,17630,17631] CONDITIONAL_S
IDLE 17630 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17628,17629,17630,17631] CONDITIONAL_S
DISCARD 17631 [(5,2)] 0 [] [] [] [] [] [17628,17629,17630,17631] CONDITIONAL_S
INJECT_T 17632 [(4,0)] D [] [] [] [] [] [] none
MERGE 17633 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17640,17641,17638,17639] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17634 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17635 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17636 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17637 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17638 [(4,2),(5,2)] D [17633] [] [] [] [((4,2),(5,2))] [17640,17641,17638,17639] CONDITIONAL_S
Y_MEAS 17639 [(5,2)] HALF_D_PLUS_2 [17633] [] [] [] [] [17640,17641,17638,17639] CONDITIONAL_S
IDLE 17640 [(4,2)] HALF_D_PLUS_2 [17633] [] [] [] [] [17640,17641,17638,17639] CONDITIONAL_S
DISCARD 17641 [(5,2)] 0 [17633] [] [] [] [] [17640,17641,17638,17639] CONDITIONAL_S
MERGE 17642 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17642,17643,17644,17645] CONDITIONAL_S
Y_MEAS 17643 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17642,17643,17644,17645] CONDITIONAL_S
IDLE 17644 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17642,17643,17644,17645] CONDITIONAL_S
DISCARD 17645 [(5,4)] 0 [] [] [] [] [] [17642,17643,17644,17645] CONDITIONAL_S
INJECT_T 17646 [(0,4)] D [] [] [] [] [] [] none
MERGE 17647 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17660,17661,17662,17663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17648 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17649 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17650 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17651 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17652 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17653 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17654 [(4,0)] D [] [] [] [] [] [] none
MERGE 17655 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17664,17665,17666,17667] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17656 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17657 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17658 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17659 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17660 [(4,4),(5,4)] D [17647] [] [] [] [((4,4),(5,4))] [17660,17661,17662,17663] CONDITIONAL_S
Y_MEAS 17661 [(5,4)] HALF_D_PLUS_2 [17647] [] [] [] [] [17660,17661,17662,17663] CONDITIONAL_S
IDLE 17662 [(4,4)] HALF_D_PLUS_2 [17647] [] [] [] [] [17660,17661,17662,17663] CONDITIONAL_S
DISCARD 17663 [(5,4)] 0 [17647] [] [] [] [] [17660,17661,17662,17663] CONDITIONAL_S
MERGE 17664 [(4,2),(5,2)] D [17655] [] [] [] [((4,2),(5,2))] [17664,17665,17666,17667] CONDITIONAL_S
Y_MEAS 17665 [(5,2)] HALF_D_PLUS_2 [17655] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
IDLE 17666 [(4,2)] HALF_D_PLUS_2 [17655] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
DISCARD 17667 [(5,2)] 0 [17655] [] [] [] [] [17664,17665,17666,17667] CONDITIONAL_S
INJECT_T 17668 [(0,4)] D [] [] [] [] [] [] none
MERGE 17669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17676,17677,17678,17679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17676 [(4,4),(5,4)] D [17669] [] [] [] [((4,4),(5,4))] [17676,17677,17678,17679] CONDITIONAL_S
Y_MEAS 17677 [(5,4)] HALF_D_PLUS_2 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
IDLE 17678 [(4,4)] HALF_D_PLUS_2 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
DISCARD 17679 [(5,4)] 0 [17669] [] [] [] [] [17676,17677,17678,17679] CONDITIONAL_S
MERGE 17680 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17680,17681,17682,17683] CONDITIONAL_S
Y_MEAS 17681 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
IDLE 17682 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
DISCARD 17683 [(5,2)] 0 [] [] [] [] [] [17680,17681,17682,17683] CONDITIONAL_S
INJECT_T 17684 [(4,0)] D [] [] [] [] [] [] none
MERGE 17685 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17690,17691,17692,17693] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17686 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17687 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17688 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17689 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17690 [(4,2),(5,2)] D [17685] [] [] [] [((4,2),(5,2))] [17690,17691,17692,17693] CONDITIONAL_S
Y_MEAS 17691 [(5,2)] HALF_D_PLUS_2 [17685] [] [] [] [] [17690,17691,17692,17693] CONDITIONAL_S
IDLE 17692 [(4,2)] HALF_D_PLUS_2 [17685] [] [] [] [] [17690,17691,17692,17693] CONDITIONAL_S
DISCARD 17693 [(5,2)] 0 [17685] [] [] [] [] [17690,17691,17692,17693] CONDITIONAL_S
INJECT_T 17694 [(0,4)] D [] [] [] [] [] [] none
MERGE 17695 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17704,17705,17702,17703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17696 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17697 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17698 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17699 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17700 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17701 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17702 [(4,4),(5,4)] D [17695] [] [] [] [((4,4),(5,4))] [17704,17705,17702,17703] CONDITIONAL_S
Y_MEAS 17703 [(5,4)] HALF_D_PLUS_2 [17695] [] [] [] [] [17704,17705,17702,17703] CONDITIONAL_S
IDLE 17704 [(4,4)] HALF_D_PLUS_2 [17695] [] [] [] [] [17704,17705,17702,17703] CONDITIONAL_S
DISCARD 17705 [(5,4)] 0 [17695] [] [] [] [] [17704,17705,17702,17703] CONDITIONAL_S
INJECT_T 17706 [(4,0)] D [] [] [] [] [] [] none
MERGE 17707 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17712,17713,17714,17715] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17708 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17709 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17710 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17711 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17712 [(4,2),(5,2)] D [17707] [] [] [] [((4,2),(5,2))] [17712,17713,17714,17715] CONDITIONAL_S
Y_MEAS 17713 [(5,2)] HALF_D_PLUS_2 [17707] [] [] [] [] [17712,17713,17714,17715] CONDITIONAL_S
IDLE 17714 [(4,2)] HALF_D_PLUS_2 [17707] [] [] [] [] [17712,17713,17714,17715] CONDITIONAL_S
DISCARD 17715 [(5,2)] 0 [17707] [] [] [] [] [17712,17713,17714,17715] CONDITIONAL_S
INJECT_T 17716 [(0,4)] D [] [] [] [] [] [] none
MERGE 17717 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17724,17725,17726,17727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17718 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17719 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17720 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17721 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17722 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17723 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17724 [(4,4),(5,4)] D [17717] [] [] [] [((4,4),(5,4))] [17724,17725,17726,17727] CONDITIONAL_S
Y_MEAS 17725 [(5,4)] HALF_D_PLUS_2 [17717] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
IDLE 17726 [(4,4)] HALF_D_PLUS_2 [17717] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
DISCARD 17727 [(5,4)] 0 [17717] [] [] [] [] [17724,17725,17726,17727] CONDITIONAL_S
INJECT_T 17728 [(4,0)] D [] [] [] [] [] [] none
MERGE 17729 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17736,17737,17734,17735] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17730 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17731 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17732 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17733 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17734 [(4,2),(5,2)] D [17729] [] [] [] [((4,2),(5,2))] [17736,17737,17734,17735] CONDITIONAL_S
Y_MEAS 17735 [(5,2)] HALF_D_PLUS_2 [17729] [] [] [] [] [17736,17737,17734,17735] CONDITIONAL_S
IDLE 17736 [(4,2)] HALF_D_PLUS_2 [17729] [] [] [] [] [17736,17737,17734,17735] CONDITIONAL_S
DISCARD 17737 [(5,2)] 0 [17729] [] [] [] [] [17736,17737,17734,17735] CONDITIONAL_S
MERGE 17738 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17738,17739,17740,17741] CONDITIONAL_S
Y_MEAS 17739 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17738,17739,17740,17741] CONDITIONAL_S
IDLE 17740 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17738,17739,17740,17741] CONDITIONAL_S
DISCARD 17741 [(5,4)] 0 [] [] [] [] [] [17738,17739,17740,17741] CONDITIONAL_S
INJECT_T 17742 [(0,4)] D [] [] [] [] [] [] none
MERGE 17743 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17756,17757,17758,17759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17744 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17745 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17746 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17747 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17748 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17749 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17750 [(4,0)] D [] [] [] [] [] [] none
MERGE 17751 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17760,17761,17762,17763] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17752 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17753 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17754 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17755 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17756 [(4,4),(5,4)] D [17743] [] [] [] [((4,4),(5,4))] [17756,17757,17758,17759] CONDITIONAL_S
Y_MEAS 17757 [(5,4)] HALF_D_PLUS_2 [17743] [] [] [] [] [17756,17757,17758,17759] CONDITIONAL_S
IDLE 17758 [(4,4)] HALF_D_PLUS_2 [17743] [] [] [] [] [17756,17757,17758,17759] CONDITIONAL_S
DISCARD 17759 [(5,4)] 0 [17743] [] [] [] [] [17756,17757,17758,17759] CONDITIONAL_S
MERGE 17760 [(4,2),(5,2)] D [17751] [] [] [] [((4,2),(5,2))] [17760,17761,17762,17763] CONDITIONAL_S
Y_MEAS 17761 [(5,2)] HALF_D_PLUS_2 [17751] [] [] [] [] [17760,17761,17762,17763] CONDITIONAL_S
IDLE 17762 [(4,2)] HALF_D_PLUS_2 [17751] [] [] [] [] [17760,17761,17762,17763] CONDITIONAL_S
DISCARD 17763 [(5,2)] 0 [17751] [] [] [] [] [17760,17761,17762,17763] CONDITIONAL_S
INJECT_T 17764 [(0,4)] D [] [] [] [] [] [] none
MERGE 17765 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17778,17779,17780,17781] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17766 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17767 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17768 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17769 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17770 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17771 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17772 [(4,0)] D [] [] [] [] [] [] none
MERGE 17773 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17784,17785,17782,17783] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17774 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17775 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17776 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17777 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17778 [(4,4),(5,4)] D [17765] [] [] [] [((4,4),(5,4))] [17778,17779,17780,17781] CONDITIONAL_S
Y_MEAS 17779 [(5,4)] HALF_D_PLUS_2 [17765] [] [] [] [] [17778,17779,17780,17781] CONDITIONAL_S
IDLE 17780 [(4,4)] HALF_D_PLUS_2 [17765] [] [] [] [] [17778,17779,17780,17781] CONDITIONAL_S
DISCARD 17781 [(5,4)] 0 [17765] [] [] [] [] [17778,17779,17780,17781] CONDITIONAL_S
MERGE 17782 [(4,2),(5,2)] D [17773] [] [] [] [((4,2),(5,2))] [17784,17785,17782,17783] CONDITIONAL_S
Y_MEAS 17783 [(5,2)] HALF_D_PLUS_2 [17773] [] [] [] [] [17784,17785,17782,17783] CONDITIONAL_S
IDLE 17784 [(4,2)] HALF_D_PLUS_2 [17773] [] [] [] [] [17784,17785,17782,17783] CONDITIONAL_S
DISCARD 17785 [(5,2)] 0 [17773] [] [] [] [] [17784,17785,17782,17783] CONDITIONAL_S
INJECT_T 17786 [(0,4)] D [] [] [] [] [] [] none
MERGE 17787 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17800,17801,17802,17803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17788 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17789 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17790 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17791 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17792 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17793 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17794 [(4,0)] D [] [] [] [] [] [] none
MERGE 17795 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17804,17805,17806,17807] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17796 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17797 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17798 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17799 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17800 [(4,4),(5,4)] D [17787] [] [] [] [((4,4),(5,4))] [17800,17801,17802,17803] CONDITIONAL_S
Y_MEAS 17801 [(5,4)] HALF_D_PLUS_2 [17787] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
IDLE 17802 [(4,4)] HALF_D_PLUS_2 [17787] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
DISCARD 17803 [(5,4)] 0 [17787] [] [] [] [] [17800,17801,17802,17803] CONDITIONAL_S
MERGE 17804 [(4,2),(5,2)] D [17795] [] [] [] [((4,2),(5,2))] [17804,17805,17806,17807] CONDITIONAL_S
Y_MEAS 17805 [(5,2)] HALF_D_PLUS_2 [17795] [] [] [] [] [17804,17805,17806,17807] CONDITIONAL_S
IDLE 17806 [(4,2)] HALF_D_PLUS_2 [17795] [] [] [] [] [17804,17805,17806,17807] CONDITIONAL_S
DISCARD 17807 [(5,2)] 0 [17795] [] [] [] [] [17804,17805,17806,17807] CONDITIONAL_S
INJECT_T 17808 [(0,4)] D [] [] [] [] [] [] none
MERGE 17809 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17824,17825,17822,17823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17810 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17811 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17812 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17813 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17814 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17815 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 17816 [(4,0)] D [] [] [] [] [] [] none
MERGE 17817 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17826,17827,17828,17829] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17818 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17819 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17820 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17821 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17822 [(4,4),(5,4)] D [17809] [] [] [] [((4,4),(5,4))] [17824,17825,17822,17823] CONDITIONAL_S
Y_MEAS 17823 [(5,4)] HALF_D_PLUS_2 [17809] [] [] [] [] [17824,17825,17822,17823] CONDITIONAL_S
IDLE 17824 [(4,4)] HALF_D_PLUS_2 [17809] [] [] [] [] [17824,17825,17822,17823] CONDITIONAL_S
DISCARD 17825 [(5,4)] 0 [17809] [] [] [] [] [17824,17825,17822,17823] CONDITIONAL_S
MERGE 17826 [(4,2),(5,2)] D [17817] [] [] [] [((4,2),(5,2))] [17826,17827,17828,17829] CONDITIONAL_S
Y_MEAS 17827 [(5,2)] HALF_D_PLUS_2 [17817] [] [] [] [] [17826,17827,17828,17829] CONDITIONAL_S
IDLE 17828 [(4,2)] HALF_D_PLUS_2 [17817] [] [] [] [] [17826,17827,17828,17829] CONDITIONAL_S
DISCARD 17829 [(5,2)] 0 [17817] [] [] [] [] [17826,17827,17828,17829] CONDITIONAL_S
INJECT_T 17830 [(4,0)] D [] [] [] [] [] [] none
MERGE 17831 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17848,17849,17850,17851] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17832 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17833 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17834 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17835 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17836 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17836,17837,17838,17839] CONDITIONAL_S
Y_MEAS 17837 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17836,17837,17838,17839] CONDITIONAL_S
IDLE 17838 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17836,17837,17838,17839] CONDITIONAL_S
DISCARD 17839 [(5,4)] 0 [] [] [] [] [] [17836,17837,17838,17839] CONDITIONAL_S
INJECT_T 17840 [(0,4)] D [] [] [] [] [] [] none
MERGE 17841 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17852,17853,17854,17855] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17842 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17843 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17844 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17845 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17846 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17847 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17848 [(4,2),(5,2)] D [17831] [] [] [] [((4,2),(5,2))] [17848,17849,17850,17851] CONDITIONAL_S
Y_MEAS 17849 [(5,2)] HALF_D_PLUS_2 [17831] [] [] [] [] [17848,17849,17850,17851] CONDITIONAL_S
IDLE 17850 [(4,2)] HALF_D_PLUS_2 [17831] [] [] [] [] [17848,17849,17850,17851] CONDITIONAL_S
DISCARD 17851 [(5,2)] 0 [17831] [] [] [] [] [17848,17849,17850,17851] CONDITIONAL_S
MERGE 17852 [(4,4),(5,4)] D [17841] [] [] [] [((4,4),(5,4))] [17852,17853,17854,17855] CONDITIONAL_S
Y_MEAS 17853 [(5,4)] HALF_D_PLUS_2 [17841] [] [] [] [] [17852,17853,17854,17855] CONDITIONAL_S
IDLE 17854 [(4,4)] HALF_D_PLUS_2 [17841] [] [] [] [] [17852,17853,17854,17855] CONDITIONAL_S
DISCARD 17855 [(5,4)] 0 [17841] [] [] [] [] [17852,17853,17854,17855] CONDITIONAL_S
MERGE 17856 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17856,17857,17858,17859] CONDITIONAL_S
Y_MEAS 17857 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
IDLE 17858 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
DISCARD 17859 [(5,2)] 0 [] [] [] [] [] [17856,17857,17858,17859] CONDITIONAL_S
INJECT_T 17860 [(4,0)] D [] [] [] [] [] [] none
MERGE 17861 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17880,17881,17878,17879] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17862 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17863 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17864 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17865 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17866 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17866,17867,17868,17869] CONDITIONAL_S
Y_MEAS 17867 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17866,17867,17868,17869] CONDITIONAL_S
IDLE 17868 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17866,17867,17868,17869] CONDITIONAL_S
DISCARD 17869 [(5,4)] 0 [] [] [] [] [] [17866,17867,17868,17869] CONDITIONAL_S
INJECT_T 17870 [(0,4)] D [] [] [] [] [] [] none
MERGE 17871 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17882,17883,17884,17885] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17872 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17873 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17874 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17875 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17876 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17877 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17878 [(4,2),(5,2)] D [17861] [] [] [] [((4,2),(5,2))] [17880,17881,17878,17879] CONDITIONAL_S
Y_MEAS 17879 [(5,2)] HALF_D_PLUS_2 [17861] [] [] [] [] [17880,17881,17878,17879] CONDITIONAL_S
IDLE 17880 [(4,2)] HALF_D_PLUS_2 [17861] [] [] [] [] [17880,17881,17878,17879] CONDITIONAL_S
DISCARD 17881 [(5,2)] 0 [17861] [] [] [] [] [17880,17881,17878,17879] CONDITIONAL_S
MERGE 17882 [(4,4),(5,4)] D [17871] [] [] [] [((4,4),(5,4))] [17882,17883,17884,17885] CONDITIONAL_S
Y_MEAS 17883 [(5,4)] HALF_D_PLUS_2 [17871] [] [] [] [] [17882,17883,17884,17885] CONDITIONAL_S
IDLE 17884 [(4,4)] HALF_D_PLUS_2 [17871] [] [] [] [] [17882,17883,17884,17885] CONDITIONAL_S
DISCARD 17885 [(5,4)] 0 [17871] [] [] [] [] [17882,17883,17884,17885] CONDITIONAL_S
MERGE 17886 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [17888,17889,17886,17887] CONDITIONAL_S
Y_MEAS 17887 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
IDLE 17888 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
DISCARD 17889 [(5,2)] 0 [] [] [] [] [] [17888,17889,17886,17887] CONDITIONAL_S
INJECT_T 17890 [(4,0)] D [] [] [] [] [] [] none
MERGE 17891 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17908,17909,17910,17911] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17892 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17893 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17894 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17895 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 17896 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [17896,17897,17898,17899] CONDITIONAL_S
Y_MEAS 17897 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [17896,17897,17898,17899] CONDITIONAL_S
IDLE 17898 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [17896,17897,17898,17899] CONDITIONAL_S
DISCARD 17899 [(5,4)] 0 [] [] [] [] [] [17896,17897,17898,17899] CONDITIONAL_S
INJECT_T 17900 [(0,4)] D [] [] [] [] [] [] none
MERGE 17901 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17912,17913,17914,17915] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17903 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17904 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17905 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17908 [(4,2),(5,2)] D [17891] [] [] [] [((4,2),(5,2))] [17908,17909,17910,17911] CONDITIONAL_S
Y_MEAS 17909 [(5,2)] HALF_D_PLUS_2 [17891] [] [] [] [] [17908,17909,17910,17911] CONDITIONAL_S
IDLE 17910 [(4,2)] HALF_D_PLUS_2 [17891] [] [] [] [] [17908,17909,17910,17911] CONDITIONAL_S
DISCARD 17911 [(5,2)] 0 [17891] [] [] [] [] [17908,17909,17910,17911] CONDITIONAL_S
MERGE 17912 [(4,4),(5,4)] D [17901] [] [] [] [((4,4),(5,4))] [17912,17913,17914,17915] CONDITIONAL_S
Y_MEAS 17913 [(5,4)] HALF_D_PLUS_2 [17901] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
IDLE 17914 [(4,4)] HALF_D_PLUS_2 [17901] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
DISCARD 17915 [(5,4)] 0 [17901] [] [] [] [] [17912,17913,17914,17915] CONDITIONAL_S
INJECT_T 17916 [(4,0)] D [] [] [] [] [] [] none
MERGE 17917 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17930,17931,17932,17933] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17918 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17919 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17920 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17921 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17922 [(0,4)] D [] [] [] [] [] [] none
MERGE 17923 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17936,17937,17934,17935] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17924 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17925 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17926 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17927 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17928 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17929 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17930 [(4,2),(5,2)] D [17917] [] [] [] [((4,2),(5,2))] [17930,17931,17932,17933] CONDITIONAL_S
Y_MEAS 17931 [(5,2)] HALF_D_PLUS_2 [17917] [] [] [] [] [17930,17931,17932,17933] CONDITIONAL_S
IDLE 17932 [(4,2)] HALF_D_PLUS_2 [17917] [] [] [] [] [17930,17931,17932,17933] CONDITIONAL_S
DISCARD 17933 [(5,2)] 0 [17917] [] [] [] [] [17930,17931,17932,17933] CONDITIONAL_S
MERGE 17934 [(4,4),(5,4)] D [17923] [] [] [] [((4,4),(5,4))] [17936,17937,17934,17935] CONDITIONAL_S
Y_MEAS 17935 [(5,4)] HALF_D_PLUS_2 [17923] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
IDLE 17936 [(4,4)] HALF_D_PLUS_2 [17923] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
DISCARD 17937 [(5,4)] 0 [17923] [] [] [] [] [17936,17937,17934,17935] CONDITIONAL_S
INJECT_T 17938 [(4,0)] D [] [] [] [] [] [] none
MERGE 17939 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17952,17953,17954,17955] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17940 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17941 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17942 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17943 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17944 [(0,4)] D [] [] [] [] [] [] none
MERGE 17945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17956,17957,17958,17959] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17952 [(4,2),(5,2)] D [17939] [] [] [] [((4,2),(5,2))] [17952,17953,17954,17955] CONDITIONAL_S
Y_MEAS 17953 [(5,2)] HALF_D_PLUS_2 [17939] [] [] [] [] [17952,17953,17954,17955] CONDITIONAL_S
IDLE 17954 [(4,2)] HALF_D_PLUS_2 [17939] [] [] [] [] [17952,17953,17954,17955] CONDITIONAL_S
DISCARD 17955 [(5,2)] 0 [17939] [] [] [] [] [17952,17953,17954,17955] CONDITIONAL_S
MERGE 17956 [(4,4),(5,4)] D [17945] [] [] [] [((4,4),(5,4))] [17956,17957,17958,17959] CONDITIONAL_S
Y_MEAS 17957 [(5,4)] HALF_D_PLUS_2 [17945] [] [] [] [] [17956,17957,17958,17959] CONDITIONAL_S
IDLE 17958 [(4,4)] HALF_D_PLUS_2 [17945] [] [] [] [] [17956,17957,17958,17959] CONDITIONAL_S
DISCARD 17959 [(5,4)] 0 [17945] [] [] [] [] [17956,17957,17958,17959] CONDITIONAL_S
INJECT_T 17960 [(4,0)] D [] [] [] [] [] [] none
MERGE 17961 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17976,17977,17974,17975] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17962 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17963 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17964 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17965 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17966 [(0,4)] D [] [] [] [] [] [] none
MERGE 17967 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [17978,17979,17980,17981] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17968 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17969 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17970 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17971 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17972 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17973 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17974 [(4,2),(5,2)] D [17961] [] [] [] [((4,2),(5,2))] [17976,17977,17974,17975] CONDITIONAL_S
Y_MEAS 17975 [(5,2)] HALF_D_PLUS_2 [17961] [] [] [] [] [17976,17977,17974,17975] CONDITIONAL_S
IDLE 17976 [(4,2)] HALF_D_PLUS_2 [17961] [] [] [] [] [17976,17977,17974,17975] CONDITIONAL_S
DISCARD 17977 [(5,2)] 0 [17961] [] [] [] [] [17976,17977,17974,17975] CONDITIONAL_S
MERGE 17978 [(4,4),(5,4)] D [17967] [] [] [] [((4,4),(5,4))] [17978,17979,17980,17981] CONDITIONAL_S
Y_MEAS 17979 [(5,4)] HALF_D_PLUS_2 [17967] [] [] [] [] [17978,17979,17980,17981] CONDITIONAL_S
IDLE 17980 [(4,4)] HALF_D_PLUS_2 [17967] [] [] [] [] [17978,17979,17980,17981] CONDITIONAL_S
DISCARD 17981 [(5,4)] 0 [17967] [] [] [] [] [17978,17979,17980,17981] CONDITIONAL_S
INJECT_T 17982 [(4,0)] D [] [] [] [] [] [] none
MERGE 17983 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [17996,17997,17998,17999] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 17984 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 17985 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 17986 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 17987 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 17988 [(0,4)] D [] [] [] [] [] [] none
MERGE 17989 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18000,18001,18002,18003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 17990 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 17991 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 17992 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 17993 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 17994 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 17995 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 17996 [(4,2),(5,2)] D [17983] [] [] [] [((4,2),(5,2))] [17996,17997,17998,17999] CONDITIONAL_S
Y_MEAS 17997 [(5,2)] HALF_D_PLUS_2 [17983] [] [] [] [] [17996,17997,17998,17999] CONDITIONAL_S
IDLE 17998 [(4,2)] HALF_D_PLUS_2 [17983] [] [] [] [] [17996,17997,17998,17999] CONDITIONAL_S
DISCARD 17999 [(5,2)] 0 [17983] [] [] [] [] [17996,17997,17998,17999] CONDITIONAL_S
MERGE 18000 [(4,4),(5,4)] D [17989] [] [] [] [((4,4),(5,4))] [18000,18001,18002,18003] CONDITIONAL_S
Y_MEAS 18001 [(5,4)] HALF_D_PLUS_2 [17989] [] [] [] [] [18000,18001,18002,18003] CONDITIONAL_S
IDLE 18002 [(4,4)] HALF_D_PLUS_2 [17989] [] [] [] [] [18000,18001,18002,18003] CONDITIONAL_S
DISCARD 18003 [(5,4)] 0 [17989] [] [] [] [] [18000,18001,18002,18003] CONDITIONAL_S
INJECT_T 18004 [(4,0)] D [] [] [] [] [] [] none
MERGE 18005 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18018,18019,18020,18021] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18006 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18007 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18008 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18009 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18010 [(0,4)] D [] [] [] [] [] [] none
MERGE 18011 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18024,18025,18022,18023] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18012 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18013 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18014 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18015 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18016 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18017 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18018 [(4,2),(5,2)] D [18005] [] [] [] [((4,2),(5,2))] [18018,18019,18020,18021] CONDITIONAL_S
Y_MEAS 18019 [(5,2)] HALF_D_PLUS_2 [18005] [] [] [] [] [18018,18019,18020,18021] CONDITIONAL_S
IDLE 18020 [(4,2)] HALF_D_PLUS_2 [18005] [] [] [] [] [18018,18019,18020,18021] CONDITIONAL_S
DISCARD 18021 [(5,2)] 0 [18005] [] [] [] [] [18018,18019,18020,18021] CONDITIONAL_S
MERGE 18022 [(4,4),(5,4)] D [18011] [] [] [] [((4,4),(5,4))] [18024,18025,18022,18023] CONDITIONAL_S
Y_MEAS 18023 [(5,4)] HALF_D_PLUS_2 [18011] [] [] [] [] [18024,18025,18022,18023] CONDITIONAL_S
IDLE 18024 [(4,4)] HALF_D_PLUS_2 [18011] [] [] [] [] [18024,18025,18022,18023] CONDITIONAL_S
DISCARD 18025 [(5,4)] 0 [18011] [] [] [] [] [18024,18025,18022,18023] CONDITIONAL_S
INJECT_T 18026 [(4,0)] D [] [] [] [] [] [] none
MERGE 18027 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18040,18041,18042,18043] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18028 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18029 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18030 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18031 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18032 [(0,4)] D [] [] [] [] [] [] none
MERGE 18033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18044,18045,18046,18047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18040 [(4,2),(5,2)] D [18027] [] [] [] [((4,2),(5,2))] [18040,18041,18042,18043] CONDITIONAL_S
Y_MEAS 18041 [(5,2)] HALF_D_PLUS_2 [18027] [] [] [] [] [18040,18041,18042,18043] CONDITIONAL_S
IDLE 18042 [(4,2)] HALF_D_PLUS_2 [18027] [] [] [] [] [18040,18041,18042,18043] CONDITIONAL_S
DISCARD 18043 [(5,2)] 0 [18027] [] [] [] [] [18040,18041,18042,18043] CONDITIONAL_S
MERGE 18044 [(4,4),(5,4)] D [18033] [] [] [] [((4,4),(5,4))] [18044,18045,18046,18047] CONDITIONAL_S
Y_MEAS 18045 [(5,4)] HALF_D_PLUS_2 [18033] [] [] [] [] [18044,18045,18046,18047] CONDITIONAL_S
IDLE 18046 [(4,4)] HALF_D_PLUS_2 [18033] [] [] [] [] [18044,18045,18046,18047] CONDITIONAL_S
DISCARD 18047 [(5,4)] 0 [18033] [] [] [] [] [18044,18045,18046,18047] CONDITIONAL_S
INJECT_T 18048 [(0,4)] D [] [] [] [] [] [] none
MERGE 18049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18066,18067,18068,18069] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18056 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18056,18057,18058,18059] CONDITIONAL_S
Y_MEAS 18057 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18056,18057,18058,18059] CONDITIONAL_S
IDLE 18058 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18056,18057,18058,18059] CONDITIONAL_S
DISCARD 18059 [(5,2)] 0 [] [] [] [] [] [18056,18057,18058,18059] CONDITIONAL_S
INJECT_T 18060 [(4,0)] D [] [] [] [] [] [] none
MERGE 18061 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18072,18073,18070,18071] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18062 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18063 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18064 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18065 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18066 [(4,4),(5,4)] D [18049] [] [] [] [((4,4),(5,4))] [18066,18067,18068,18069] CONDITIONAL_S
Y_MEAS 18067 [(5,4)] HALF_D_PLUS_2 [18049] [] [] [] [] [18066,18067,18068,18069] CONDITIONAL_S
IDLE 18068 [(4,4)] HALF_D_PLUS_2 [18049] [] [] [] [] [18066,18067,18068,18069] CONDITIONAL_S
DISCARD 18069 [(5,4)] 0 [18049] [] [] [] [] [18066,18067,18068,18069] CONDITIONAL_S
MERGE 18070 [(4,2),(5,2)] D [18061] [] [] [] [((4,2),(5,2))] [18072,18073,18070,18071] CONDITIONAL_S
Y_MEAS 18071 [(5,2)] HALF_D_PLUS_2 [18061] [] [] [] [] [18072,18073,18070,18071] CONDITIONAL_S
IDLE 18072 [(4,2)] HALF_D_PLUS_2 [18061] [] [] [] [] [18072,18073,18070,18071] CONDITIONAL_S
DISCARD 18073 [(5,2)] 0 [18061] [] [] [] [] [18072,18073,18070,18071] CONDITIONAL_S
MERGE 18074 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18074,18075,18076,18077] CONDITIONAL_S
Y_MEAS 18075 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
IDLE 18076 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
DISCARD 18077 [(5,4)] 0 [] [] [] [] [] [18074,18075,18076,18077] CONDITIONAL_S
INJECT_T 18078 [(0,4)] D [] [] [] [] [] [] none
MERGE 18079 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18096,18097,18098,18099] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18080 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18081 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18082 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18083 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18084 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18085 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18086 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18088,18089,18086,18087] CONDITIONAL_S
Y_MEAS 18087 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
IDLE 18088 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
DISCARD 18089 [(5,2)] 0 [] [] [] [] [] [18088,18089,18086,18087] CONDITIONAL_S
INJECT_T 18090 [(4,0)] D [] [] [] [] [] [] none
MERGE 18091 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18100,18101,18102,18103] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18092 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18093 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18094 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18095 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18096 [(4,4),(5,4)] D [18079] [] [] [] [((4,4),(5,4))] [18096,18097,18098,18099] CONDITIONAL_S
Y_MEAS 18097 [(5,4)] HALF_D_PLUS_2 [18079] [] [] [] [] [18096,18097,18098,18099] CONDITIONAL_S
IDLE 18098 [(4,4)] HALF_D_PLUS_2 [18079] [] [] [] [] [18096,18097,18098,18099] CONDITIONAL_S
DISCARD 18099 [(5,4)] 0 [18079] [] [] [] [] [18096,18097,18098,18099] CONDITIONAL_S
MERGE 18100 [(4,2),(5,2)] D [18091] [] [] [] [((4,2),(5,2))] [18100,18101,18102,18103] CONDITIONAL_S
Y_MEAS 18101 [(5,2)] HALF_D_PLUS_2 [18091] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
IDLE 18102 [(4,2)] HALF_D_PLUS_2 [18091] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
DISCARD 18103 [(5,2)] 0 [18091] [] [] [] [] [18100,18101,18102,18103] CONDITIONAL_S
MERGE 18104 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18104,18105,18106,18107] CONDITIONAL_S
Y_MEAS 18105 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
IDLE 18106 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
DISCARD 18107 [(5,4)] 0 [] [] [] [] [] [18104,18105,18106,18107] CONDITIONAL_S
INJECT_T 18108 [(0,4)] D [] [] [] [] [] [] none
MERGE 18109 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18128,18129,18126,18127] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18110 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18111 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18112 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18113 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18114 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18115 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18116 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18116,18117,18118,18119] CONDITIONAL_S
Y_MEAS 18117 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
IDLE 18118 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
DISCARD 18119 [(5,2)] 0 [] [] [] [] [] [18116,18117,18118,18119] CONDITIONAL_S
INJECT_T 18120 [(4,0)] D [] [] [] [] [] [] none
MERGE 18121 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18130,18131,18132,18133] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18122 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18123 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18124 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18125 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18126 [(4,4),(5,4)] D [18109] [] [] [] [((4,4),(5,4))] [18128,18129,18126,18127] CONDITIONAL_S
Y_MEAS 18127 [(5,4)] HALF_D_PLUS_2 [18109] [] [] [] [] [18128,18129,18126,18127] CONDITIONAL_S
IDLE 18128 [(4,4)] HALF_D_PLUS_2 [18109] [] [] [] [] [18128,18129,18126,18127] CONDITIONAL_S
DISCARD 18129 [(5,4)] 0 [18109] [] [] [] [] [18128,18129,18126,18127] CONDITIONAL_S
MERGE 18130 [(4,2),(5,2)] D [18121] [] [] [] [((4,2),(5,2))] [18130,18131,18132,18133] CONDITIONAL_S
Y_MEAS 18131 [(5,2)] HALF_D_PLUS_2 [18121] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
IDLE 18132 [(4,2)] HALF_D_PLUS_2 [18121] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
DISCARD 18133 [(5,2)] 0 [18121] [] [] [] [] [18130,18131,18132,18133] CONDITIONAL_S
MERGE 18134 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18136,18137,18134,18135] CONDITIONAL_S
Y_MEAS 18135 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
IDLE 18136 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
DISCARD 18137 [(5,4)] 0 [] [] [] [] [] [18136,18137,18134,18135] CONDITIONAL_S
INJECT_T 18138 [(0,4)] D [] [] [] [] [] [] none
MERGE 18139 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18156,18157,18158,18159] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18140 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18141 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18142 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18143 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18144 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18145 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18146 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18146,18147,18148,18149] CONDITIONAL_S
Y_MEAS 18147 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
IDLE 18148 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
DISCARD 18149 [(5,2)] 0 [] [] [] [] [] [18146,18147,18148,18149] CONDITIONAL_S
INJECT_T 18150 [(4,0)] D [] [] [] [] [] [] none
MERGE 18151 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18160,18161,18162,18163] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18152 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18153 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18154 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18155 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18156 [(4,4),(5,4)] D [18139] [] [] [] [((4,4),(5,4))] [18156,18157,18158,18159] CONDITIONAL_S
Y_MEAS 18157 [(5,4)] HALF_D_PLUS_2 [18139] [] [] [] [] [18156,18157,18158,18159] CONDITIONAL_S
IDLE 18158 [(4,4)] HALF_D_PLUS_2 [18139] [] [] [] [] [18156,18157,18158,18159] CONDITIONAL_S
DISCARD 18159 [(5,4)] 0 [18139] [] [] [] [] [18156,18157,18158,18159] CONDITIONAL_S
MERGE 18160 [(4,2),(5,2)] D [18151] [] [] [] [((4,2),(5,2))] [18160,18161,18162,18163] CONDITIONAL_S
Y_MEAS 18161 [(5,2)] HALF_D_PLUS_2 [18151] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
IDLE 18162 [(4,2)] HALF_D_PLUS_2 [18151] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
DISCARD 18163 [(5,2)] 0 [18151] [] [] [] [] [18160,18161,18162,18163] CONDITIONAL_S
INJECT_T 18164 [(0,4)] D [] [] [] [] [] [] none
MERGE 18165 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18178,18179,18180,18181] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18166 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18167 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18168 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18169 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18171 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18172 [(4,0)] D [] [] [] [] [] [] none
MERGE 18173 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18184,18185,18182,18183] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18174 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18175 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18176 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18177 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18178 [(4,4),(5,4)] D [18165] [] [] [] [((4,4),(5,4))] [18178,18179,18180,18181] CONDITIONAL_S
Y_MEAS 18179 [(5,4)] HALF_D_PLUS_2 [18165] [] [] [] [] [18178,18179,18180,18181] CONDITIONAL_S
IDLE 18180 [(4,4)] HALF_D_PLUS_2 [18165] [] [] [] [] [18178,18179,18180,18181] CONDITIONAL_S
DISCARD 18181 [(5,4)] 0 [18165] [] [] [] [] [18178,18179,18180,18181] CONDITIONAL_S
MERGE 18182 [(4,2),(5,2)] D [18173] [] [] [] [((4,2),(5,2))] [18184,18185,18182,18183] CONDITIONAL_S
Y_MEAS 18183 [(5,2)] HALF_D_PLUS_2 [18173] [] [] [] [] [18184,18185,18182,18183] CONDITIONAL_S
IDLE 18184 [(4,2)] HALF_D_PLUS_2 [18173] [] [] [] [] [18184,18185,18182,18183] CONDITIONAL_S
DISCARD 18185 [(5,2)] 0 [18173] [] [] [] [] [18184,18185,18182,18183] CONDITIONAL_S
MERGE 18186 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18186,18187,18188,18189] CONDITIONAL_S
Y_MEAS 18187 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18186,18187,18188,18189] CONDITIONAL_S
IDLE 18188 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18186,18187,18188,18189] CONDITIONAL_S
DISCARD 18189 [(5,4)] 0 [] [] [] [] [] [18186,18187,18188,18189] CONDITIONAL_S
INJECT_T 18190 [(0,4)] D [] [] [] [] [] [] none
MERGE 18191 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18208,18209,18210,18211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18192 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18193 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18194 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18195 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18196 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18197 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18198 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18200,18201,18198,18199] CONDITIONAL_S
Y_MEAS 18199 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18200,18201,18198,18199] CONDITIONAL_S
IDLE 18200 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18200,18201,18198,18199] CONDITIONAL_S
DISCARD 18201 [(5,2)] 0 [] [] [] [] [] [18200,18201,18198,18199] CONDITIONAL_S
INJECT_T 18202 [(4,0)] D [] [] [] [] [] [] none
MERGE 18203 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18212,18213,18214,18215] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18204 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18205 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18206 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18207 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18208 [(4,4),(5,4)] D [18191] [] [] [] [((4,4),(5,4))] [18208,18209,18210,18211] CONDITIONAL_S
Y_MEAS 18209 [(5,4)] HALF_D_PLUS_2 [18191] [] [] [] [] [18208,18209,18210,18211] CONDITIONAL_S
IDLE 18210 [(4,4)] HALF_D_PLUS_2 [18191] [] [] [] [] [18208,18209,18210,18211] CONDITIONAL_S
DISCARD 18211 [(5,4)] 0 [18191] [] [] [] [] [18208,18209,18210,18211] CONDITIONAL_S
MERGE 18212 [(4,2),(5,2)] D [18203] [] [] [] [((4,2),(5,2))] [18212,18213,18214,18215] CONDITIONAL_S
Y_MEAS 18213 [(5,2)] HALF_D_PLUS_2 [18203] [] [] [] [] [18212,18213,18214,18215] CONDITIONAL_S
IDLE 18214 [(4,2)] HALF_D_PLUS_2 [18203] [] [] [] [] [18212,18213,18214,18215] CONDITIONAL_S
DISCARD 18215 [(5,2)] 0 [18203] [] [] [] [] [18212,18213,18214,18215] CONDITIONAL_S
INJECT_T 18216 [(0,4)] D [] [] [] [] [] [] none
MERGE 18217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18224,18225,18226,18227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18224 [(4,4),(5,4)] D [18217] [] [] [] [((4,4),(5,4))] [18224,18225,18226,18227] CONDITIONAL_S
Y_MEAS 18225 [(5,4)] HALF_D_PLUS_2 [18217] [] [] [] [] [18224,18225,18226,18227] CONDITIONAL_S
IDLE 18226 [(4,4)] HALF_D_PLUS_2 [18217] [] [] [] [] [18224,18225,18226,18227] CONDITIONAL_S
DISCARD 18227 [(5,4)] 0 [18217] [] [] [] [] [18224,18225,18226,18227] CONDITIONAL_S
MERGE 18228 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18228,18229,18230,18231] CONDITIONAL_S
Y_MEAS 18229 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
IDLE 18230 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
DISCARD 18231 [(5,2)] 0 [] [] [] [] [] [18228,18229,18230,18231] CONDITIONAL_S
INJECT_T 18232 [(4,0)] D [] [] [] [] [] [] none
MERGE 18233 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18240,18241,18238,18239] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18234 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18235 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18236 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18237 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18238 [(4,2),(5,2)] D [18233] [] [] [] [((4,2),(5,2))] [18240,18241,18238,18239] CONDITIONAL_S
Y_MEAS 18239 [(5,2)] HALF_D_PLUS_2 [18233] [] [] [] [] [18240,18241,18238,18239] CONDITIONAL_S
IDLE 18240 [(4,2)] HALF_D_PLUS_2 [18233] [] [] [] [] [18240,18241,18238,18239] CONDITIONAL_S
DISCARD 18241 [(5,2)] 0 [18233] [] [] [] [] [18240,18241,18238,18239] CONDITIONAL_S
MERGE 18242 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18242,18243,18244,18245] CONDITIONAL_S
Y_MEAS 18243 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18242,18243,18244,18245] CONDITIONAL_S
IDLE 18244 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18242,18243,18244,18245] CONDITIONAL_S
DISCARD 18245 [(5,4)] 0 [] [] [] [] [] [18242,18243,18244,18245] CONDITIONAL_S
INJECT_T 18246 [(0,4)] D [] [] [] [] [] [] none
MERGE 18247 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18260,18261,18262,18263] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18248 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18249 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18250 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18251 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18252 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18253 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18254 [(4,0)] D [] [] [] [] [] [] none
MERGE 18255 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18264,18265,18266,18267] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18256 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18257 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18258 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18259 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18260 [(4,4),(5,4)] D [18247] [] [] [] [((4,4),(5,4))] [18260,18261,18262,18263] CONDITIONAL_S
Y_MEAS 18261 [(5,4)] HALF_D_PLUS_2 [18247] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
IDLE 18262 [(4,4)] HALF_D_PLUS_2 [18247] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
DISCARD 18263 [(5,4)] 0 [18247] [] [] [] [] [18260,18261,18262,18263] CONDITIONAL_S
MERGE 18264 [(4,2),(5,2)] D [18255] [] [] [] [((4,2),(5,2))] [18264,18265,18266,18267] CONDITIONAL_S
Y_MEAS 18265 [(5,2)] HALF_D_PLUS_2 [18255] [] [] [] [] [18264,18265,18266,18267] CONDITIONAL_S
IDLE 18266 [(4,2)] HALF_D_PLUS_2 [18255] [] [] [] [] [18264,18265,18266,18267] CONDITIONAL_S
DISCARD 18267 [(5,2)] 0 [18255] [] [] [] [] [18264,18265,18266,18267] CONDITIONAL_S
INJECT_T 18268 [(4,0)] D [] [] [] [] [] [] none
MERGE 18269 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18288,18289,18286,18287] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18270 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18271 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18272 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18273 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18274 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18274,18275,18276,18277] CONDITIONAL_S
Y_MEAS 18275 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18274,18275,18276,18277] CONDITIONAL_S
IDLE 18276 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18274,18275,18276,18277] CONDITIONAL_S
DISCARD 18277 [(5,4)] 0 [] [] [] [] [] [18274,18275,18276,18277] CONDITIONAL_S
INJECT_T 18278 [(0,4)] D [] [] [] [] [] [] none
MERGE 18279 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18290,18291,18292,18293] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18280 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18281 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18282 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18283 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18284 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18285 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18286 [(4,2),(5,2)] D [18269] [] [] [] [((4,2),(5,2))] [18288,18289,18286,18287] CONDITIONAL_S
Y_MEAS 18287 [(5,2)] HALF_D_PLUS_2 [18269] [] [] [] [] [18288,18289,18286,18287] CONDITIONAL_S
IDLE 18288 [(4,2)] HALF_D_PLUS_2 [18269] [] [] [] [] [18288,18289,18286,18287] CONDITIONAL_S
DISCARD 18289 [(5,2)] 0 [18269] [] [] [] [] [18288,18289,18286,18287] CONDITIONAL_S
MERGE 18290 [(4,4),(5,4)] D [18279] [] [] [] [((4,4),(5,4))] [18290,18291,18292,18293] CONDITIONAL_S
Y_MEAS 18291 [(5,4)] HALF_D_PLUS_2 [18279] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
IDLE 18292 [(4,4)] HALF_D_PLUS_2 [18279] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
DISCARD 18293 [(5,4)] 0 [18279] [] [] [] [] [18290,18291,18292,18293] CONDITIONAL_S
INJECT_T 18294 [(4,0)] D [] [] [] [] [] [] none
MERGE 18295 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18308,18309,18310,18311] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18296 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18297 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18298 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18299 [(4,0)] 0 [] [] [] [] [] [] none
INJECT_T 18300 [(0,4)] D [] [] [] [] [] [] none
MERGE 18301 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18312,18313,18314,18315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18302 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18303 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18304 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18305 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18306 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18307 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18308 [(4,2),(5,2)] D [18295] [] [] [] [((4,2),(5,2))] [18308,18309,18310,18311] CONDITIONAL_S
Y_MEAS 18309 [(5,2)] HALF_D_PLUS_2 [18295] [] [] [] [] [18308,18309,18310,18311] CONDITIONAL_S
IDLE 18310 [(4,2)] HALF_D_PLUS_2 [18295] [] [] [] [] [18308,18309,18310,18311] CONDITIONAL_S
DISCARD 18311 [(5,2)] 0 [18295] [] [] [] [] [18308,18309,18310,18311] CONDITIONAL_S
MERGE 18312 [(4,4),(5,4)] D [18301] [] [] [] [((4,4),(5,4))] [18312,18313,18314,18315] CONDITIONAL_S
Y_MEAS 18313 [(5,4)] HALF_D_PLUS_2 [18301] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
IDLE 18314 [(4,4)] HALF_D_PLUS_2 [18301] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
DISCARD 18315 [(5,4)] 0 [18301] [] [] [] [] [18312,18313,18314,18315] CONDITIONAL_S
MERGE 18316 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18316,18317,18318,18319] CONDITIONAL_S
Y_MEAS 18317 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18316,18317,18318,18319] CONDITIONAL_S
IDLE 18318 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18316,18317,18318,18319] CONDITIONAL_S
DISCARD 18319 [(5,2)] 0 [] [] [] [] [] [18316,18317,18318,18319] CONDITIONAL_S
INJECT_T 18320 [(4,0)] D [] [] [] [] [] [] none
MERGE 18321 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18338,18339,18340,18341] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18322 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18323 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18324 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18325 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18326 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18328,18329,18326,18327] CONDITIONAL_S
Y_MEAS 18327 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18328,18329,18326,18327] CONDITIONAL_S
IDLE 18328 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18328,18329,18326,18327] CONDITIONAL_S
DISCARD 18329 [(5,4)] 0 [] [] [] [] [] [18328,18329,18326,18327] CONDITIONAL_S
INJECT_T 18330 [(0,4)] D [] [] [] [] [] [] none
MERGE 18331 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18344,18345,18342,18343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18332 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18333 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18334 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18335 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18336 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18337 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18338 [(4,2),(5,2)] D [18321] [] [] [] [((4,2),(5,2))] [18338,18339,18340,18341] CONDITIONAL_S
Y_MEAS 18339 [(5,2)] HALF_D_PLUS_2 [18321] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
IDLE 18340 [(4,2)] HALF_D_PLUS_2 [18321] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
DISCARD 18341 [(5,2)] 0 [18321] [] [] [] [] [18338,18339,18340,18341] CONDITIONAL_S
MERGE 18342 [(4,4),(5,4)] D [18331] [] [] [] [((4,4),(5,4))] [18344,18345,18342,18343] CONDITIONAL_S
Y_MEAS 18343 [(5,4)] HALF_D_PLUS_2 [18331] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
IDLE 18344 [(4,4)] HALF_D_PLUS_2 [18331] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
DISCARD 18345 [(5,4)] 0 [18331] [] [] [] [] [18344,18345,18342,18343] CONDITIONAL_S
INJECT_T 18346 [(0,4)] D [] [] [] [] [] [] none
MERGE 18347 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18364,18365,18366,18367] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18348 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18349 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18350 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18351 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18352 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18353 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18354 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18354,18355,18356,18357] CONDITIONAL_S
Y_MEAS 18355 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
IDLE 18356 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
DISCARD 18357 [(5,2)] 0 [] [] [] [] [] [18354,18355,18356,18357] CONDITIONAL_S
INJECT_T 18358 [(4,0)] D [] [] [] [] [] [] none
MERGE 18359 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18368,18369,18370,18371] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18360 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18361 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18362 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18363 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18364 [(4,4),(5,4)] D [18347] [] [] [] [((4,4),(5,4))] [18364,18365,18366,18367] CONDITIONAL_S
Y_MEAS 18365 [(5,4)] HALF_D_PLUS_2 [18347] [] [] [] [] [18364,18365,18366,18367] CONDITIONAL_S
IDLE 18366 [(4,4)] HALF_D_PLUS_2 [18347] [] [] [] [] [18364,18365,18366,18367] CONDITIONAL_S
DISCARD 18367 [(5,4)] 0 [18347] [] [] [] [] [18364,18365,18366,18367] CONDITIONAL_S
MERGE 18368 [(4,2),(5,2)] D [18359] [] [] [] [((4,2),(5,2))] [18368,18369,18370,18371] CONDITIONAL_S
Y_MEAS 18369 [(5,2)] HALF_D_PLUS_2 [18359] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
IDLE 18370 [(4,2)] HALF_D_PLUS_2 [18359] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
DISCARD 18371 [(5,2)] 0 [18359] [] [] [] [] [18368,18369,18370,18371] CONDITIONAL_S
MERGE 18372 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18372,18373,18374,18375] CONDITIONAL_S
Y_MEAS 18373 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
IDLE 18374 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
DISCARD 18375 [(5,4)] 0 [] [] [] [] [] [18372,18373,18374,18375] CONDITIONAL_S
INJECT_T 18376 [(0,4)] D [] [] [] [] [] [] none
MERGE 18377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18394,18395,18396,18397] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18384 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18384,18385,18386,18387] CONDITIONAL_S
Y_MEAS 18385 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
IDLE 18386 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
DISCARD 18387 [(5,2)] 0 [] [] [] [] [] [18384,18385,18386,18387] CONDITIONAL_S
INJECT_T 18388 [(4,0)] D [] [] [] [] [] [] none
MERGE 18389 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18400,18401,18398,18399] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18390 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18391 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18392 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18393 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18394 [(4,4),(5,4)] D [18377] [] [] [] [((4,4),(5,4))] [18394,18395,18396,18397] CONDITIONAL_S
Y_MEAS 18395 [(5,4)] HALF_D_PLUS_2 [18377] [] [] [] [] [18394,18395,18396,18397] CONDITIONAL_S
IDLE 18396 [(4,4)] HALF_D_PLUS_2 [18377] [] [] [] [] [18394,18395,18396,18397] CONDITIONAL_S
DISCARD 18397 [(5,4)] 0 [18377] [] [] [] [] [18394,18395,18396,18397] CONDITIONAL_S
MERGE 18398 [(4,2),(5,2)] D [18389] [] [] [] [((4,2),(5,2))] [18400,18401,18398,18399] CONDITIONAL_S
Y_MEAS 18399 [(5,2)] HALF_D_PLUS_2 [18389] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
IDLE 18400 [(4,2)] HALF_D_PLUS_2 [18389] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
DISCARD 18401 [(5,2)] 0 [18389] [] [] [] [] [18400,18401,18398,18399] CONDITIONAL_S
INJECT_T 18402 [(0,4)] D [] [] [] [] [] [] none
MERGE 18403 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18410,18411,18412,18413] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18404 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18405 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18406 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18407 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18408 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18409 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18410 [(4,4),(5,4)] D [18403] [] [] [] [((4,4),(5,4))] [18410,18411,18412,18413] CONDITIONAL_S
Y_MEAS 18411 [(5,4)] HALF_D_PLUS_2 [18403] [] [] [] [] [18410,18411,18412,18413] CONDITIONAL_S
IDLE 18412 [(4,4)] HALF_D_PLUS_2 [18403] [] [] [] [] [18410,18411,18412,18413] CONDITIONAL_S
DISCARD 18413 [(5,4)] 0 [18403] [] [] [] [] [18410,18411,18412,18413] CONDITIONAL_S
MERGE 18414 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18416,18417,18414,18415] CONDITIONAL_S
Y_MEAS 18415 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
IDLE 18416 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
DISCARD 18417 [(5,2)] 0 [] [] [] [] [] [18416,18417,18414,18415] CONDITIONAL_S
INJECT_T 18418 [(4,0)] D [] [] [] [] [] [] none
MERGE 18419 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18424,18425,18426,18427] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18420 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18421 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18422 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18423 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18424 [(4,2),(5,2)] D [18419] [] [] [] [((4,2),(5,2))] [18424,18425,18426,18427] CONDITIONAL_S
Y_MEAS 18425 [(5,2)] HALF_D_PLUS_2 [18419] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
IDLE 18426 [(4,2)] HALF_D_PLUS_2 [18419] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
DISCARD 18427 [(5,2)] 0 [18419] [] [] [] [] [18424,18425,18426,18427] CONDITIONAL_S
MERGE 18428 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18428,18429,18430,18431] CONDITIONAL_S
Y_MEAS 18429 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
IDLE 18430 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
DISCARD 18431 [(5,4)] 0 [] [] [] [] [] [18428,18429,18430,18431] CONDITIONAL_S
INJECT_T 18432 [(0,4)] D [] [] [] [] [] [] none
MERGE 18433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18448,18449,18446,18447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18439 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18440 [(4,0)] D [] [] [] [] [] [] none
MERGE 18441 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18450,18451,18452,18453] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18442 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18443 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18444 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18445 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18446 [(4,4),(5,4)] D [18433] [] [] [] [((4,4),(5,4))] [18448,18449,18446,18447] CONDITIONAL_S
Y_MEAS 18447 [(5,4)] HALF_D_PLUS_2 [18433] [] [] [] [] [18448,18449,18446,18447] CONDITIONAL_S
IDLE 18448 [(4,4)] HALF_D_PLUS_2 [18433] [] [] [] [] [18448,18449,18446,18447] CONDITIONAL_S
DISCARD 18449 [(5,4)] 0 [18433] [] [] [] [] [18448,18449,18446,18447] CONDITIONAL_S
MERGE 18450 [(4,2),(5,2)] D [18441] [] [] [] [((4,2),(5,2))] [18450,18451,18452,18453] CONDITIONAL_S
Y_MEAS 18451 [(5,2)] HALF_D_PLUS_2 [18441] [] [] [] [] [18450,18451,18452,18453] CONDITIONAL_S
IDLE 18452 [(4,2)] HALF_D_PLUS_2 [18441] [] [] [] [] [18450,18451,18452,18453] CONDITIONAL_S
DISCARD 18453 [(5,2)] 0 [18441] [] [] [] [] [18450,18451,18452,18453] CONDITIONAL_S
INJECT_T 18454 [(0,4)] D [] [] [] [] [] [] none
MERGE 18455 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18464,18465,18462,18463] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18456 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18457 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18458 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18459 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18460 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18461 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18462 [(4,4),(5,4)] D [18455] [] [] [] [((4,4),(5,4))] [18464,18465,18462,18463] CONDITIONAL_S
Y_MEAS 18463 [(5,4)] HALF_D_PLUS_2 [18455] [] [] [] [] [18464,18465,18462,18463] CONDITIONAL_S
IDLE 18464 [(4,4)] HALF_D_PLUS_2 [18455] [] [] [] [] [18464,18465,18462,18463] CONDITIONAL_S
DISCARD 18465 [(5,4)] 0 [18455] [] [] [] [] [18464,18465,18462,18463] CONDITIONAL_S
MERGE 18466 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18466,18467,18468,18469] CONDITIONAL_S
Y_MEAS 18467 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
IDLE 18468 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
DISCARD 18469 [(5,2)] 0 [] [] [] [] [] [18466,18467,18468,18469] CONDITIONAL_S
INJECT_T 18470 [(4,0)] D [] [] [] [] [] [] none
MERGE 18471 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18476,18477,18478,18479] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18472 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18473 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18474 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18475 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18476 [(4,2),(5,2)] D [18471] [] [] [] [((4,2),(5,2))] [18476,18477,18478,18479] CONDITIONAL_S
Y_MEAS 18477 [(5,2)] HALF_D_PLUS_2 [18471] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
IDLE 18478 [(4,2)] HALF_D_PLUS_2 [18471] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
DISCARD 18479 [(5,2)] 0 [18471] [] [] [] [] [18476,18477,18478,18479] CONDITIONAL_S
MERGE 18480 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18480,18481,18482,18483] CONDITIONAL_S
Y_MEAS 18481 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18480,18481,18482,18483] CONDITIONAL_S
IDLE 18482 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18480,18481,18482,18483] CONDITIONAL_S
DISCARD 18483 [(5,4)] 0 [] [] [] [] [] [18480,18481,18482,18483] CONDITIONAL_S
INJECT_T 18484 [(0,4)] D [] [] [] [] [] [] none
MERGE 18485 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18492,18493,18494,18495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18486 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18487 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18488 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18489 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18490 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18491 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18492 [(4,4),(5,4)] D [18485] [] [] [] [((4,4),(5,4))] [18492,18493,18494,18495] CONDITIONAL_S
Y_MEAS 18493 [(5,4)] HALF_D_PLUS_2 [18485] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
IDLE 18494 [(4,4)] HALF_D_PLUS_2 [18485] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
DISCARD 18495 [(5,4)] 0 [18485] [] [] [] [] [18492,18493,18494,18495] CONDITIONAL_S
MERGE 18496 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18496,18497,18498,18499] CONDITIONAL_S
Y_MEAS 18497 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18496,18497,18498,18499] CONDITIONAL_S
IDLE 18498 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18496,18497,18498,18499] CONDITIONAL_S
DISCARD 18499 [(5,2)] 0 [] [] [] [] [] [18496,18497,18498,18499] CONDITIONAL_S
INJECT_T 18500 [(4,0)] D [] [] [] [] [] [] none
MERGE 18501 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18506,18507,18508,18509] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18502 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18503 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18504 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18505 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18506 [(4,2),(5,2)] D [18501] [] [] [] [((4,2),(5,2))] [18506,18507,18508,18509] CONDITIONAL_S
Y_MEAS 18507 [(5,2)] HALF_D_PLUS_2 [18501] [] [] [] [] [18506,18507,18508,18509] CONDITIONAL_S
IDLE 18508 [(4,2)] HALF_D_PLUS_2 [18501] [] [] [] [] [18506,18507,18508,18509] CONDITIONAL_S
DISCARD 18509 [(5,2)] 0 [18501] [] [] [] [] [18506,18507,18508,18509] CONDITIONAL_S
INJECT_T 18510 [(0,4)] D [] [] [] [] [] [] none
MERGE 18511 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18520,18521,18518,18519] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18512 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18513 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18514 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18515 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18516 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18517 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18518 [(4,4),(5,4)] D [18511] [] [] [] [((4,4),(5,4))] [18520,18521,18518,18519] CONDITIONAL_S
Y_MEAS 18519 [(5,4)] HALF_D_PLUS_2 [18511] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
IDLE 18520 [(4,4)] HALF_D_PLUS_2 [18511] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
DISCARD 18521 [(5,4)] 0 [18511] [] [] [] [] [18520,18521,18518,18519] CONDITIONAL_S
INJECT_T 18522 [(4,0)] D [] [] [] [] [] [] none
MERGE 18523 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18528,18529,18530,18531] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18524 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18525 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18526 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18527 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18528 [(4,2),(5,2)] D [18523] [] [] [] [((4,2),(5,2))] [18528,18529,18530,18531] CONDITIONAL_S
Y_MEAS 18529 [(5,2)] HALF_D_PLUS_2 [18523] [] [] [] [] [18528,18529,18530,18531] CONDITIONAL_S
IDLE 18530 [(4,2)] HALF_D_PLUS_2 [18523] [] [] [] [] [18528,18529,18530,18531] CONDITIONAL_S
DISCARD 18531 [(5,2)] 0 [18523] [] [] [] [] [18528,18529,18530,18531] CONDITIONAL_S
MERGE 18532 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18532,18533,18534,18535] CONDITIONAL_S
Y_MEAS 18533 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18532,18533,18534,18535] CONDITIONAL_S
IDLE 18534 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18532,18533,18534,18535] CONDITIONAL_S
DISCARD 18535 [(5,4)] 0 [] [] [] [] [] [18532,18533,18534,18535] CONDITIONAL_S
INJECT_T 18536 [(0,4)] D [] [] [] [] [] [] none
MERGE 18537 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18544,18545,18546,18547] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18538 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18539 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18540 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18541 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18542 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18543 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18544 [(4,4),(5,4)] D [18537] [] [] [] [((4,4),(5,4))] [18544,18545,18546,18547] CONDITIONAL_S
Y_MEAS 18545 [(5,4)] HALF_D_PLUS_2 [18537] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
IDLE 18546 [(4,4)] HALF_D_PLUS_2 [18537] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
DISCARD 18547 [(5,4)] 0 [18537] [] [] [] [] [18544,18545,18546,18547] CONDITIONAL_S
MERGE 18548 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18548,18549,18550,18551] CONDITIONAL_S
Y_MEAS 18549 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
IDLE 18550 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
DISCARD 18551 [(5,2)] 0 [] [] [] [] [] [18548,18549,18550,18551] CONDITIONAL_S
INJECT_T 18552 [(4,0)] D [] [] [] [] [] [] none
MERGE 18553 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18560,18561,18558,18559] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18554 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18555 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18556 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18557 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18558 [(4,2),(5,2)] D [18553] [] [] [] [((4,2),(5,2))] [18560,18561,18558,18559] CONDITIONAL_S
Y_MEAS 18559 [(5,2)] HALF_D_PLUS_2 [18553] [] [] [] [] [18560,18561,18558,18559] CONDITIONAL_S
IDLE 18560 [(4,2)] HALF_D_PLUS_2 [18553] [] [] [] [] [18560,18561,18558,18559] CONDITIONAL_S
DISCARD 18561 [(5,2)] 0 [18553] [] [] [] [] [18560,18561,18558,18559] CONDITIONAL_S
MERGE 18562 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18562,18563,18564,18565] CONDITIONAL_S
Y_MEAS 18563 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18562,18563,18564,18565] CONDITIONAL_S
IDLE 18564 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18562,18563,18564,18565] CONDITIONAL_S
DISCARD 18565 [(5,4)] 0 [] [] [] [] [] [18562,18563,18564,18565] CONDITIONAL_S
INJECT_T 18566 [(0,4)] D [] [] [] [] [] [] none
MERGE 18567 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18580,18581,18582,18583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18568 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18569 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18570 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18571 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18572 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18573 [(0,4)] 0 [] [] [] [] [] [] none
INJECT_T 18574 [(4,0)] D [] [] [] [] [] [] none
MERGE 18575 [(4,0),(3,1),(4,2),(3,0),(3,2)] D [] [18584,18585,18586,18587] [] [] [((3,0),(3,1)),((4,0),(3,0)),((3,1),(3,2)),((3,2),(4,2))] [] none
DISCARD 18576 [(3,0)] 0 [] [] [] [] [] [] none
DISCARD 18577 [(3,1)] 0 [] [] [] [] [] [] none
DISCARD 18578 [(3,2)] 0 [] [] [] [] [] [] none
DISCARD 18579 [(4,0)] 0 [] [] [] [] [] [] none
MERGE 18580 [(4,4),(5,4)] D [18567] [] [] [] [((4,4),(5,4))] [18580,18581,18582,18583] CONDITIONAL_S
Y_MEAS 18581 [(5,4)] HALF_D_PLUS_2 [18567] [] [] [] [] [18580,18581,18582,18583] CONDITIONAL_S
IDLE 18582 [(4,4)] HALF_D_PLUS_2 [18567] [] [] [] [] [18580,18581,18582,18583] CONDITIONAL_S
DISCARD 18583 [(5,4)] 0 [18567] [] [] [] [] [18580,18581,18582,18583] CONDITIONAL_S
MERGE 18584 [(4,2),(5,2)] D [18575] [] [] [] [((4,2),(5,2))] [18584,18585,18586,18587] CONDITIONAL_S
Y_MEAS 18585 [(5,2)] HALF_D_PLUS_2 [18575] [] [] [] [] [18584,18585,18586,18587] CONDITIONAL_S
IDLE 18586 [(4,2)] HALF_D_PLUS_2 [18575] [] [] [] [] [18584,18585,18586,18587] CONDITIONAL_S
DISCARD 18587 [(5,2)] 0 [18575] [] [] [] [] [18584,18585,18586,18587] CONDITIONAL_S
MERGE 18588 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18588,18589,18590,18591] CONDITIONAL_S
Y_MEAS 18589 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18588,18589,18590,18591] CONDITIONAL_S
IDLE 18590 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18588,18589,18590,18591] CONDITIONAL_S
DISCARD 18591 [(5,4)] 0 [] [] [] [] [] [18588,18589,18590,18591] CONDITIONAL_S
INJECT_T 18592 [(0,4)] D [] [] [] [] [] [] none
MERGE 18593 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18600,18601,18602,18603] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18594 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18595 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18596 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18597 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18598 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18599 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18600 [(4,4),(5,4)] D [18593] [] [] [] [((4,4),(5,4))] [18600,18601,18602,18603] CONDITIONAL_S
Y_MEAS 18601 [(5,4)] HALF_D_PLUS_2 [18593] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
IDLE 18602 [(4,4)] HALF_D_PLUS_2 [18593] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
DISCARD 18603 [(5,4)] 0 [18593] [] [] [] [] [18600,18601,18602,18603] CONDITIONAL_S
MERGE 18604 [(4,2),(5,2)] D [] [] [] [] [((4,2),(5,2))] [18604,18605,18606,18607] CONDITIONAL_S
Y_MEAS 18605 [(5,2)] HALF_D_PLUS_2 [] [] [] [] [] [18604,18605,18606,18607] CONDITIONAL_S
IDLE 18606 [(4,2)] HALF_D_PLUS_2 [] [] [] [] [] [18604,18605,18606,18607] CONDITIONAL_S
DISCARD 18607 [(5,2)] 0 [] [] [] [] [] [18604,18605,18606,18607] CONDITIONAL_S
MERGE 18608 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18608,18609,18610,18611] CONDITIONAL_S
Y_MEAS 18609 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18608,18609,18610,18611] CONDITIONAL_S
IDLE 18610 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18608,18609,18610,18611] CONDITIONAL_S
DISCARD 18611 [(5,4)] 0 [] [] [] [] [] [18608,18609,18610,18611] CONDITIONAL_S
INJECT_T 18612 [(0,4)] D [] [] [] [] [] [] none
MERGE 18613 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18620,18621,18622,18623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18615 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18616 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18617 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18619 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18620 [(4,4),(5,4)] D [18613] [] [] [] [((4,4),(5,4))] [18620,18621,18622,18623] CONDITIONAL_S
Y_MEAS 18621 [(5,4)] HALF_D_PLUS_2 [18613] [] [] [] [] [18620,18621,18622,18623] CONDITIONAL_S
IDLE 18622 [(4,4)] HALF_D_PLUS_2 [18613] [] [] [] [] [18620,18621,18622,18623] CONDITIONAL_S
DISCARD 18623 [(5,4)] 0 [18613] [] [] [] [] [18620,18621,18622,18623] CONDITIONAL_S
MERGE 18624 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18624,18625,18626,18627] CONDITIONAL_S
Y_MEAS 18625 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18624,18625,18626,18627] CONDITIONAL_S
IDLE 18626 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18624,18625,18626,18627] CONDITIONAL_S
DISCARD 18627 [(5,4)] 0 [] [] [] [] [] [18624,18625,18626,18627] CONDITIONAL_S
INJECT_T 18628 [(0,4)] D [] [] [] [] [] [] none
MERGE 18629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18636,18637,18638,18639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18636 [(4,4),(5,4)] D [18629] [] [] [] [((4,4),(5,4))] [18636,18637,18638,18639] CONDITIONAL_S
Y_MEAS 18637 [(5,4)] HALF_D_PLUS_2 [18629] [] [] [] [] [18636,18637,18638,18639] CONDITIONAL_S
IDLE 18638 [(4,4)] HALF_D_PLUS_2 [18629] [] [] [] [] [18636,18637,18638,18639] CONDITIONAL_S
DISCARD 18639 [(5,4)] 0 [18629] [] [] [] [] [18636,18637,18638,18639] CONDITIONAL_S
MERGE 18640 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18640,18641,18642,18643] CONDITIONAL_S
Y_MEAS 18641 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18640,18641,18642,18643] CONDITIONAL_S
IDLE 18642 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18640,18641,18642,18643] CONDITIONAL_S
DISCARD 18643 [(5,4)] 0 [] [] [] [] [] [18640,18641,18642,18643] CONDITIONAL_S
INJECT_T 18644 [(0,4)] D [] [] [] [] [] [] none
MERGE 18645 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18652,18653,18654,18655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18647 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18648 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18649 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18650 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18651 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18652 [(4,4),(5,4)] D [18645] [] [] [] [((4,4),(5,4))] [18652,18653,18654,18655] CONDITIONAL_S
Y_MEAS 18653 [(5,4)] HALF_D_PLUS_2 [18645] [] [] [] [] [18652,18653,18654,18655] CONDITIONAL_S
IDLE 18654 [(4,4)] HALF_D_PLUS_2 [18645] [] [] [] [] [18652,18653,18654,18655] CONDITIONAL_S
DISCARD 18655 [(5,4)] 0 [18645] [] [] [] [] [18652,18653,18654,18655] CONDITIONAL_S
MERGE 18656 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18656,18657,18658,18659] CONDITIONAL_S
Y_MEAS 18657 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18656,18657,18658,18659] CONDITIONAL_S
IDLE 18658 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18656,18657,18658,18659] CONDITIONAL_S
DISCARD 18659 [(5,4)] 0 [] [] [] [] [] [18656,18657,18658,18659] CONDITIONAL_S
INJECT_T 18660 [(0,4)] D [] [] [] [] [] [] none
MERGE 18661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18668,18669,18670,18671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18668 [(4,4),(5,4)] D [18661] [] [] [] [((4,4),(5,4))] [18668,18669,18670,18671] CONDITIONAL_S
Y_MEAS 18669 [(5,4)] HALF_D_PLUS_2 [18661] [] [] [] [] [18668,18669,18670,18671] CONDITIONAL_S
IDLE 18670 [(4,4)] HALF_D_PLUS_2 [18661] [] [] [] [] [18668,18669,18670,18671] CONDITIONAL_S
DISCARD 18671 [(5,4)] 0 [18661] [] [] [] [] [18668,18669,18670,18671] CONDITIONAL_S
MERGE 18672 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18672,18673,18674,18675] CONDITIONAL_S
Y_MEAS 18673 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18672,18673,18674,18675] CONDITIONAL_S
IDLE 18674 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18672,18673,18674,18675] CONDITIONAL_S
DISCARD 18675 [(5,4)] 0 [] [] [] [] [] [18672,18673,18674,18675] CONDITIONAL_S
INJECT_T 18676 [(0,4)] D [] [] [] [] [] [] none
MERGE 18677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18684,18685,18686,18687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18684 [(4,4),(5,4)] D [18677] [] [] [] [((4,4),(5,4))] [18684,18685,18686,18687] CONDITIONAL_S
Y_MEAS 18685 [(5,4)] HALF_D_PLUS_2 [18677] [] [] [] [] [18684,18685,18686,18687] CONDITIONAL_S
IDLE 18686 [(4,4)] HALF_D_PLUS_2 [18677] [] [] [] [] [18684,18685,18686,18687] CONDITIONAL_S
DISCARD 18687 [(5,4)] 0 [18677] [] [] [] [] [18684,18685,18686,18687] CONDITIONAL_S
MERGE 18688 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18688,18689,18690,18691] CONDITIONAL_S
Y_MEAS 18689 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18688,18689,18690,18691] CONDITIONAL_S
IDLE 18690 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18688,18689,18690,18691] CONDITIONAL_S
DISCARD 18691 [(5,4)] 0 [] [] [] [] [] [18688,18689,18690,18691] CONDITIONAL_S
INJECT_T 18692 [(0,4)] D [] [] [] [] [] [] none
MERGE 18693 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18700,18701,18702,18703] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18694 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18695 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18696 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18697 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18698 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18699 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18700 [(4,4),(5,4)] D [18693] [] [] [] [((4,4),(5,4))] [18700,18701,18702,18703] CONDITIONAL_S
Y_MEAS 18701 [(5,4)] HALF_D_PLUS_2 [18693] [] [] [] [] [18700,18701,18702,18703] CONDITIONAL_S
IDLE 18702 [(4,4)] HALF_D_PLUS_2 [18693] [] [] [] [] [18700,18701,18702,18703] CONDITIONAL_S
DISCARD 18703 [(5,4)] 0 [18693] [] [] [] [] [18700,18701,18702,18703] CONDITIONAL_S
INJECT_T 18704 [(0,4)] D [] [] [] [] [] [] none
MERGE 18705 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18712,18713,18714,18715] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18706 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18707 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18708 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18709 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18710 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18711 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18712 [(4,4),(5,4)] D [18705] [] [] [] [((4,4),(5,4))] [18712,18713,18714,18715] CONDITIONAL_S
Y_MEAS 18713 [(5,4)] HALF_D_PLUS_2 [18705] [] [] [] [] [18712,18713,18714,18715] CONDITIONAL_S
IDLE 18714 [(4,4)] HALF_D_PLUS_2 [18705] [] [] [] [] [18712,18713,18714,18715] CONDITIONAL_S
DISCARD 18715 [(5,4)] 0 [18705] [] [] [] [] [18712,18713,18714,18715] CONDITIONAL_S
MERGE 18716 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18716,18717,18718,18719] CONDITIONAL_S
Y_MEAS 18717 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18716,18717,18718,18719] CONDITIONAL_S
IDLE 18718 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18716,18717,18718,18719] CONDITIONAL_S
DISCARD 18719 [(5,4)] 0 [] [] [] [] [] [18716,18717,18718,18719] CONDITIONAL_S
INJECT_T 18720 [(0,4)] D [] [] [] [] [] [] none
MERGE 18721 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18728,18729,18730,18731] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18723 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18724 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18725 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18728 [(4,4),(5,4)] D [18721] [] [] [] [((4,4),(5,4))] [18728,18729,18730,18731] CONDITIONAL_S
Y_MEAS 18729 [(5,4)] HALF_D_PLUS_2 [18721] [] [] [] [] [18728,18729,18730,18731] CONDITIONAL_S
IDLE 18730 [(4,4)] HALF_D_PLUS_2 [18721] [] [] [] [] [18728,18729,18730,18731] CONDITIONAL_S
DISCARD 18731 [(5,4)] 0 [18721] [] [] [] [] [18728,18729,18730,18731] CONDITIONAL_S
INJECT_T 18732 [(0,4)] D [] [] [] [] [] [] none
MERGE 18733 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18740,18741,18742,18743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18735 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18736 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18737 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18738 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18739 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18740 [(4,4),(5,4)] D [18733] [] [] [] [((4,4),(5,4))] [18740,18741,18742,18743] CONDITIONAL_S
Y_MEAS 18741 [(5,4)] HALF_D_PLUS_2 [18733] [] [] [] [] [18740,18741,18742,18743] CONDITIONAL_S
IDLE 18742 [(4,4)] HALF_D_PLUS_2 [18733] [] [] [] [] [18740,18741,18742,18743] CONDITIONAL_S
DISCARD 18743 [(5,4)] 0 [18733] [] [] [] [] [18740,18741,18742,18743] CONDITIONAL_S
MERGE 18744 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18744,18745,18746,18747] CONDITIONAL_S
Y_MEAS 18745 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18744,18745,18746,18747] CONDITIONAL_S
IDLE 18746 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18744,18745,18746,18747] CONDITIONAL_S
DISCARD 18747 [(5,4)] 0 [] [] [] [] [] [18744,18745,18746,18747] CONDITIONAL_S
INJECT_T 18748 [(0,4)] D [] [] [] [] [] [] none
MERGE 18749 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18756,18757,18758,18759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18751 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18752 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18753 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18754 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18756 [(4,4),(5,4)] D [18749] [] [] [] [((4,4),(5,4))] [18756,18757,18758,18759] CONDITIONAL_S
Y_MEAS 18757 [(5,4)] HALF_D_PLUS_2 [18749] [] [] [] [] [18756,18757,18758,18759] CONDITIONAL_S
IDLE 18758 [(4,4)] HALF_D_PLUS_2 [18749] [] [] [] [] [18756,18757,18758,18759] CONDITIONAL_S
DISCARD 18759 [(5,4)] 0 [18749] [] [] [] [] [18756,18757,18758,18759] CONDITIONAL_S
INJECT_T 18760 [(0,4)] D [] [] [] [] [] [] none
MERGE 18761 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18768,18769,18770,18771] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18763 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18764 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18765 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18768 [(4,4),(5,4)] D [18761] [] [] [] [((4,4),(5,4))] [18768,18769,18770,18771] CONDITIONAL_S
Y_MEAS 18769 [(5,4)] HALF_D_PLUS_2 [18761] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
IDLE 18770 [(4,4)] HALF_D_PLUS_2 [18761] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
DISCARD 18771 [(5,4)] 0 [18761] [] [] [] [] [18768,18769,18770,18771] CONDITIONAL_S
INJECT_T 18772 [(0,4)] D [] [] [] [] [] [] none
MERGE 18773 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18780,18781,18782,18783] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18774 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18775 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18776 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18777 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18778 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18779 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18780 [(4,4),(5,4)] D [18773] [] [] [] [((4,4),(5,4))] [18780,18781,18782,18783] CONDITIONAL_S
Y_MEAS 18781 [(5,4)] HALF_D_PLUS_2 [18773] [] [] [] [] [18780,18781,18782,18783] CONDITIONAL_S
IDLE 18782 [(4,4)] HALF_D_PLUS_2 [18773] [] [] [] [] [18780,18781,18782,18783] CONDITIONAL_S
DISCARD 18783 [(5,4)] 0 [18773] [] [] [] [] [18780,18781,18782,18783] CONDITIONAL_S
INJECT_T 18784 [(0,4)] D [] [] [] [] [] [] none
MERGE 18785 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18792,18793,18794,18795] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18786 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18787 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18788 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18789 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18790 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18791 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18792 [(4,4),(5,4)] D [18785] [] [] [] [((4,4),(5,4))] [18792,18793,18794,18795] CONDITIONAL_S
Y_MEAS 18793 [(5,4)] HALF_D_PLUS_2 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
IDLE 18794 [(4,4)] HALF_D_PLUS_2 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
DISCARD 18795 [(5,4)] 0 [18785] [] [] [] [] [18792,18793,18794,18795] CONDITIONAL_S
INJECT_T 18796 [(0,4)] D [] [] [] [] [] [] none
MERGE 18797 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18804,18805,18806,18807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18798 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18799 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18800 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18801 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18802 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18803 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18804 [(4,4),(5,4)] D [18797] [] [] [] [((4,4),(5,4))] [18804,18805,18806,18807] CONDITIONAL_S
Y_MEAS 18805 [(5,4)] HALF_D_PLUS_2 [18797] [] [] [] [] [18804,18805,18806,18807] CONDITIONAL_S
IDLE 18806 [(4,4)] HALF_D_PLUS_2 [18797] [] [] [] [] [18804,18805,18806,18807] CONDITIONAL_S
DISCARD 18807 [(5,4)] 0 [18797] [] [] [] [] [18804,18805,18806,18807] CONDITIONAL_S
INJECT_T 18808 [(0,4)] D [] [] [] [] [] [] none
MERGE 18809 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18816,18817,18818,18819] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18810 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18811 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18812 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18813 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18814 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18815 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18816 [(4,4),(5,4)] D [18809] [] [] [] [((4,4),(5,4))] [18816,18817,18818,18819] CONDITIONAL_S
Y_MEAS 18817 [(5,4)] HALF_D_PLUS_2 [18809] [] [] [] [] [18816,18817,18818,18819] CONDITIONAL_S
IDLE 18818 [(4,4)] HALF_D_PLUS_2 [18809] [] [] [] [] [18816,18817,18818,18819] CONDITIONAL_S
DISCARD 18819 [(5,4)] 0 [18809] [] [] [] [] [18816,18817,18818,18819] CONDITIONAL_S
MERGE 18820 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18820,18821,18822,18823] CONDITIONAL_S
Y_MEAS 18821 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18820,18821,18822,18823] CONDITIONAL_S
IDLE 18822 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18820,18821,18822,18823] CONDITIONAL_S
DISCARD 18823 [(5,4)] 0 [] [] [] [] [] [18820,18821,18822,18823] CONDITIONAL_S
INJECT_T 18824 [(0,4)] D [] [] [] [] [] [] none
MERGE 18825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18832,18833,18834,18835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18832 [(4,4),(5,4)] D [18825] [] [] [] [((4,4),(5,4))] [18832,18833,18834,18835] CONDITIONAL_S
Y_MEAS 18833 [(5,4)] HALF_D_PLUS_2 [18825] [] [] [] [] [18832,18833,18834,18835] CONDITIONAL_S
IDLE 18834 [(4,4)] HALF_D_PLUS_2 [18825] [] [] [] [] [18832,18833,18834,18835] CONDITIONAL_S
DISCARD 18835 [(5,4)] 0 [18825] [] [] [] [] [18832,18833,18834,18835] CONDITIONAL_S
INJECT_T 18836 [(0,4)] D [] [] [] [] [] [] none
MERGE 18837 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18844,18845,18846,18847] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18838 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18839 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18840 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18841 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18842 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18843 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18844 [(4,4),(5,4)] D [18837] [] [] [] [((4,4),(5,4))] [18844,18845,18846,18847] CONDITIONAL_S
Y_MEAS 18845 [(5,4)] HALF_D_PLUS_2 [18837] [] [] [] [] [18844,18845,18846,18847] CONDITIONAL_S
IDLE 18846 [(4,4)] HALF_D_PLUS_2 [18837] [] [] [] [] [18844,18845,18846,18847] CONDITIONAL_S
DISCARD 18847 [(5,4)] 0 [18837] [] [] [] [] [18844,18845,18846,18847] CONDITIONAL_S
INJECT_T 18848 [(0,4)] D [] [] [] [] [] [] none
MERGE 18849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18856,18857,18858,18859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18856 [(4,4),(5,4)] D [18849] [] [] [] [((4,4),(5,4))] [18856,18857,18858,18859] CONDITIONAL_S
Y_MEAS 18857 [(5,4)] HALF_D_PLUS_2 [18849] [] [] [] [] [18856,18857,18858,18859] CONDITIONAL_S
IDLE 18858 [(4,4)] HALF_D_PLUS_2 [18849] [] [] [] [] [18856,18857,18858,18859] CONDITIONAL_S
DISCARD 18859 [(5,4)] 0 [18849] [] [] [] [] [18856,18857,18858,18859] CONDITIONAL_S
MERGE 18860 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18860,18861,18862,18863] CONDITIONAL_S
Y_MEAS 18861 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18860,18861,18862,18863] CONDITIONAL_S
IDLE 18862 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18860,18861,18862,18863] CONDITIONAL_S
DISCARD 18863 [(5,4)] 0 [] [] [] [] [] [18860,18861,18862,18863] CONDITIONAL_S
INJECT_T 18864 [(0,4)] D [] [] [] [] [] [] none
MERGE 18865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18872,18873,18874,18875] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18871 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18872 [(4,4),(5,4)] D [18865] [] [] [] [((4,4),(5,4))] [18872,18873,18874,18875] CONDITIONAL_S
Y_MEAS 18873 [(5,4)] HALF_D_PLUS_2 [18865] [] [] [] [] [18872,18873,18874,18875] CONDITIONAL_S
IDLE 18874 [(4,4)] HALF_D_PLUS_2 [18865] [] [] [] [] [18872,18873,18874,18875] CONDITIONAL_S
DISCARD 18875 [(5,4)] 0 [18865] [] [] [] [] [18872,18873,18874,18875] CONDITIONAL_S
INJECT_T 18876 [(0,4)] D [] [] [] [] [] [] none
MERGE 18877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18884,18885,18886,18887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18884 [(4,4),(5,4)] D [18877] [] [] [] [((4,4),(5,4))] [18884,18885,18886,18887] CONDITIONAL_S
Y_MEAS 18885 [(5,4)] HALF_D_PLUS_2 [18877] [] [] [] [] [18884,18885,18886,18887] CONDITIONAL_S
IDLE 18886 [(4,4)] HALF_D_PLUS_2 [18877] [] [] [] [] [18884,18885,18886,18887] CONDITIONAL_S
DISCARD 18887 [(5,4)] 0 [18877] [] [] [] [] [18884,18885,18886,18887] CONDITIONAL_S
INJECT_T 18888 [(0,4)] D [] [] [] [] [] [] none
MERGE 18889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18896,18897,18898,18899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18896 [(4,4),(5,4)] D [18889] [] [] [] [((4,4),(5,4))] [18896,18897,18898,18899] CONDITIONAL_S
Y_MEAS 18897 [(5,4)] HALF_D_PLUS_2 [18889] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
IDLE 18898 [(4,4)] HALF_D_PLUS_2 [18889] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
DISCARD 18899 [(5,4)] 0 [18889] [] [] [] [] [18896,18897,18898,18899] CONDITIONAL_S
INJECT_T 18900 [(0,4)] D [] [] [] [] [] [] none
MERGE 18901 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18908,18909,18910,18911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18903 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18904 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18905 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18908 [(4,4),(5,4)] D [18901] [] [] [] [((4,4),(5,4))] [18908,18909,18910,18911] CONDITIONAL_S
Y_MEAS 18909 [(5,4)] HALF_D_PLUS_2 [18901] [] [] [] [] [18908,18909,18910,18911] CONDITIONAL_S
IDLE 18910 [(4,4)] HALF_D_PLUS_2 [18901] [] [] [] [] [18908,18909,18910,18911] CONDITIONAL_S
DISCARD 18911 [(5,4)] 0 [18901] [] [] [] [] [18908,18909,18910,18911] CONDITIONAL_S
MERGE 18912 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18912,18913,18914,18915] CONDITIONAL_S
Y_MEAS 18913 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18912,18913,18914,18915] CONDITIONAL_S
IDLE 18914 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18912,18913,18914,18915] CONDITIONAL_S
DISCARD 18915 [(5,4)] 0 [] [] [] [] [] [18912,18913,18914,18915] CONDITIONAL_S
INJECT_T 18916 [(0,4)] D [] [] [] [] [] [] none
MERGE 18917 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18924,18925,18926,18927] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18918 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18919 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18920 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18921 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18922 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18923 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18924 [(4,4),(5,4)] D [18917] [] [] [] [((4,4),(5,4))] [18924,18925,18926,18927] CONDITIONAL_S
Y_MEAS 18925 [(5,4)] HALF_D_PLUS_2 [18917] [] [] [] [] [18924,18925,18926,18927] CONDITIONAL_S
IDLE 18926 [(4,4)] HALF_D_PLUS_2 [18917] [] [] [] [] [18924,18925,18926,18927] CONDITIONAL_S
DISCARD 18927 [(5,4)] 0 [18917] [] [] [] [] [18924,18925,18926,18927] CONDITIONAL_S
INJECT_T 18928 [(0,4)] D [] [] [] [] [] [] none
MERGE 18929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18936,18937,18938,18939] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18936 [(4,4),(5,4)] D [18929] [] [] [] [((4,4),(5,4))] [18936,18937,18938,18939] CONDITIONAL_S
Y_MEAS 18937 [(5,4)] HALF_D_PLUS_2 [18929] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
IDLE 18938 [(4,4)] HALF_D_PLUS_2 [18929] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
DISCARD 18939 [(5,4)] 0 [18929] [] [] [] [] [18936,18937,18938,18939] CONDITIONAL_S
MERGE 18940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18940,18941,18942,18943] CONDITIONAL_S
Y_MEAS 18941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
IDLE 18942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
DISCARD 18943 [(5,4)] 0 [] [] [] [] [] [18940,18941,18942,18943] CONDITIONAL_S
INJECT_T 18944 [(0,4)] D [] [] [] [] [] [] none
MERGE 18945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18952,18953,18954,18955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18952 [(4,4),(5,4)] D [18945] [] [] [] [((4,4),(5,4))] [18952,18953,18954,18955] CONDITIONAL_S
Y_MEAS 18953 [(5,4)] HALF_D_PLUS_2 [18945] [] [] [] [] [18952,18953,18954,18955] CONDITIONAL_S
IDLE 18954 [(4,4)] HALF_D_PLUS_2 [18945] [] [] [] [] [18952,18953,18954,18955] CONDITIONAL_S
DISCARD 18955 [(5,4)] 0 [18945] [] [] [] [] [18952,18953,18954,18955] CONDITIONAL_S
MERGE 18956 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18956,18957,18958,18959] CONDITIONAL_S
Y_MEAS 18957 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18956,18957,18958,18959] CONDITIONAL_S
IDLE 18958 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18956,18957,18958,18959] CONDITIONAL_S
DISCARD 18959 [(5,4)] 0 [] [] [] [] [] [18956,18957,18958,18959] CONDITIONAL_S
MERGE 18960 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18960,18961,18962,18963] CONDITIONAL_S
Y_MEAS 18961 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18960,18961,18962,18963] CONDITIONAL_S
IDLE 18962 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18960,18961,18962,18963] CONDITIONAL_S
DISCARD 18963 [(5,4)] 0 [] [] [] [] [] [18960,18961,18962,18963] CONDITIONAL_S
MERGE 18964 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18964,18965,18966,18967] CONDITIONAL_S
Y_MEAS 18965 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18964,18965,18966,18967] CONDITIONAL_S
IDLE 18966 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18964,18965,18966,18967] CONDITIONAL_S
DISCARD 18967 [(5,4)] 0 [] [] [] [] [] [18964,18965,18966,18967] CONDITIONAL_S
MERGE 18968 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18968,18969,18970,18971] CONDITIONAL_S
Y_MEAS 18969 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18968,18969,18970,18971] CONDITIONAL_S
IDLE 18970 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18968,18969,18970,18971] CONDITIONAL_S
DISCARD 18971 [(5,4)] 0 [] [] [] [] [] [18968,18969,18970,18971] CONDITIONAL_S
INJECT_T 18972 [(0,4)] D [] [] [] [] [] [] none
MERGE 18973 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18980,18981,18982,18983] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18974 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18975 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18976 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18977 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18978 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18979 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18980 [(4,4),(5,4)] D [18973] [] [] [] [((4,4),(5,4))] [18980,18981,18982,18983] CONDITIONAL_S
Y_MEAS 18981 [(5,4)] HALF_D_PLUS_2 [18973] [] [] [] [] [18980,18981,18982,18983] CONDITIONAL_S
IDLE 18982 [(4,4)] HALF_D_PLUS_2 [18973] [] [] [] [] [18980,18981,18982,18983] CONDITIONAL_S
DISCARD 18983 [(5,4)] 0 [18973] [] [] [] [] [18980,18981,18982,18983] CONDITIONAL_S
MERGE 18984 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [18984,18985,18986,18987] CONDITIONAL_S
Y_MEAS 18985 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [18984,18985,18986,18987] CONDITIONAL_S
IDLE 18986 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [18984,18985,18986,18987] CONDITIONAL_S
DISCARD 18987 [(5,4)] 0 [] [] [] [] [] [18984,18985,18986,18987] CONDITIONAL_S
INJECT_T 18988 [(0,4)] D [] [] [] [] [] [] none
MERGE 18989 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [18996,18997,18998,18999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 18990 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 18991 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 18992 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 18993 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 18994 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 18995 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 18996 [(4,4),(5,4)] D [18989] [] [] [] [((4,4),(5,4))] [18996,18997,18998,18999] CONDITIONAL_S
Y_MEAS 18997 [(5,4)] HALF_D_PLUS_2 [18989] [] [] [] [] [18996,18997,18998,18999] CONDITIONAL_S
IDLE 18998 [(4,4)] HALF_D_PLUS_2 [18989] [] [] [] [] [18996,18997,18998,18999] CONDITIONAL_S
DISCARD 18999 [(5,4)] 0 [18989] [] [] [] [] [18996,18997,18998,18999] CONDITIONAL_S
INJECT_T 19000 [(0,4)] D [] [] [] [] [] [] none
MERGE 19001 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19008,19009,19010,19011] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19002 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19003 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19004 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19005 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19006 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19007 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19008 [(4,4),(5,4)] D [19001] [] [] [] [((4,4),(5,4))] [19008,19009,19010,19011] CONDITIONAL_S
Y_MEAS 19009 [(5,4)] HALF_D_PLUS_2 [19001] [] [] [] [] [19008,19009,19010,19011] CONDITIONAL_S
IDLE 19010 [(4,4)] HALF_D_PLUS_2 [19001] [] [] [] [] [19008,19009,19010,19011] CONDITIONAL_S
DISCARD 19011 [(5,4)] 0 [19001] [] [] [] [] [19008,19009,19010,19011] CONDITIONAL_S
MERGE 19012 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19012,19013,19014,19015] CONDITIONAL_S
Y_MEAS 19013 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19012,19013,19014,19015] CONDITIONAL_S
IDLE 19014 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19012,19013,19014,19015] CONDITIONAL_S
DISCARD 19015 [(5,4)] 0 [] [] [] [] [] [19012,19013,19014,19015] CONDITIONAL_S
INJECT_T 19016 [(0,4)] D [] [] [] [] [] [] none
MERGE 19017 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19024,19025,19026,19027] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19018 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19019 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19020 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19021 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19022 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19023 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19024 [(4,4),(5,4)] D [19017] [] [] [] [((4,4),(5,4))] [19024,19025,19026,19027] CONDITIONAL_S
Y_MEAS 19025 [(5,4)] HALF_D_PLUS_2 [19017] [] [] [] [] [19024,19025,19026,19027] CONDITIONAL_S
IDLE 19026 [(4,4)] HALF_D_PLUS_2 [19017] [] [] [] [] [19024,19025,19026,19027] CONDITIONAL_S
DISCARD 19027 [(5,4)] 0 [19017] [] [] [] [] [19024,19025,19026,19027] CONDITIONAL_S
MERGE 19028 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19028,19029,19030,19031] CONDITIONAL_S
Y_MEAS 19029 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19028,19029,19030,19031] CONDITIONAL_S
IDLE 19030 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19028,19029,19030,19031] CONDITIONAL_S
DISCARD 19031 [(5,4)] 0 [] [] [] [] [] [19028,19029,19030,19031] CONDITIONAL_S
INJECT_T 19032 [(0,4)] D [] [] [] [] [] [] none
MERGE 19033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19040,19041,19042,19043] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19040 [(4,4),(5,4)] D [19033] [] [] [] [((4,4),(5,4))] [19040,19041,19042,19043] CONDITIONAL_S
Y_MEAS 19041 [(5,4)] HALF_D_PLUS_2 [19033] [] [] [] [] [19040,19041,19042,19043] CONDITIONAL_S
IDLE 19042 [(4,4)] HALF_D_PLUS_2 [19033] [] [] [] [] [19040,19041,19042,19043] CONDITIONAL_S
DISCARD 19043 [(5,4)] 0 [19033] [] [] [] [] [19040,19041,19042,19043] CONDITIONAL_S
MERGE 19044 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19044,19045,19046,19047] CONDITIONAL_S
Y_MEAS 19045 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19044,19045,19046,19047] CONDITIONAL_S
IDLE 19046 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19044,19045,19046,19047] CONDITIONAL_S
DISCARD 19047 [(5,4)] 0 [] [] [] [] [] [19044,19045,19046,19047] CONDITIONAL_S
INJECT_T 19048 [(0,4)] D [] [] [] [] [] [] none
MERGE 19049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19056,19057,19058,19059] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19056 [(4,4),(5,4)] D [19049] [] [] [] [((4,4),(5,4))] [19056,19057,19058,19059] CONDITIONAL_S
Y_MEAS 19057 [(5,4)] HALF_D_PLUS_2 [19049] [] [] [] [] [19056,19057,19058,19059] CONDITIONAL_S
IDLE 19058 [(4,4)] HALF_D_PLUS_2 [19049] [] [] [] [] [19056,19057,19058,19059] CONDITIONAL_S
DISCARD 19059 [(5,4)] 0 [19049] [] [] [] [] [19056,19057,19058,19059] CONDITIONAL_S
MERGE 19060 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19060,19061,19062,19063] CONDITIONAL_S
Y_MEAS 19061 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19060,19061,19062,19063] CONDITIONAL_S
IDLE 19062 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19060,19061,19062,19063] CONDITIONAL_S
DISCARD 19063 [(5,4)] 0 [] [] [] [] [] [19060,19061,19062,19063] CONDITIONAL_S
INJECT_T 19064 [(0,4)] D [] [] [] [] [] [] none
MERGE 19065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19072,19073,19074,19075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19072 [(4,4),(5,4)] D [19065] [] [] [] [((4,4),(5,4))] [19072,19073,19074,19075] CONDITIONAL_S
Y_MEAS 19073 [(5,4)] HALF_D_PLUS_2 [19065] [] [] [] [] [19072,19073,19074,19075] CONDITIONAL_S
IDLE 19074 [(4,4)] HALF_D_PLUS_2 [19065] [] [] [] [] [19072,19073,19074,19075] CONDITIONAL_S
DISCARD 19075 [(5,4)] 0 [19065] [] [] [] [] [19072,19073,19074,19075] CONDITIONAL_S
INJECT_T 19076 [(0,4)] D [] [] [] [] [] [] none
MERGE 19077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19084,19085,19086,19087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19084 [(4,4),(5,4)] D [19077] [] [] [] [((4,4),(5,4))] [19084,19085,19086,19087] CONDITIONAL_S
Y_MEAS 19085 [(5,4)] HALF_D_PLUS_2 [19077] [] [] [] [] [19084,19085,19086,19087] CONDITIONAL_S
IDLE 19086 [(4,4)] HALF_D_PLUS_2 [19077] [] [] [] [] [19084,19085,19086,19087] CONDITIONAL_S
DISCARD 19087 [(5,4)] 0 [19077] [] [] [] [] [19084,19085,19086,19087] CONDITIONAL_S
INJECT_T 19088 [(0,4)] D [] [] [] [] [] [] none
MERGE 19089 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19096,19097,19098,19099] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19090 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19091 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19092 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19093 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19094 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19095 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19096 [(4,4),(5,4)] D [19089] [] [] [] [((4,4),(5,4))] [19096,19097,19098,19099] CONDITIONAL_S
Y_MEAS 19097 [(5,4)] HALF_D_PLUS_2 [19089] [] [] [] [] [19096,19097,19098,19099] CONDITIONAL_S
IDLE 19098 [(4,4)] HALF_D_PLUS_2 [19089] [] [] [] [] [19096,19097,19098,19099] CONDITIONAL_S
DISCARD 19099 [(5,4)] 0 [19089] [] [] [] [] [19096,19097,19098,19099] CONDITIONAL_S
INJECT_T 19100 [(0,4)] D [] [] [] [] [] [] none
MERGE 19101 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19108,19109,19110,19111] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19102 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19103 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19104 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19105 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19106 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19107 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19108 [(4,4),(5,4)] D [19101] [] [] [] [((4,4),(5,4))] [19108,19109,19110,19111] CONDITIONAL_S
Y_MEAS 19109 [(5,4)] HALF_D_PLUS_2 [19101] [] [] [] [] [19108,19109,19110,19111] CONDITIONAL_S
IDLE 19110 [(4,4)] HALF_D_PLUS_2 [19101] [] [] [] [] [19108,19109,19110,19111] CONDITIONAL_S
DISCARD 19111 [(5,4)] 0 [19101] [] [] [] [] [19108,19109,19110,19111] CONDITIONAL_S
INJECT_T 19112 [(0,4)] D [] [] [] [] [] [] none
MERGE 19113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19120,19121,19122,19123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19120 [(4,4),(5,4)] D [19113] [] [] [] [((4,4),(5,4))] [19120,19121,19122,19123] CONDITIONAL_S
Y_MEAS 19121 [(5,4)] HALF_D_PLUS_2 [19113] [] [] [] [] [19120,19121,19122,19123] CONDITIONAL_S
IDLE 19122 [(4,4)] HALF_D_PLUS_2 [19113] [] [] [] [] [19120,19121,19122,19123] CONDITIONAL_S
DISCARD 19123 [(5,4)] 0 [19113] [] [] [] [] [19120,19121,19122,19123] CONDITIONAL_S
MERGE 19124 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19124,19125,19126,19127] CONDITIONAL_S
Y_MEAS 19125 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19124,19125,19126,19127] CONDITIONAL_S
IDLE 19126 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19124,19125,19126,19127] CONDITIONAL_S
DISCARD 19127 [(5,4)] 0 [] [] [] [] [] [19124,19125,19126,19127] CONDITIONAL_S
INJECT_T 19128 [(0,4)] D [] [] [] [] [] [] none
MERGE 19129 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19136,19137,19138,19139] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19130 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19131 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19132 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19133 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19134 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19135 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19136 [(4,4),(5,4)] D [19129] [] [] [] [((4,4),(5,4))] [19136,19137,19138,19139] CONDITIONAL_S
Y_MEAS 19137 [(5,4)] HALF_D_PLUS_2 [19129] [] [] [] [] [19136,19137,19138,19139] CONDITIONAL_S
IDLE 19138 [(4,4)] HALF_D_PLUS_2 [19129] [] [] [] [] [19136,19137,19138,19139] CONDITIONAL_S
DISCARD 19139 [(5,4)] 0 [19129] [] [] [] [] [19136,19137,19138,19139] CONDITIONAL_S
MERGE 19140 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19140,19141,19142,19143] CONDITIONAL_S
Y_MEAS 19141 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19140,19141,19142,19143] CONDITIONAL_S
IDLE 19142 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19140,19141,19142,19143] CONDITIONAL_S
DISCARD 19143 [(5,4)] 0 [] [] [] [] [] [19140,19141,19142,19143] CONDITIONAL_S
INJECT_T 19144 [(0,4)] D [] [] [] [] [] [] none
MERGE 19145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19152,19153,19154,19155] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19152 [(4,4),(5,4)] D [19145] [] [] [] [((4,4),(5,4))] [19152,19153,19154,19155] CONDITIONAL_S
Y_MEAS 19153 [(5,4)] HALF_D_PLUS_2 [19145] [] [] [] [] [19152,19153,19154,19155] CONDITIONAL_S
IDLE 19154 [(4,4)] HALF_D_PLUS_2 [19145] [] [] [] [] [19152,19153,19154,19155] CONDITIONAL_S
DISCARD 19155 [(5,4)] 0 [19145] [] [] [] [] [19152,19153,19154,19155] CONDITIONAL_S
INJECT_T 19156 [(0,4)] D [] [] [] [] [] [] none
MERGE 19157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19164,19165,19166,19167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19164 [(4,4),(5,4)] D [19157] [] [] [] [((4,4),(5,4))] [19164,19165,19166,19167] CONDITIONAL_S
Y_MEAS 19165 [(5,4)] HALF_D_PLUS_2 [19157] [] [] [] [] [19164,19165,19166,19167] CONDITIONAL_S
IDLE 19166 [(4,4)] HALF_D_PLUS_2 [19157] [] [] [] [] [19164,19165,19166,19167] CONDITIONAL_S
DISCARD 19167 [(5,4)] 0 [19157] [] [] [] [] [19164,19165,19166,19167] CONDITIONAL_S
MERGE 19168 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19168,19169,19170,19171] CONDITIONAL_S
Y_MEAS 19169 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19169,19170,19171] CONDITIONAL_S
IDLE 19170 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19168,19169,19170,19171] CONDITIONAL_S
DISCARD 19171 [(5,4)] 0 [] [] [] [] [] [19168,19169,19170,19171] CONDITIONAL_S
INJECT_T 19172 [(0,4)] D [] [] [] [] [] [] none
MERGE 19173 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19180,19181,19182,19183] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19174 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19175 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19176 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19177 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19178 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19179 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19180 [(4,4),(5,4)] D [19173] [] [] [] [((4,4),(5,4))] [19180,19181,19182,19183] CONDITIONAL_S
Y_MEAS 19181 [(5,4)] HALF_D_PLUS_2 [19173] [] [] [] [] [19180,19181,19182,19183] CONDITIONAL_S
IDLE 19182 [(4,4)] HALF_D_PLUS_2 [19173] [] [] [] [] [19180,19181,19182,19183] CONDITIONAL_S
DISCARD 19183 [(5,4)] 0 [19173] [] [] [] [] [19180,19181,19182,19183] CONDITIONAL_S
MERGE 19184 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19184,19185,19186,19187] CONDITIONAL_S
Y_MEAS 19185 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19185,19186,19187] CONDITIONAL_S
IDLE 19186 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19184,19185,19186,19187] CONDITIONAL_S
DISCARD 19187 [(5,4)] 0 [] [] [] [] [] [19184,19185,19186,19187] CONDITIONAL_S
INJECT_T 19188 [(0,4)] D [] [] [] [] [] [] none
MERGE 19189 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19196,19197,19198,19199] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19190 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19191 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19192 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19193 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19194 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19195 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19196 [(4,4),(5,4)] D [19189] [] [] [] [((4,4),(5,4))] [19196,19197,19198,19199] CONDITIONAL_S
Y_MEAS 19197 [(5,4)] HALF_D_PLUS_2 [19189] [] [] [] [] [19196,19197,19198,19199] CONDITIONAL_S
IDLE 19198 [(4,4)] HALF_D_PLUS_2 [19189] [] [] [] [] [19196,19197,19198,19199] CONDITIONAL_S
DISCARD 19199 [(5,4)] 0 [19189] [] [] [] [] [19196,19197,19198,19199] CONDITIONAL_S
INJECT_T 19200 [(0,4)] D [] [] [] [] [] [] none
MERGE 19201 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19208,19209,19210,19211] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19202 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19203 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19204 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19205 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19206 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19207 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19208 [(4,4),(5,4)] D [19201] [] [] [] [((4,4),(5,4))] [19208,19209,19210,19211] CONDITIONAL_S
Y_MEAS 19209 [(5,4)] HALF_D_PLUS_2 [19201] [] [] [] [] [19208,19209,19210,19211] CONDITIONAL_S
IDLE 19210 [(4,4)] HALF_D_PLUS_2 [19201] [] [] [] [] [19208,19209,19210,19211] CONDITIONAL_S
DISCARD 19211 [(5,4)] 0 [19201] [] [] [] [] [19208,19209,19210,19211] CONDITIONAL_S
MERGE 19212 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19212,19213,19214,19215] CONDITIONAL_S
Y_MEAS 19213 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19212,19213,19214,19215] CONDITIONAL_S
IDLE 19214 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19212,19213,19214,19215] CONDITIONAL_S
DISCARD 19215 [(5,4)] 0 [] [] [] [] [] [19212,19213,19214,19215] CONDITIONAL_S
INJECT_T 19216 [(0,4)] D [] [] [] [] [] [] none
MERGE 19217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19224,19225,19226,19227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19224 [(4,4),(5,4)] D [19217] [] [] [] [((4,4),(5,4))] [19224,19225,19226,19227] CONDITIONAL_S
Y_MEAS 19225 [(5,4)] HALF_D_PLUS_2 [19217] [] [] [] [] [19224,19225,19226,19227] CONDITIONAL_S
IDLE 19226 [(4,4)] HALF_D_PLUS_2 [19217] [] [] [] [] [19224,19225,19226,19227] CONDITIONAL_S
DISCARD 19227 [(5,4)] 0 [19217] [] [] [] [] [19224,19225,19226,19227] CONDITIONAL_S
INJECT_T 19228 [(0,4)] D [] [] [] [] [] [] none
MERGE 19229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19236,19237,19238,19239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19236 [(4,4),(5,4)] D [19229] [] [] [] [((4,4),(5,4))] [19236,19237,19238,19239] CONDITIONAL_S
Y_MEAS 19237 [(5,4)] HALF_D_PLUS_2 [19229] [] [] [] [] [19236,19237,19238,19239] CONDITIONAL_S
IDLE 19238 [(4,4)] HALF_D_PLUS_2 [19229] [] [] [] [] [19236,19237,19238,19239] CONDITIONAL_S
DISCARD 19239 [(5,4)] 0 [19229] [] [] [] [] [19236,19237,19238,19239] CONDITIONAL_S
INJECT_T 19240 [(0,4)] D [] [] [] [] [] [] none
MERGE 19241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19248,19249,19250,19251] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19248 [(4,4),(5,4)] D [19241] [] [] [] [((4,4),(5,4))] [19248,19249,19250,19251] CONDITIONAL_S
Y_MEAS 19249 [(5,4)] HALF_D_PLUS_2 [19241] [] [] [] [] [19248,19249,19250,19251] CONDITIONAL_S
IDLE 19250 [(4,4)] HALF_D_PLUS_2 [19241] [] [] [] [] [19248,19249,19250,19251] CONDITIONAL_S
DISCARD 19251 [(5,4)] 0 [19241] [] [] [] [] [19248,19249,19250,19251] CONDITIONAL_S
MERGE 19252 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19252,19253,19254,19255] CONDITIONAL_S
Y_MEAS 19253 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19252,19253,19254,19255] CONDITIONAL_S
IDLE 19254 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19252,19253,19254,19255] CONDITIONAL_S
DISCARD 19255 [(5,4)] 0 [] [] [] [] [] [19252,19253,19254,19255] CONDITIONAL_S
INJECT_T 19256 [(0,4)] D [] [] [] [] [] [] none
MERGE 19257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19264,19265,19266,19267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19264 [(4,4),(5,4)] D [19257] [] [] [] [((4,4),(5,4))] [19264,19265,19266,19267] CONDITIONAL_S
Y_MEAS 19265 [(5,4)] HALF_D_PLUS_2 [19257] [] [] [] [] [19264,19265,19266,19267] CONDITIONAL_S
IDLE 19266 [(4,4)] HALF_D_PLUS_2 [19257] [] [] [] [] [19264,19265,19266,19267] CONDITIONAL_S
DISCARD 19267 [(5,4)] 0 [19257] [] [] [] [] [19264,19265,19266,19267] CONDITIONAL_S
MERGE 19268 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19268,19269,19270,19271] CONDITIONAL_S
Y_MEAS 19269 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19268,19269,19270,19271] CONDITIONAL_S
IDLE 19270 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19268,19269,19270,19271] CONDITIONAL_S
DISCARD 19271 [(5,4)] 0 [] [] [] [] [] [19268,19269,19270,19271] CONDITIONAL_S
INJECT_T 19272 [(0,4)] D [] [] [] [] [] [] none
MERGE 19273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19280,19281,19282,19283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19280 [(4,4),(5,4)] D [19273] [] [] [] [((4,4),(5,4))] [19280,19281,19282,19283] CONDITIONAL_S
Y_MEAS 19281 [(5,4)] HALF_D_PLUS_2 [19273] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
IDLE 19282 [(4,4)] HALF_D_PLUS_2 [19273] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
DISCARD 19283 [(5,4)] 0 [19273] [] [] [] [] [19280,19281,19282,19283] CONDITIONAL_S
MERGE 19284 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19284,19285,19286,19287] CONDITIONAL_S
Y_MEAS 19285 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
IDLE 19286 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
DISCARD 19287 [(5,4)] 0 [] [] [] [] [] [19284,19285,19286,19287] CONDITIONAL_S
INJECT_T 19288 [(0,4)] D [] [] [] [] [] [] none
MERGE 19289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19296,19297,19298,19299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19295 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19296 [(4,4),(5,4)] D [19289] [] [] [] [((4,4),(5,4))] [19296,19297,19298,19299] CONDITIONAL_S
Y_MEAS 19297 [(5,4)] HALF_D_PLUS_2 [19289] [] [] [] [] [19296,19297,19298,19299] CONDITIONAL_S
IDLE 19298 [(4,4)] HALF_D_PLUS_2 [19289] [] [] [] [] [19296,19297,19298,19299] CONDITIONAL_S
DISCARD 19299 [(5,4)] 0 [19289] [] [] [] [] [19296,19297,19298,19299] CONDITIONAL_S
MERGE 19300 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19300,19301,19302,19303] CONDITIONAL_S
Y_MEAS 19301 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19300,19301,19302,19303] CONDITIONAL_S
IDLE 19302 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19300,19301,19302,19303] CONDITIONAL_S
DISCARD 19303 [(5,4)] 0 [] [] [] [] [] [19300,19301,19302,19303] CONDITIONAL_S
INJECT_T 19304 [(0,4)] D [] [] [] [] [] [] none
MERGE 19305 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19312,19313,19314,19315] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19306 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19307 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19308 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19309 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19310 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19311 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19312 [(4,4),(5,4)] D [19305] [] [] [] [((4,4),(5,4))] [19312,19313,19314,19315] CONDITIONAL_S
Y_MEAS 19313 [(5,4)] HALF_D_PLUS_2 [19305] [] [] [] [] [19312,19313,19314,19315] CONDITIONAL_S
IDLE 19314 [(4,4)] HALF_D_PLUS_2 [19305] [] [] [] [] [19312,19313,19314,19315] CONDITIONAL_S
DISCARD 19315 [(5,4)] 0 [19305] [] [] [] [] [19312,19313,19314,19315] CONDITIONAL_S
MERGE 19316 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19316,19317,19318,19319] CONDITIONAL_S
Y_MEAS 19317 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19316,19317,19318,19319] CONDITIONAL_S
IDLE 19318 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19316,19317,19318,19319] CONDITIONAL_S
DISCARD 19319 [(5,4)] 0 [] [] [] [] [] [19316,19317,19318,19319] CONDITIONAL_S
INJECT_T 19320 [(0,4)] D [] [] [] [] [] [] none
MERGE 19321 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19328,19329,19330,19331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19323 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19324 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19325 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19326 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19327 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19328 [(4,4),(5,4)] D [19321] [] [] [] [((4,4),(5,4))] [19328,19329,19330,19331] CONDITIONAL_S
Y_MEAS 19329 [(5,4)] HALF_D_PLUS_2 [19321] [] [] [] [] [19328,19329,19330,19331] CONDITIONAL_S
IDLE 19330 [(4,4)] HALF_D_PLUS_2 [19321] [] [] [] [] [19328,19329,19330,19331] CONDITIONAL_S
DISCARD 19331 [(5,4)] 0 [19321] [] [] [] [] [19328,19329,19330,19331] CONDITIONAL_S
INJECT_T 19332 [(0,4)] D [] [] [] [] [] [] none
MERGE 19333 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19340,19341,19342,19343] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19334 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19335 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19336 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19337 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19338 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19339 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19340 [(4,4),(5,4)] D [19333] [] [] [] [((4,4),(5,4))] [19340,19341,19342,19343] CONDITIONAL_S
Y_MEAS 19341 [(5,4)] HALF_D_PLUS_2 [19333] [] [] [] [] [19340,19341,19342,19343] CONDITIONAL_S
IDLE 19342 [(4,4)] HALF_D_PLUS_2 [19333] [] [] [] [] [19340,19341,19342,19343] CONDITIONAL_S
DISCARD 19343 [(5,4)] 0 [19333] [] [] [] [] [19340,19341,19342,19343] CONDITIONAL_S
MERGE 19344 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19344,19345,19346,19347] CONDITIONAL_S
Y_MEAS 19345 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19344,19345,19346,19347] CONDITIONAL_S
IDLE 19346 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19344,19345,19346,19347] CONDITIONAL_S
DISCARD 19347 [(5,4)] 0 [] [] [] [] [] [19344,19345,19346,19347] CONDITIONAL_S
INJECT_T 19348 [(0,4)] D [] [] [] [] [] [] none
MERGE 19349 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19356,19357,19358,19359] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19350 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19351 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19352 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19353 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19354 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19355 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19356 [(4,4),(5,4)] D [19349] [] [] [] [((4,4),(5,4))] [19356,19357,19358,19359] CONDITIONAL_S
Y_MEAS 19357 [(5,4)] HALF_D_PLUS_2 [19349] [] [] [] [] [19356,19357,19358,19359] CONDITIONAL_S
IDLE 19358 [(4,4)] HALF_D_PLUS_2 [19349] [] [] [] [] [19356,19357,19358,19359] CONDITIONAL_S
DISCARD 19359 [(5,4)] 0 [19349] [] [] [] [] [19356,19357,19358,19359] CONDITIONAL_S
MERGE 19360 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19360,19361,19362,19363] CONDITIONAL_S
Y_MEAS 19361 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19360,19361,19362,19363] CONDITIONAL_S
IDLE 19362 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19360,19361,19362,19363] CONDITIONAL_S
DISCARD 19363 [(5,4)] 0 [] [] [] [] [] [19360,19361,19362,19363] CONDITIONAL_S
INJECT_T 19364 [(0,4)] D [] [] [] [] [] [] none
MERGE 19365 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19372,19373,19374,19375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19367 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19368 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19369 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19371 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19372 [(4,4),(5,4)] D [19365] [] [] [] [((4,4),(5,4))] [19372,19373,19374,19375] CONDITIONAL_S
Y_MEAS 19373 [(5,4)] HALF_D_PLUS_2 [19365] [] [] [] [] [19372,19373,19374,19375] CONDITIONAL_S
IDLE 19374 [(4,4)] HALF_D_PLUS_2 [19365] [] [] [] [] [19372,19373,19374,19375] CONDITIONAL_S
DISCARD 19375 [(5,4)] 0 [19365] [] [] [] [] [19372,19373,19374,19375] CONDITIONAL_S
INJECT_T 19376 [(0,4)] D [] [] [] [] [] [] none
MERGE 19377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19384,19385,19386,19387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19384 [(4,4),(5,4)] D [19377] [] [] [] [((4,4),(5,4))] [19384,19385,19386,19387] CONDITIONAL_S
Y_MEAS 19385 [(5,4)] HALF_D_PLUS_2 [19377] [] [] [] [] [19384,19385,19386,19387] CONDITIONAL_S
IDLE 19386 [(4,4)] HALF_D_PLUS_2 [19377] [] [] [] [] [19384,19385,19386,19387] CONDITIONAL_S
DISCARD 19387 [(5,4)] 0 [19377] [] [] [] [] [19384,19385,19386,19387] CONDITIONAL_S
MERGE 19388 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19388,19389,19390,19391] CONDITIONAL_S
Y_MEAS 19389 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19388,19389,19390,19391] CONDITIONAL_S
IDLE 19390 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19388,19389,19390,19391] CONDITIONAL_S
DISCARD 19391 [(5,4)] 0 [] [] [] [] [] [19388,19389,19390,19391] CONDITIONAL_S
INJECT_T 19392 [(0,4)] D [] [] [] [] [] [] none
MERGE 19393 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19400,19401,19402,19403] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19394 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19395 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19396 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19397 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19398 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19399 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19400 [(4,4),(5,4)] D [19393] [] [] [] [((4,4),(5,4))] [19400,19401,19402,19403] CONDITIONAL_S
Y_MEAS 19401 [(5,4)] HALF_D_PLUS_2 [19393] [] [] [] [] [19400,19401,19402,19403] CONDITIONAL_S
IDLE 19402 [(4,4)] HALF_D_PLUS_2 [19393] [] [] [] [] [19400,19401,19402,19403] CONDITIONAL_S
DISCARD 19403 [(5,4)] 0 [19393] [] [] [] [] [19400,19401,19402,19403] CONDITIONAL_S
INJECT_T 19404 [(0,4)] D [] [] [] [] [] [] none
MERGE 19405 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19412,19413,19414,19415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19406 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19407 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19408 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19409 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19410 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19411 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19412 [(4,4),(5,4)] D [19405] [] [] [] [((4,4),(5,4))] [19412,19413,19414,19415] CONDITIONAL_S
Y_MEAS 19413 [(5,4)] HALF_D_PLUS_2 [19405] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
IDLE 19414 [(4,4)] HALF_D_PLUS_2 [19405] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
DISCARD 19415 [(5,4)] 0 [19405] [] [] [] [] [19412,19413,19414,19415] CONDITIONAL_S
MERGE 19416 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19416,19417,19418,19419] CONDITIONAL_S
Y_MEAS 19417 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19416,19417,19418,19419] CONDITIONAL_S
IDLE 19418 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19416,19417,19418,19419] CONDITIONAL_S
DISCARD 19419 [(5,4)] 0 [] [] [] [] [] [19416,19417,19418,19419] CONDITIONAL_S
INJECT_T 19420 [(0,4)] D [] [] [] [] [] [] none
MERGE 19421 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19428,19429,19430,19431] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19422 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19423 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19424 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19425 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19426 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19427 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19428 [(4,4),(5,4)] D [19421] [] [] [] [((4,4),(5,4))] [19428,19429,19430,19431] CONDITIONAL_S
Y_MEAS 19429 [(5,4)] HALF_D_PLUS_2 [19421] [] [] [] [] [19428,19429,19430,19431] CONDITIONAL_S
IDLE 19430 [(4,4)] HALF_D_PLUS_2 [19421] [] [] [] [] [19428,19429,19430,19431] CONDITIONAL_S
DISCARD 19431 [(5,4)] 0 [19421] [] [] [] [] [19428,19429,19430,19431] CONDITIONAL_S
INJECT_T 19432 [(0,4)] D [] [] [] [] [] [] none
MERGE 19433 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19440,19441,19442,19443] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19434 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19435 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19436 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19437 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19438 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19439 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19440 [(4,4),(5,4)] D [19433] [] [] [] [((4,4),(5,4))] [19440,19441,19442,19443] CONDITIONAL_S
Y_MEAS 19441 [(5,4)] HALF_D_PLUS_2 [19433] [] [] [] [] [19440,19441,19442,19443] CONDITIONAL_S
IDLE 19442 [(4,4)] HALF_D_PLUS_2 [19433] [] [] [] [] [19440,19441,19442,19443] CONDITIONAL_S
DISCARD 19443 [(5,4)] 0 [19433] [] [] [] [] [19440,19441,19442,19443] CONDITIONAL_S
INJECT_T 19444 [(0,4)] D [] [] [] [] [] [] none
MERGE 19445 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19452,19453,19454,19455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19446 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19447 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19448 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19449 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19450 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19451 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19452 [(4,4),(5,4)] D [19445] [] [] [] [((4,4),(5,4))] [19452,19453,19454,19455] CONDITIONAL_S
Y_MEAS 19453 [(5,4)] HALF_D_PLUS_2 [19445] [] [] [] [] [19452,19453,19454,19455] CONDITIONAL_S
IDLE 19454 [(4,4)] HALF_D_PLUS_2 [19445] [] [] [] [] [19452,19453,19454,19455] CONDITIONAL_S
DISCARD 19455 [(5,4)] 0 [19445] [] [] [] [] [19452,19453,19454,19455] CONDITIONAL_S
INJECT_T 19456 [(0,4)] D [] [] [] [] [] [] none
MERGE 19457 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19464,19465,19466,19467] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19458 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19459 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19460 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19461 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19462 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19463 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19464 [(4,4),(5,4)] D [19457] [] [] [] [((4,4),(5,4))] [19464,19465,19466,19467] CONDITIONAL_S
Y_MEAS 19465 [(5,4)] HALF_D_PLUS_2 [19457] [] [] [] [] [19464,19465,19466,19467] CONDITIONAL_S
IDLE 19466 [(4,4)] HALF_D_PLUS_2 [19457] [] [] [] [] [19464,19465,19466,19467] CONDITIONAL_S
DISCARD 19467 [(5,4)] 0 [19457] [] [] [] [] [19464,19465,19466,19467] CONDITIONAL_S
INJECT_T 19468 [(0,4)] D [] [] [] [] [] [] none
MERGE 19469 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19476,19477,19478,19479] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19470 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19471 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19472 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19473 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19474 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19475 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19476 [(4,4),(5,4)] D [19469] [] [] [] [((4,4),(5,4))] [19476,19477,19478,19479] CONDITIONAL_S
Y_MEAS 19477 [(5,4)] HALF_D_PLUS_2 [19469] [] [] [] [] [19476,19477,19478,19479] CONDITIONAL_S
IDLE 19478 [(4,4)] HALF_D_PLUS_2 [19469] [] [] [] [] [19476,19477,19478,19479] CONDITIONAL_S
DISCARD 19479 [(5,4)] 0 [19469] [] [] [] [] [19476,19477,19478,19479] CONDITIONAL_S
MERGE 19480 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19480,19481,19482,19483] CONDITIONAL_S
Y_MEAS 19481 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19480,19481,19482,19483] CONDITIONAL_S
IDLE 19482 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19480,19481,19482,19483] CONDITIONAL_S
DISCARD 19483 [(5,4)] 0 [] [] [] [] [] [19480,19481,19482,19483] CONDITIONAL_S
INJECT_T 19484 [(0,4)] D [] [] [] [] [] [] none
MERGE 19485 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19492,19493,19494,19495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19486 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19487 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19488 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19489 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19490 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19491 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19492 [(4,4),(5,4)] D [19485] [] [] [] [((4,4),(5,4))] [19492,19493,19494,19495] CONDITIONAL_S
Y_MEAS 19493 [(5,4)] HALF_D_PLUS_2 [19485] [] [] [] [] [19492,19493,19494,19495] CONDITIONAL_S
IDLE 19494 [(4,4)] HALF_D_PLUS_2 [19485] [] [] [] [] [19492,19493,19494,19495] CONDITIONAL_S
DISCARD 19495 [(5,4)] 0 [19485] [] [] [] [] [19492,19493,19494,19495] CONDITIONAL_S
MERGE 19496 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19496,19497,19498,19499] CONDITIONAL_S
Y_MEAS 19497 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19496,19497,19498,19499] CONDITIONAL_S
IDLE 19498 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19496,19497,19498,19499] CONDITIONAL_S
DISCARD 19499 [(5,4)] 0 [] [] [] [] [] [19496,19497,19498,19499] CONDITIONAL_S
INJECT_T 19500 [(0,4)] D [] [] [] [] [] [] none
MERGE 19501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19508,19509,19510,19511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19508 [(4,4),(5,4)] D [19501] [] [] [] [((4,4),(5,4))] [19508,19509,19510,19511] CONDITIONAL_S
Y_MEAS 19509 [(5,4)] HALF_D_PLUS_2 [19501] [] [] [] [] [19508,19509,19510,19511] CONDITIONAL_S
IDLE 19510 [(4,4)] HALF_D_PLUS_2 [19501] [] [] [] [] [19508,19509,19510,19511] CONDITIONAL_S
DISCARD 19511 [(5,4)] 0 [19501] [] [] [] [] [19508,19509,19510,19511] CONDITIONAL_S
INJECT_T 19512 [(0,4)] D [] [] [] [] [] [] none
MERGE 19513 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19520,19521,19522,19523] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19514 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19515 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19516 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19517 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19518 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19519 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19520 [(4,4),(5,4)] D [19513] [] [] [] [((4,4),(5,4))] [19520,19521,19522,19523] CONDITIONAL_S
Y_MEAS 19521 [(5,4)] HALF_D_PLUS_2 [19513] [] [] [] [] [19520,19521,19522,19523] CONDITIONAL_S
IDLE 19522 [(4,4)] HALF_D_PLUS_2 [19513] [] [] [] [] [19520,19521,19522,19523] CONDITIONAL_S
DISCARD 19523 [(5,4)] 0 [19513] [] [] [] [] [19520,19521,19522,19523] CONDITIONAL_S
INJECT_T 19524 [(0,4)] D [] [] [] [] [] [] none
MERGE 19525 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19532,19533,19534,19535] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19526 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19527 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19528 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19529 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19530 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19531 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19532 [(4,4),(5,4)] D [19525] [] [] [] [((4,4),(5,4))] [19532,19533,19534,19535] CONDITIONAL_S
Y_MEAS 19533 [(5,4)] HALF_D_PLUS_2 [19525] [] [] [] [] [19532,19533,19534,19535] CONDITIONAL_S
IDLE 19534 [(4,4)] HALF_D_PLUS_2 [19525] [] [] [] [] [19532,19533,19534,19535] CONDITIONAL_S
DISCARD 19535 [(5,4)] 0 [19525] [] [] [] [] [19532,19533,19534,19535] CONDITIONAL_S
MERGE 19536 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19536,19537,19538,19539] CONDITIONAL_S
Y_MEAS 19537 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19536,19537,19538,19539] CONDITIONAL_S
IDLE 19538 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19536,19537,19538,19539] CONDITIONAL_S
DISCARD 19539 [(5,4)] 0 [] [] [] [] [] [19536,19537,19538,19539] CONDITIONAL_S
INJECT_T 19540 [(0,4)] D [] [] [] [] [] [] none
MERGE 19541 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19548,19549,19550,19551] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19542 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19543 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19544 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19545 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19546 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19547 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19548 [(4,4),(5,4)] D [19541] [] [] [] [((4,4),(5,4))] [19548,19549,19550,19551] CONDITIONAL_S
Y_MEAS 19549 [(5,4)] HALF_D_PLUS_2 [19541] [] [] [] [] [19548,19549,19550,19551] CONDITIONAL_S
IDLE 19550 [(4,4)] HALF_D_PLUS_2 [19541] [] [] [] [] [19548,19549,19550,19551] CONDITIONAL_S
DISCARD 19551 [(5,4)] 0 [19541] [] [] [] [] [19548,19549,19550,19551] CONDITIONAL_S
MERGE 19552 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19552,19553,19554,19555] CONDITIONAL_S
Y_MEAS 19553 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
IDLE 19554 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
DISCARD 19555 [(5,4)] 0 [] [] [] [] [] [19552,19553,19554,19555] CONDITIONAL_S
INJECT_T 19556 [(0,4)] D [] [] [] [] [] [] none
MERGE 19557 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19564,19565,19566,19567] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19558 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19559 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19560 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19561 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19562 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19563 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19564 [(4,4),(5,4)] D [19557] [] [] [] [((4,4),(5,4))] [19564,19565,19566,19567] CONDITIONAL_S
Y_MEAS 19565 [(5,4)] HALF_D_PLUS_2 [19557] [] [] [] [] [19564,19565,19566,19567] CONDITIONAL_S
IDLE 19566 [(4,4)] HALF_D_PLUS_2 [19557] [] [] [] [] [19564,19565,19566,19567] CONDITIONAL_S
DISCARD 19567 [(5,4)] 0 [19557] [] [] [] [] [19564,19565,19566,19567] CONDITIONAL_S
MERGE 19568 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19568,19569,19570,19571] CONDITIONAL_S
Y_MEAS 19569 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19568,19569,19570,19571] CONDITIONAL_S
IDLE 19570 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19568,19569,19570,19571] CONDITIONAL_S
DISCARD 19571 [(5,4)] 0 [] [] [] [] [] [19568,19569,19570,19571] CONDITIONAL_S
INJECT_T 19572 [(0,4)] D [] [] [] [] [] [] none
MERGE 19573 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19580,19581,19582,19583] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19574 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19575 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19576 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19577 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19578 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19579 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19580 [(4,4),(5,4)] D [19573] [] [] [] [((4,4),(5,4))] [19580,19581,19582,19583] CONDITIONAL_S
Y_MEAS 19581 [(5,4)] HALF_D_PLUS_2 [19573] [] [] [] [] [19580,19581,19582,19583] CONDITIONAL_S
IDLE 19582 [(4,4)] HALF_D_PLUS_2 [19573] [] [] [] [] [19580,19581,19582,19583] CONDITIONAL_S
DISCARD 19583 [(5,4)] 0 [19573] [] [] [] [] [19580,19581,19582,19583] CONDITIONAL_S
INJECT_T 19584 [(0,4)] D [] [] [] [] [] [] none
MERGE 19585 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19592,19593,19594,19595] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19586 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19587 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19588 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19589 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19590 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19591 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19592 [(4,4),(5,4)] D [19585] [] [] [] [((4,4),(5,4))] [19592,19593,19594,19595] CONDITIONAL_S
Y_MEAS 19593 [(5,4)] HALF_D_PLUS_2 [19585] [] [] [] [] [19592,19593,19594,19595] CONDITIONAL_S
IDLE 19594 [(4,4)] HALF_D_PLUS_2 [19585] [] [] [] [] [19592,19593,19594,19595] CONDITIONAL_S
DISCARD 19595 [(5,4)] 0 [19585] [] [] [] [] [19592,19593,19594,19595] CONDITIONAL_S
INJECT_T 19596 [(0,4)] D [] [] [] [] [] [] none
MERGE 19597 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19604,19605,19606,19607] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19598 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19599 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19600 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19601 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19602 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19603 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19604 [(4,4),(5,4)] D [19597] [] [] [] [((4,4),(5,4))] [19604,19605,19606,19607] CONDITIONAL_S
Y_MEAS 19605 [(5,4)] HALF_D_PLUS_2 [19597] [] [] [] [] [19604,19605,19606,19607] CONDITIONAL_S
IDLE 19606 [(4,4)] HALF_D_PLUS_2 [19597] [] [] [] [] [19604,19605,19606,19607] CONDITIONAL_S
DISCARD 19607 [(5,4)] 0 [19597] [] [] [] [] [19604,19605,19606,19607] CONDITIONAL_S
MERGE 19608 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19608,19609,19610,19611] CONDITIONAL_S
Y_MEAS 19609 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19608,19609,19610,19611] CONDITIONAL_S
IDLE 19610 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19608,19609,19610,19611] CONDITIONAL_S
DISCARD 19611 [(5,4)] 0 [] [] [] [] [] [19608,19609,19610,19611] CONDITIONAL_S
INJECT_T 19612 [(0,4)] D [] [] [] [] [] [] none
MERGE 19613 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19620,19621,19622,19623] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19614 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19615 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19616 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19617 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19618 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19619 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19620 [(4,4),(5,4)] D [19613] [] [] [] [((4,4),(5,4))] [19620,19621,19622,19623] CONDITIONAL_S
Y_MEAS 19621 [(5,4)] HALF_D_PLUS_2 [19613] [] [] [] [] [19620,19621,19622,19623] CONDITIONAL_S
IDLE 19622 [(4,4)] HALF_D_PLUS_2 [19613] [] [] [] [] [19620,19621,19622,19623] CONDITIONAL_S
DISCARD 19623 [(5,4)] 0 [19613] [] [] [] [] [19620,19621,19622,19623] CONDITIONAL_S
MERGE 19624 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19624,19625,19626,19627] CONDITIONAL_S
Y_MEAS 19625 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19624,19625,19626,19627] CONDITIONAL_S
IDLE 19626 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19624,19625,19626,19627] CONDITIONAL_S
DISCARD 19627 [(5,4)] 0 [] [] [] [] [] [19624,19625,19626,19627] CONDITIONAL_S
INJECT_T 19628 [(0,4)] D [] [] [] [] [] [] none
MERGE 19629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19636,19637,19638,19639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19636 [(4,4),(5,4)] D [19629] [] [] [] [((4,4),(5,4))] [19636,19637,19638,19639] CONDITIONAL_S
Y_MEAS 19637 [(5,4)] HALF_D_PLUS_2 [19629] [] [] [] [] [19636,19637,19638,19639] CONDITIONAL_S
IDLE 19638 [(4,4)] HALF_D_PLUS_2 [19629] [] [] [] [] [19636,19637,19638,19639] CONDITIONAL_S
DISCARD 19639 [(5,4)] 0 [19629] [] [] [] [] [19636,19637,19638,19639] CONDITIONAL_S
MERGE 19640 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19640,19641,19642,19643] CONDITIONAL_S
Y_MEAS 19641 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19640,19641,19642,19643] CONDITIONAL_S
IDLE 19642 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19640,19641,19642,19643] CONDITIONAL_S
DISCARD 19643 [(5,4)] 0 [] [] [] [] [] [19640,19641,19642,19643] CONDITIONAL_S
INJECT_T 19644 [(0,4)] D [] [] [] [] [] [] none
MERGE 19645 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19652,19653,19654,19655] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19646 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19647 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19648 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19649 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19650 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19651 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19652 [(4,4),(5,4)] D [19645] [] [] [] [((4,4),(5,4))] [19652,19653,19654,19655] CONDITIONAL_S
Y_MEAS 19653 [(5,4)] HALF_D_PLUS_2 [19645] [] [] [] [] [19652,19653,19654,19655] CONDITIONAL_S
IDLE 19654 [(4,4)] HALF_D_PLUS_2 [19645] [] [] [] [] [19652,19653,19654,19655] CONDITIONAL_S
DISCARD 19655 [(5,4)] 0 [19645] [] [] [] [] [19652,19653,19654,19655] CONDITIONAL_S
INJECT_T 19656 [(0,4)] D [] [] [] [] [] [] none
MERGE 19657 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19664,19665,19666,19667] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19658 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19659 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19660 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19661 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19662 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19663 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19664 [(4,4),(5,4)] D [19657] [] [] [] [((4,4),(5,4))] [19664,19665,19666,19667] CONDITIONAL_S
Y_MEAS 19665 [(5,4)] HALF_D_PLUS_2 [19657] [] [] [] [] [19664,19665,19666,19667] CONDITIONAL_S
IDLE 19666 [(4,4)] HALF_D_PLUS_2 [19657] [] [] [] [] [19664,19665,19666,19667] CONDITIONAL_S
DISCARD 19667 [(5,4)] 0 [19657] [] [] [] [] [19664,19665,19666,19667] CONDITIONAL_S
INJECT_T 19668 [(0,4)] D [] [] [] [] [] [] none
MERGE 19669 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19676,19677,19678,19679] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19670 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19671 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19672 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19673 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19674 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19675 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19676 [(4,4),(5,4)] D [19669] [] [] [] [((4,4),(5,4))] [19676,19677,19678,19679] CONDITIONAL_S
Y_MEAS 19677 [(5,4)] HALF_D_PLUS_2 [19669] [] [] [] [] [19676,19677,19678,19679] CONDITIONAL_S
IDLE 19678 [(4,4)] HALF_D_PLUS_2 [19669] [] [] [] [] [19676,19677,19678,19679] CONDITIONAL_S
DISCARD 19679 [(5,4)] 0 [19669] [] [] [] [] [19676,19677,19678,19679] CONDITIONAL_S
MERGE 19680 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19680,19681,19682,19683] CONDITIONAL_S
Y_MEAS 19681 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19680,19681,19682,19683] CONDITIONAL_S
IDLE 19682 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19680,19681,19682,19683] CONDITIONAL_S
DISCARD 19683 [(5,4)] 0 [] [] [] [] [] [19680,19681,19682,19683] CONDITIONAL_S
INJECT_T 19684 [(0,4)] D [] [] [] [] [] [] none
MERGE 19685 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19692,19693,19694,19695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19686 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19687 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19688 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19689 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19691 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19692 [(4,4),(5,4)] D [19685] [] [] [] [((4,4),(5,4))] [19692,19693,19694,19695] CONDITIONAL_S
Y_MEAS 19693 [(5,4)] HALF_D_PLUS_2 [19685] [] [] [] [] [19692,19693,19694,19695] CONDITIONAL_S
IDLE 19694 [(4,4)] HALF_D_PLUS_2 [19685] [] [] [] [] [19692,19693,19694,19695] CONDITIONAL_S
DISCARD 19695 [(5,4)] 0 [19685] [] [] [] [] [19692,19693,19694,19695] CONDITIONAL_S
INJECT_T 19696 [(0,4)] D [] [] [] [] [] [] none
MERGE 19697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19704,19705,19706,19707] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19704 [(4,4),(5,4)] D [19697] [] [] [] [((4,4),(5,4))] [19704,19705,19706,19707] CONDITIONAL_S
Y_MEAS 19705 [(5,4)] HALF_D_PLUS_2 [19697] [] [] [] [] [19704,19705,19706,19707] CONDITIONAL_S
IDLE 19706 [(4,4)] HALF_D_PLUS_2 [19697] [] [] [] [] [19704,19705,19706,19707] CONDITIONAL_S
DISCARD 19707 [(5,4)] 0 [19697] [] [] [] [] [19704,19705,19706,19707] CONDITIONAL_S
INJECT_T 19708 [(0,4)] D [] [] [] [] [] [] none
MERGE 19709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19716,19717,19718,19719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19716 [(4,4),(5,4)] D [19709] [] [] [] [((4,4),(5,4))] [19716,19717,19718,19719] CONDITIONAL_S
Y_MEAS 19717 [(5,4)] HALF_D_PLUS_2 [19709] [] [] [] [] [19716,19717,19718,19719] CONDITIONAL_S
IDLE 19718 [(4,4)] HALF_D_PLUS_2 [19709] [] [] [] [] [19716,19717,19718,19719] CONDITIONAL_S
DISCARD 19719 [(5,4)] 0 [19709] [] [] [] [] [19716,19717,19718,19719] CONDITIONAL_S
INJECT_T 19720 [(0,4)] D [] [] [] [] [] [] none
MERGE 19721 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19728,19729,19730,19731] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19723 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19724 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19725 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19728 [(4,4),(5,4)] D [19721] [] [] [] [((4,4),(5,4))] [19728,19729,19730,19731] CONDITIONAL_S
Y_MEAS 19729 [(5,4)] HALF_D_PLUS_2 [19721] [] [] [] [] [19728,19729,19730,19731] CONDITIONAL_S
IDLE 19730 [(4,4)] HALF_D_PLUS_2 [19721] [] [] [] [] [19728,19729,19730,19731] CONDITIONAL_S
DISCARD 19731 [(5,4)] 0 [19721] [] [] [] [] [19728,19729,19730,19731] CONDITIONAL_S
INJECT_T 19732 [(0,4)] D [] [] [] [] [] [] none
MERGE 19733 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19740,19741,19742,19743] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19734 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19735 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19736 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19737 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19738 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19739 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19740 [(4,4),(5,4)] D [19733] [] [] [] [((4,4),(5,4))] [19740,19741,19742,19743] CONDITIONAL_S
Y_MEAS 19741 [(5,4)] HALF_D_PLUS_2 [19733] [] [] [] [] [19740,19741,19742,19743] CONDITIONAL_S
IDLE 19742 [(4,4)] HALF_D_PLUS_2 [19733] [] [] [] [] [19740,19741,19742,19743] CONDITIONAL_S
DISCARD 19743 [(5,4)] 0 [19733] [] [] [] [] [19740,19741,19742,19743] CONDITIONAL_S
MERGE 19744 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19744,19745,19746,19747] CONDITIONAL_S
Y_MEAS 19745 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19744,19745,19746,19747] CONDITIONAL_S
IDLE 19746 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19744,19745,19746,19747] CONDITIONAL_S
DISCARD 19747 [(5,4)] 0 [] [] [] [] [] [19744,19745,19746,19747] CONDITIONAL_S
INJECT_T 19748 [(0,4)] D [] [] [] [] [] [] none
MERGE 19749 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19756,19757,19758,19759] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19750 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19751 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19752 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19753 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19754 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19755 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19756 [(4,4),(5,4)] D [19749] [] [] [] [((4,4),(5,4))] [19756,19757,19758,19759] CONDITIONAL_S
Y_MEAS 19757 [(5,4)] HALF_D_PLUS_2 [19749] [] [] [] [] [19756,19757,19758,19759] CONDITIONAL_S
IDLE 19758 [(4,4)] HALF_D_PLUS_2 [19749] [] [] [] [] [19756,19757,19758,19759] CONDITIONAL_S
DISCARD 19759 [(5,4)] 0 [19749] [] [] [] [] [19756,19757,19758,19759] CONDITIONAL_S
INJECT_T 19760 [(0,4)] D [] [] [] [] [] [] none
MERGE 19761 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19768,19769,19770,19771] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19762 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19763 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19764 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19765 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19766 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19767 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19768 [(4,4),(5,4)] D [19761] [] [] [] [((4,4),(5,4))] [19768,19769,19770,19771] CONDITIONAL_S
Y_MEAS 19769 [(5,4)] HALF_D_PLUS_2 [19761] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
IDLE 19770 [(4,4)] HALF_D_PLUS_2 [19761] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
DISCARD 19771 [(5,4)] 0 [19761] [] [] [] [] [19768,19769,19770,19771] CONDITIONAL_S
MERGE 19772 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19772,19773,19774,19775] CONDITIONAL_S
Y_MEAS 19773 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
IDLE 19774 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
DISCARD 19775 [(5,4)] 0 [] [] [] [] [] [19772,19773,19774,19775] CONDITIONAL_S
INJECT_T 19776 [(0,4)] D [] [] [] [] [] [] none
MERGE 19777 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19784,19785,19786,19787] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19778 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19779 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19780 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19781 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19782 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19783 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19784 [(4,4),(5,4)] D [19777] [] [] [] [((4,4),(5,4))] [19784,19785,19786,19787] CONDITIONAL_S
Y_MEAS 19785 [(5,4)] HALF_D_PLUS_2 [19777] [] [] [] [] [19784,19785,19786,19787] CONDITIONAL_S
IDLE 19786 [(4,4)] HALF_D_PLUS_2 [19777] [] [] [] [] [19784,19785,19786,19787] CONDITIONAL_S
DISCARD 19787 [(5,4)] 0 [19777] [] [] [] [] [19784,19785,19786,19787] CONDITIONAL_S
MERGE 19788 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19788,19789,19790,19791] CONDITIONAL_S
Y_MEAS 19789 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19788,19789,19790,19791] CONDITIONAL_S
IDLE 19790 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19788,19789,19790,19791] CONDITIONAL_S
DISCARD 19791 [(5,4)] 0 [] [] [] [] [] [19788,19789,19790,19791] CONDITIONAL_S
INJECT_T 19792 [(0,4)] D [] [] [] [] [] [] none
MERGE 19793 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19800,19801,19802,19803] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19794 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19795 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19796 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19797 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19798 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19799 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19800 [(4,4),(5,4)] D [19793] [] [] [] [((4,4),(5,4))] [19800,19801,19802,19803] CONDITIONAL_S
Y_MEAS 19801 [(5,4)] HALF_D_PLUS_2 [19793] [] [] [] [] [19800,19801,19802,19803] CONDITIONAL_S
IDLE 19802 [(4,4)] HALF_D_PLUS_2 [19793] [] [] [] [] [19800,19801,19802,19803] CONDITIONAL_S
DISCARD 19803 [(5,4)] 0 [19793] [] [] [] [] [19800,19801,19802,19803] CONDITIONAL_S
INJECT_T 19804 [(0,4)] D [] [] [] [] [] [] none
MERGE 19805 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19812,19813,19814,19815] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19806 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19807 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19808 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19809 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19810 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19811 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19812 [(4,4),(5,4)] D [19805] [] [] [] [((4,4),(5,4))] [19812,19813,19814,19815] CONDITIONAL_S
Y_MEAS 19813 [(5,4)] HALF_D_PLUS_2 [19805] [] [] [] [] [19812,19813,19814,19815] CONDITIONAL_S
IDLE 19814 [(4,4)] HALF_D_PLUS_2 [19805] [] [] [] [] [19812,19813,19814,19815] CONDITIONAL_S
DISCARD 19815 [(5,4)] 0 [19805] [] [] [] [] [19812,19813,19814,19815] CONDITIONAL_S
INJECT_T 19816 [(0,4)] D [] [] [] [] [] [] none
MERGE 19817 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19824,19825,19826,19827] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19818 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19819 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19820 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19821 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19822 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19823 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19824 [(4,4),(5,4)] D [19817] [] [] [] [((4,4),(5,4))] [19824,19825,19826,19827] CONDITIONAL_S
Y_MEAS 19825 [(5,4)] HALF_D_PLUS_2 [19817] [] [] [] [] [19824,19825,19826,19827] CONDITIONAL_S
IDLE 19826 [(4,4)] HALF_D_PLUS_2 [19817] [] [] [] [] [19824,19825,19826,19827] CONDITIONAL_S
DISCARD 19827 [(5,4)] 0 [19817] [] [] [] [] [19824,19825,19826,19827] CONDITIONAL_S
MERGE 19828 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19828,19829,19830,19831] CONDITIONAL_S
Y_MEAS 19829 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19828,19829,19830,19831] CONDITIONAL_S
IDLE 19830 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19828,19829,19830,19831] CONDITIONAL_S
DISCARD 19831 [(5,4)] 0 [] [] [] [] [] [19828,19829,19830,19831] CONDITIONAL_S
INJECT_T 19832 [(0,4)] D [] [] [] [] [] [] none
MERGE 19833 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19840,19841,19842,19843] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19834 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19835 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19836 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19837 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19838 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19839 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19840 [(4,4),(5,4)] D [19833] [] [] [] [((4,4),(5,4))] [19840,19841,19842,19843] CONDITIONAL_S
Y_MEAS 19841 [(5,4)] HALF_D_PLUS_2 [19833] [] [] [] [] [19840,19841,19842,19843] CONDITIONAL_S
IDLE 19842 [(4,4)] HALF_D_PLUS_2 [19833] [] [] [] [] [19840,19841,19842,19843] CONDITIONAL_S
DISCARD 19843 [(5,4)] 0 [19833] [] [] [] [] [19840,19841,19842,19843] CONDITIONAL_S
MERGE 19844 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19844,19845,19846,19847] CONDITIONAL_S
Y_MEAS 19845 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19844,19845,19846,19847] CONDITIONAL_S
IDLE 19846 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19844,19845,19846,19847] CONDITIONAL_S
DISCARD 19847 [(5,4)] 0 [] [] [] [] [] [19844,19845,19846,19847] CONDITIONAL_S
INJECT_T 19848 [(0,4)] D [] [] [] [] [] [] none
MERGE 19849 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19856,19857,19858,19859] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19850 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19851 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19852 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19853 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19854 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19855 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19856 [(4,4),(5,4)] D [19849] [] [] [] [((4,4),(5,4))] [19856,19857,19858,19859] CONDITIONAL_S
Y_MEAS 19857 [(5,4)] HALF_D_PLUS_2 [19849] [] [] [] [] [19856,19857,19858,19859] CONDITIONAL_S
IDLE 19858 [(4,4)] HALF_D_PLUS_2 [19849] [] [] [] [] [19856,19857,19858,19859] CONDITIONAL_S
DISCARD 19859 [(5,4)] 0 [19849] [] [] [] [] [19856,19857,19858,19859] CONDITIONAL_S
MERGE 19860 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19860,19861,19862,19863] CONDITIONAL_S
Y_MEAS 19861 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19860,19861,19862,19863] CONDITIONAL_S
IDLE 19862 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19860,19861,19862,19863] CONDITIONAL_S
DISCARD 19863 [(5,4)] 0 [] [] [] [] [] [19860,19861,19862,19863] CONDITIONAL_S
INJECT_T 19864 [(0,4)] D [] [] [] [] [] [] none
MERGE 19865 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19872,19873,19874,19875] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19866 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19867 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19868 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19869 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19870 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19871 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19872 [(4,4),(5,4)] D [19865] [] [] [] [((4,4),(5,4))] [19872,19873,19874,19875] CONDITIONAL_S
Y_MEAS 19873 [(5,4)] HALF_D_PLUS_2 [19865] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
IDLE 19874 [(4,4)] HALF_D_PLUS_2 [19865] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
DISCARD 19875 [(5,4)] 0 [19865] [] [] [] [] [19872,19873,19874,19875] CONDITIONAL_S
INJECT_T 19876 [(0,4)] D [] [] [] [] [] [] none
MERGE 19877 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19884,19885,19886,19887] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19878 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19879 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19880 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19881 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19882 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19883 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19884 [(4,4),(5,4)] D [19877] [] [] [] [((4,4),(5,4))] [19884,19885,19886,19887] CONDITIONAL_S
Y_MEAS 19885 [(5,4)] HALF_D_PLUS_2 [19877] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
IDLE 19886 [(4,4)] HALF_D_PLUS_2 [19877] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
DISCARD 19887 [(5,4)] 0 [19877] [] [] [] [] [19884,19885,19886,19887] CONDITIONAL_S
INJECT_T 19888 [(0,4)] D [] [] [] [] [] [] none
MERGE 19889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19896,19897,19898,19899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19896 [(4,4),(5,4)] D [19889] [] [] [] [((4,4),(5,4))] [19896,19897,19898,19899] CONDITIONAL_S
Y_MEAS 19897 [(5,4)] HALF_D_PLUS_2 [19889] [] [] [] [] [19896,19897,19898,19899] CONDITIONAL_S
IDLE 19898 [(4,4)] HALF_D_PLUS_2 [19889] [] [] [] [] [19896,19897,19898,19899] CONDITIONAL_S
DISCARD 19899 [(5,4)] 0 [19889] [] [] [] [] [19896,19897,19898,19899] CONDITIONAL_S
INJECT_T 19900 [(0,4)] D [] [] [] [] [] [] none
MERGE 19901 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19908,19909,19910,19911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19903 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19904 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19905 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19908 [(4,4),(5,4)] D [19901] [] [] [] [((4,4),(5,4))] [19908,19909,19910,19911] CONDITIONAL_S
Y_MEAS 19909 [(5,4)] HALF_D_PLUS_2 [19901] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
IDLE 19910 [(4,4)] HALF_D_PLUS_2 [19901] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
DISCARD 19911 [(5,4)] 0 [19901] [] [] [] [] [19908,19909,19910,19911] CONDITIONAL_S
INJECT_T 19912 [(0,4)] D [] [] [] [] [] [] none
MERGE 19913 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19920,19921,19922,19923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19915 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19916 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19917 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19920 [(4,4),(5,4)] D [19913] [] [] [] [((4,4),(5,4))] [19920,19921,19922,19923] CONDITIONAL_S
Y_MEAS 19921 [(5,4)] HALF_D_PLUS_2 [19913] [] [] [] [] [19920,19921,19922,19923] CONDITIONAL_S
IDLE 19922 [(4,4)] HALF_D_PLUS_2 [19913] [] [] [] [] [19920,19921,19922,19923] CONDITIONAL_S
DISCARD 19923 [(5,4)] 0 [19913] [] [] [] [] [19920,19921,19922,19923] CONDITIONAL_S
MERGE 19924 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19924,19925,19926,19927] CONDITIONAL_S
Y_MEAS 19925 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
IDLE 19926 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
DISCARD 19927 [(5,4)] 0 [] [] [] [] [] [19924,19925,19926,19927] CONDITIONAL_S
INJECT_T 19928 [(0,4)] D [] [] [] [] [] [] none
MERGE 19929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19936,19937,19938,19939] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19936 [(4,4),(5,4)] D [19929] [] [] [] [((4,4),(5,4))] [19936,19937,19938,19939] CONDITIONAL_S
Y_MEAS 19937 [(5,4)] HALF_D_PLUS_2 [19929] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
IDLE 19938 [(4,4)] HALF_D_PLUS_2 [19929] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
DISCARD 19939 [(5,4)] 0 [19929] [] [] [] [] [19936,19937,19938,19939] CONDITIONAL_S
INJECT_T 19940 [(0,4)] D [] [] [] [] [] [] none
MERGE 19941 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19948,19949,19950,19951] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19942 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19943 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19944 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19945 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19946 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19947 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19948 [(4,4),(5,4)] D [19941] [] [] [] [((4,4),(5,4))] [19948,19949,19950,19951] CONDITIONAL_S
Y_MEAS 19949 [(5,4)] HALF_D_PLUS_2 [19941] [] [] [] [] [19948,19949,19950,19951] CONDITIONAL_S
IDLE 19950 [(4,4)] HALF_D_PLUS_2 [19941] [] [] [] [] [19948,19949,19950,19951] CONDITIONAL_S
DISCARD 19951 [(5,4)] 0 [19941] [] [] [] [] [19948,19949,19950,19951] CONDITIONAL_S
INJECT_T 19952 [(0,4)] D [] [] [] [] [] [] none
MERGE 19953 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19960,19961,19962,19963] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19954 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19955 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19956 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19957 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19958 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19959 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19960 [(4,4),(5,4)] D [19953] [] [] [] [((4,4),(5,4))] [19960,19961,19962,19963] CONDITIONAL_S
Y_MEAS 19961 [(5,4)] HALF_D_PLUS_2 [19953] [] [] [] [] [19960,19961,19962,19963] CONDITIONAL_S
IDLE 19962 [(4,4)] HALF_D_PLUS_2 [19953] [] [] [] [] [19960,19961,19962,19963] CONDITIONAL_S
DISCARD 19963 [(5,4)] 0 [19953] [] [] [] [] [19960,19961,19962,19963] CONDITIONAL_S
INJECT_T 19964 [(0,4)] D [] [] [] [] [] [] none
MERGE 19965 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19972,19973,19974,19975] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19966 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19967 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19968 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19969 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19970 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19971 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19972 [(4,4),(5,4)] D [19965] [] [] [] [((4,4),(5,4))] [19972,19973,19974,19975] CONDITIONAL_S
Y_MEAS 19973 [(5,4)] HALF_D_PLUS_2 [19965] [] [] [] [] [19972,19973,19974,19975] CONDITIONAL_S
IDLE 19974 [(4,4)] HALF_D_PLUS_2 [19965] [] [] [] [] [19972,19973,19974,19975] CONDITIONAL_S
DISCARD 19975 [(5,4)] 0 [19965] [] [] [] [] [19972,19973,19974,19975] CONDITIONAL_S
MERGE 19976 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [19976,19977,19978,19979] CONDITIONAL_S
Y_MEAS 19977 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [19976,19977,19978,19979] CONDITIONAL_S
IDLE 19978 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [19976,19977,19978,19979] CONDITIONAL_S
DISCARD 19979 [(5,4)] 0 [] [] [] [] [] [19976,19977,19978,19979] CONDITIONAL_S
INJECT_T 19980 [(0,4)] D [] [] [] [] [] [] none
MERGE 19981 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [19988,19989,19990,19991] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19982 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19983 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19984 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19985 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19986 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19987 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 19988 [(4,4),(5,4)] D [19981] [] [] [] [((4,4),(5,4))] [19988,19989,19990,19991] CONDITIONAL_S
Y_MEAS 19989 [(5,4)] HALF_D_PLUS_2 [19981] [] [] [] [] [19988,19989,19990,19991] CONDITIONAL_S
IDLE 19990 [(4,4)] HALF_D_PLUS_2 [19981] [] [] [] [] [19988,19989,19990,19991] CONDITIONAL_S
DISCARD 19991 [(5,4)] 0 [19981] [] [] [] [] [19988,19989,19990,19991] CONDITIONAL_S
INJECT_T 19992 [(0,4)] D [] [] [] [] [] [] none
MERGE 19993 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20000,20001,20002,20003] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 19994 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 19995 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 19996 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 19997 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 19998 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 19999 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20000 [(4,4),(5,4)] D [19993] [] [] [] [((4,4),(5,4))] [20000,20001,20002,20003] CONDITIONAL_S
Y_MEAS 20001 [(5,4)] HALF_D_PLUS_2 [19993] [] [] [] [] [20000,20001,20002,20003] CONDITIONAL_S
IDLE 20002 [(4,4)] HALF_D_PLUS_2 [19993] [] [] [] [] [20000,20001,20002,20003] CONDITIONAL_S
DISCARD 20003 [(5,4)] 0 [19993] [] [] [] [] [20000,20001,20002,20003] CONDITIONAL_S
MERGE 20004 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20004,20005,20006,20007] CONDITIONAL_S
Y_MEAS 20005 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20004,20005,20006,20007] CONDITIONAL_S
IDLE 20006 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20004,20005,20006,20007] CONDITIONAL_S
DISCARD 20007 [(5,4)] 0 [] [] [] [] [] [20004,20005,20006,20007] CONDITIONAL_S
INJECT_T 20008 [(0,4)] D [] [] [] [] [] [] none
MERGE 20009 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20016,20017,20018,20019] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20010 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20011 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20012 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20013 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20014 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20015 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20016 [(4,4),(5,4)] D [20009] [] [] [] [((4,4),(5,4))] [20016,20017,20018,20019] CONDITIONAL_S
Y_MEAS 20017 [(5,4)] HALF_D_PLUS_2 [20009] [] [] [] [] [20016,20017,20018,20019] CONDITIONAL_S
IDLE 20018 [(4,4)] HALF_D_PLUS_2 [20009] [] [] [] [] [20016,20017,20018,20019] CONDITIONAL_S
DISCARD 20019 [(5,4)] 0 [20009] [] [] [] [] [20016,20017,20018,20019] CONDITIONAL_S
INJECT_T 20020 [(0,4)] D [] [] [] [] [] [] none
MERGE 20021 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20028,20029,20030,20031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20022 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20023 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20024 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20025 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20028 [(4,4),(5,4)] D [20021] [] [] [] [((4,4),(5,4))] [20028,20029,20030,20031] CONDITIONAL_S
Y_MEAS 20029 [(5,4)] HALF_D_PLUS_2 [20021] [] [] [] [] [20028,20029,20030,20031] CONDITIONAL_S
IDLE 20030 [(4,4)] HALF_D_PLUS_2 [20021] [] [] [] [] [20028,20029,20030,20031] CONDITIONAL_S
DISCARD 20031 [(5,4)] 0 [20021] [] [] [] [] [20028,20029,20030,20031] CONDITIONAL_S
INJECT_T 20032 [(0,4)] D [] [] [] [] [] [] none
MERGE 20033 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20040,20041,20042,20043] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20034 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20035 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20036 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20037 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20038 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20039 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20040 [(4,4),(5,4)] D [20033] [] [] [] [((4,4),(5,4))] [20040,20041,20042,20043] CONDITIONAL_S
Y_MEAS 20041 [(5,4)] HALF_D_PLUS_2 [20033] [] [] [] [] [20040,20041,20042,20043] CONDITIONAL_S
IDLE 20042 [(4,4)] HALF_D_PLUS_2 [20033] [] [] [] [] [20040,20041,20042,20043] CONDITIONAL_S
DISCARD 20043 [(5,4)] 0 [20033] [] [] [] [] [20040,20041,20042,20043] CONDITIONAL_S
INJECT_T 20044 [(0,4)] D [] [] [] [] [] [] none
MERGE 20045 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20052,20053,20054,20055] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20046 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20047 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20048 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20049 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20050 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20051 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20052 [(4,4),(5,4)] D [20045] [] [] [] [((4,4),(5,4))] [20052,20053,20054,20055] CONDITIONAL_S
Y_MEAS 20053 [(5,4)] HALF_D_PLUS_2 [20045] [] [] [] [] [20052,20053,20054,20055] CONDITIONAL_S
IDLE 20054 [(4,4)] HALF_D_PLUS_2 [20045] [] [] [] [] [20052,20053,20054,20055] CONDITIONAL_S
DISCARD 20055 [(5,4)] 0 [20045] [] [] [] [] [20052,20053,20054,20055] CONDITIONAL_S
MERGE 20056 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20056,20057,20058,20059] CONDITIONAL_S
Y_MEAS 20057 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20056,20057,20058,20059] CONDITIONAL_S
IDLE 20058 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20056,20057,20058,20059] CONDITIONAL_S
DISCARD 20059 [(5,4)] 0 [] [] [] [] [] [20056,20057,20058,20059] CONDITIONAL_S
INJECT_T 20060 [(0,4)] D [] [] [] [] [] [] none
MERGE 20061 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20068,20069,20070,20071] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20062 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20063 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20064 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20065 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20066 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20067 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20068 [(4,4),(5,4)] D [20061] [] [] [] [((4,4),(5,4))] [20068,20069,20070,20071] CONDITIONAL_S
Y_MEAS 20069 [(5,4)] HALF_D_PLUS_2 [20061] [] [] [] [] [20068,20069,20070,20071] CONDITIONAL_S
IDLE 20070 [(4,4)] HALF_D_PLUS_2 [20061] [] [] [] [] [20068,20069,20070,20071] CONDITIONAL_S
DISCARD 20071 [(5,4)] 0 [20061] [] [] [] [] [20068,20069,20070,20071] CONDITIONAL_S
MERGE 20072 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20072,20073,20074,20075] CONDITIONAL_S
Y_MEAS 20073 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20072,20073,20074,20075] CONDITIONAL_S
IDLE 20074 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20072,20073,20074,20075] CONDITIONAL_S
DISCARD 20075 [(5,4)] 0 [] [] [] [] [] [20072,20073,20074,20075] CONDITIONAL_S
INJECT_T 20076 [(0,4)] D [] [] [] [] [] [] none
MERGE 20077 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20084,20085,20086,20087] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20078 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20079 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20080 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20081 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20082 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20083 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20084 [(4,4),(5,4)] D [20077] [] [] [] [((4,4),(5,4))] [20084,20085,20086,20087] CONDITIONAL_S
Y_MEAS 20085 [(5,4)] HALF_D_PLUS_2 [20077] [] [] [] [] [20084,20085,20086,20087] CONDITIONAL_S
IDLE 20086 [(4,4)] HALF_D_PLUS_2 [20077] [] [] [] [] [20084,20085,20086,20087] CONDITIONAL_S
DISCARD 20087 [(5,4)] 0 [20077] [] [] [] [] [20084,20085,20086,20087] CONDITIONAL_S
INJECT_T 20088 [(0,4)] D [] [] [] [] [] [] none
MERGE 20089 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20096,20097,20098,20099] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20090 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20091 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20092 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20093 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20094 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20095 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20096 [(4,4),(5,4)] D [20089] [] [] [] [((4,4),(5,4))] [20096,20097,20098,20099] CONDITIONAL_S
Y_MEAS 20097 [(5,4)] HALF_D_PLUS_2 [20089] [] [] [] [] [20096,20097,20098,20099] CONDITIONAL_S
IDLE 20098 [(4,4)] HALF_D_PLUS_2 [20089] [] [] [] [] [20096,20097,20098,20099] CONDITIONAL_S
DISCARD 20099 [(5,4)] 0 [20089] [] [] [] [] [20096,20097,20098,20099] CONDITIONAL_S
MERGE 20100 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20100,20101,20102,20103] CONDITIONAL_S
Y_MEAS 20101 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20100,20101,20102,20103] CONDITIONAL_S
IDLE 20102 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20100,20101,20102,20103] CONDITIONAL_S
DISCARD 20103 [(5,4)] 0 [] [] [] [] [] [20100,20101,20102,20103] CONDITIONAL_S
INJECT_T 20104 [(0,4)] D [] [] [] [] [] [] none
MERGE 20105 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20112,20113,20114,20115] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20106 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20107 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20108 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20109 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20110 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20111 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20112 [(4,4),(5,4)] D [20105] [] [] [] [((4,4),(5,4))] [20112,20113,20114,20115] CONDITIONAL_S
Y_MEAS 20113 [(5,4)] HALF_D_PLUS_2 [20105] [] [] [] [] [20112,20113,20114,20115] CONDITIONAL_S
IDLE 20114 [(4,4)] HALF_D_PLUS_2 [20105] [] [] [] [] [20112,20113,20114,20115] CONDITIONAL_S
DISCARD 20115 [(5,4)] 0 [20105] [] [] [] [] [20112,20113,20114,20115] CONDITIONAL_S
MERGE 20116 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20116,20117,20118,20119] CONDITIONAL_S
Y_MEAS 20117 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20116,20117,20118,20119] CONDITIONAL_S
IDLE 20118 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20116,20117,20118,20119] CONDITIONAL_S
DISCARD 20119 [(5,4)] 0 [] [] [] [] [] [20116,20117,20118,20119] CONDITIONAL_S
INJECT_T 20120 [(0,4)] D [] [] [] [] [] [] none
MERGE 20121 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20128,20129,20130,20131] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20122 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20123 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20124 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20125 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20126 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20127 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20128 [(4,4),(5,4)] D [20121] [] [] [] [((4,4),(5,4))] [20128,20129,20130,20131] CONDITIONAL_S
Y_MEAS 20129 [(5,4)] HALF_D_PLUS_2 [20121] [] [] [] [] [20128,20129,20130,20131] CONDITIONAL_S
IDLE 20130 [(4,4)] HALF_D_PLUS_2 [20121] [] [] [] [] [20128,20129,20130,20131] CONDITIONAL_S
DISCARD 20131 [(5,4)] 0 [20121] [] [] [] [] [20128,20129,20130,20131] CONDITIONAL_S
INJECT_T 20132 [(0,4)] D [] [] [] [] [] [] none
MERGE 20133 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20140,20141,20142,20143] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20134 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20135 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20136 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20137 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20138 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20139 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20140 [(4,4),(5,4)] D [20133] [] [] [] [((4,4),(5,4))] [20140,20141,20142,20143] CONDITIONAL_S
Y_MEAS 20141 [(5,4)] HALF_D_PLUS_2 [20133] [] [] [] [] [20140,20141,20142,20143] CONDITIONAL_S
IDLE 20142 [(4,4)] HALF_D_PLUS_2 [20133] [] [] [] [] [20140,20141,20142,20143] CONDITIONAL_S
DISCARD 20143 [(5,4)] 0 [20133] [] [] [] [] [20140,20141,20142,20143] CONDITIONAL_S
INJECT_T 20144 [(0,4)] D [] [] [] [] [] [] none
MERGE 20145 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20152,20153,20154,20155] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20146 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20147 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20148 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20149 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20150 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20151 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20152 [(4,4),(5,4)] D [20145] [] [] [] [((4,4),(5,4))] [20152,20153,20154,20155] CONDITIONAL_S
Y_MEAS 20153 [(5,4)] HALF_D_PLUS_2 [20145] [] [] [] [] [20152,20153,20154,20155] CONDITIONAL_S
IDLE 20154 [(4,4)] HALF_D_PLUS_2 [20145] [] [] [] [] [20152,20153,20154,20155] CONDITIONAL_S
DISCARD 20155 [(5,4)] 0 [20145] [] [] [] [] [20152,20153,20154,20155] CONDITIONAL_S
INJECT_T 20156 [(0,4)] D [] [] [] [] [] [] none
MERGE 20157 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20164,20165,20166,20167] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20158 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20159 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20160 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20161 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20162 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20163 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20164 [(4,4),(5,4)] D [20157] [] [] [] [((4,4),(5,4))] [20164,20165,20166,20167] CONDITIONAL_S
Y_MEAS 20165 [(5,4)] HALF_D_PLUS_2 [20157] [] [] [] [] [20164,20165,20166,20167] CONDITIONAL_S
IDLE 20166 [(4,4)] HALF_D_PLUS_2 [20157] [] [] [] [] [20164,20165,20166,20167] CONDITIONAL_S
DISCARD 20167 [(5,4)] 0 [20157] [] [] [] [] [20164,20165,20166,20167] CONDITIONAL_S
INJECT_T 20168 [(0,4)] D [] [] [] [] [] [] none
MERGE 20169 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20176,20177,20178,20179] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20170 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20171 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20172 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20173 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20174 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20175 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20176 [(4,4),(5,4)] D [20169] [] [] [] [((4,4),(5,4))] [20176,20177,20178,20179] CONDITIONAL_S
Y_MEAS 20177 [(5,4)] HALF_D_PLUS_2 [20169] [] [] [] [] [20176,20177,20178,20179] CONDITIONAL_S
IDLE 20178 [(4,4)] HALF_D_PLUS_2 [20169] [] [] [] [] [20176,20177,20178,20179] CONDITIONAL_S
DISCARD 20179 [(5,4)] 0 [20169] [] [] [] [] [20176,20177,20178,20179] CONDITIONAL_S
INJECT_T 20180 [(0,4)] D [] [] [] [] [] [] none
MERGE 20181 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20188,20189,20190,20191] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20182 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20183 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20184 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20185 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20186 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20187 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20188 [(4,4),(5,4)] D [20181] [] [] [] [((4,4),(5,4))] [20188,20189,20190,20191] CONDITIONAL_S
Y_MEAS 20189 [(5,4)] HALF_D_PLUS_2 [20181] [] [] [] [] [20188,20189,20190,20191] CONDITIONAL_S
IDLE 20190 [(4,4)] HALF_D_PLUS_2 [20181] [] [] [] [] [20188,20189,20190,20191] CONDITIONAL_S
DISCARD 20191 [(5,4)] 0 [20181] [] [] [] [] [20188,20189,20190,20191] CONDITIONAL_S
MERGE 20192 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20192,20193,20194,20195] CONDITIONAL_S
Y_MEAS 20193 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20192,20193,20194,20195] CONDITIONAL_S
IDLE 20194 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20192,20193,20194,20195] CONDITIONAL_S
DISCARD 20195 [(5,4)] 0 [] [] [] [] [] [20192,20193,20194,20195] CONDITIONAL_S
INJECT_T 20196 [(0,4)] D [] [] [] [] [] [] none
MERGE 20197 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20204,20205,20206,20207] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20198 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20199 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20200 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20201 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20202 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20203 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20204 [(4,4),(5,4)] D [20197] [] [] [] [((4,4),(5,4))] [20204,20205,20206,20207] CONDITIONAL_S
Y_MEAS 20205 [(5,4)] HALF_D_PLUS_2 [20197] [] [] [] [] [20204,20205,20206,20207] CONDITIONAL_S
IDLE 20206 [(4,4)] HALF_D_PLUS_2 [20197] [] [] [] [] [20204,20205,20206,20207] CONDITIONAL_S
DISCARD 20207 [(5,4)] 0 [20197] [] [] [] [] [20204,20205,20206,20207] CONDITIONAL_S
MERGE 20208 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20208,20209,20210,20211] CONDITIONAL_S
Y_MEAS 20209 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20208,20209,20210,20211] CONDITIONAL_S
IDLE 20210 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20208,20209,20210,20211] CONDITIONAL_S
DISCARD 20211 [(5,4)] 0 [] [] [] [] [] [20208,20209,20210,20211] CONDITIONAL_S
INJECT_T 20212 [(0,4)] D [] [] [] [] [] [] none
MERGE 20213 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20220,20221,20222,20223] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20214 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20215 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20216 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20217 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20218 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20219 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20220 [(4,4),(5,4)] D [20213] [] [] [] [((4,4),(5,4))] [20220,20221,20222,20223] CONDITIONAL_S
Y_MEAS 20221 [(5,4)] HALF_D_PLUS_2 [20213] [] [] [] [] [20220,20221,20222,20223] CONDITIONAL_S
IDLE 20222 [(4,4)] HALF_D_PLUS_2 [20213] [] [] [] [] [20220,20221,20222,20223] CONDITIONAL_S
DISCARD 20223 [(5,4)] 0 [20213] [] [] [] [] [20220,20221,20222,20223] CONDITIONAL_S
MERGE 20224 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20224,20225,20226,20227] CONDITIONAL_S
Y_MEAS 20225 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20224,20225,20226,20227] CONDITIONAL_S
IDLE 20226 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20224,20225,20226,20227] CONDITIONAL_S
DISCARD 20227 [(5,4)] 0 [] [] [] [] [] [20224,20225,20226,20227] CONDITIONAL_S
INJECT_T 20228 [(0,4)] D [] [] [] [] [] [] none
MERGE 20229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20236,20237,20238,20239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20236 [(4,4),(5,4)] D [20229] [] [] [] [((4,4),(5,4))] [20236,20237,20238,20239] CONDITIONAL_S
Y_MEAS 20237 [(5,4)] HALF_D_PLUS_2 [20229] [] [] [] [] [20236,20237,20238,20239] CONDITIONAL_S
IDLE 20238 [(4,4)] HALF_D_PLUS_2 [20229] [] [] [] [] [20236,20237,20238,20239] CONDITIONAL_S
DISCARD 20239 [(5,4)] 0 [20229] [] [] [] [] [20236,20237,20238,20239] CONDITIONAL_S
MERGE 20240 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20240,20241,20242,20243] CONDITIONAL_S
Y_MEAS 20241 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
IDLE 20242 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
DISCARD 20243 [(5,4)] 0 [] [] [] [] [] [20240,20241,20242,20243] CONDITIONAL_S
INJECT_T 20244 [(0,4)] D [] [] [] [] [] [] none
MERGE 20245 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20252,20253,20254,20255] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20246 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20247 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20248 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20249 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20250 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20251 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20252 [(4,4),(5,4)] D [20245] [] [] [] [((4,4),(5,4))] [20252,20253,20254,20255] CONDITIONAL_S
Y_MEAS 20253 [(5,4)] HALF_D_PLUS_2 [20245] [] [] [] [] [20252,20253,20254,20255] CONDITIONAL_S
IDLE 20254 [(4,4)] HALF_D_PLUS_2 [20245] [] [] [] [] [20252,20253,20254,20255] CONDITIONAL_S
DISCARD 20255 [(5,4)] 0 [20245] [] [] [] [] [20252,20253,20254,20255] CONDITIONAL_S
INJECT_T 20256 [(0,4)] D [] [] [] [] [] [] none
MERGE 20257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20264,20265,20266,20267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20264 [(4,4),(5,4)] D [20257] [] [] [] [((4,4),(5,4))] [20264,20265,20266,20267] CONDITIONAL_S
Y_MEAS 20265 [(5,4)] HALF_D_PLUS_2 [20257] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
IDLE 20266 [(4,4)] HALF_D_PLUS_2 [20257] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
DISCARD 20267 [(5,4)] 0 [20257] [] [] [] [] [20264,20265,20266,20267] CONDITIONAL_S
MERGE 20268 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20268,20269,20270,20271] CONDITIONAL_S
Y_MEAS 20269 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
IDLE 20270 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
DISCARD 20271 [(5,4)] 0 [] [] [] [] [] [20268,20269,20270,20271] CONDITIONAL_S
INJECT_T 20272 [(0,4)] D [] [] [] [] [] [] none
MERGE 20273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20280,20281,20282,20283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20280 [(4,4),(5,4)] D [20273] [] [] [] [((4,4),(5,4))] [20280,20281,20282,20283] CONDITIONAL_S
Y_MEAS 20281 [(5,4)] HALF_D_PLUS_2 [20273] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
IDLE 20282 [(4,4)] HALF_D_PLUS_2 [20273] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
DISCARD 20283 [(5,4)] 0 [20273] [] [] [] [] [20280,20281,20282,20283] CONDITIONAL_S
MERGE 20284 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20284,20285,20286,20287] CONDITIONAL_S
Y_MEAS 20285 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20284,20285,20286,20287] CONDITIONAL_S
IDLE 20286 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20284,20285,20286,20287] CONDITIONAL_S
DISCARD 20287 [(5,4)] 0 [] [] [] [] [] [20284,20285,20286,20287] CONDITIONAL_S
INJECT_T 20288 [(0,4)] D [] [] [] [] [] [] none
MERGE 20289 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20296,20297,20298,20299] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20290 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20291 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20292 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20293 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20294 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20295 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20296 [(4,4),(5,4)] D [20289] [] [] [] [((4,4),(5,4))] [20296,20297,20298,20299] CONDITIONAL_S
Y_MEAS 20297 [(5,4)] HALF_D_PLUS_2 [20289] [] [] [] [] [20296,20297,20298,20299] CONDITIONAL_S
IDLE 20298 [(4,4)] HALF_D_PLUS_2 [20289] [] [] [] [] [20296,20297,20298,20299] CONDITIONAL_S
DISCARD 20299 [(5,4)] 0 [20289] [] [] [] [] [20296,20297,20298,20299] CONDITIONAL_S
INJECT_T 20300 [(0,4)] D [] [] [] [] [] [] none
MERGE 20301 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20308,20309,20310,20311] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20302 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20303 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20304 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20305 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20306 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20307 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20308 [(4,4),(5,4)] D [20301] [] [] [] [((4,4),(5,4))] [20308,20309,20310,20311] CONDITIONAL_S
Y_MEAS 20309 [(5,4)] HALF_D_PLUS_2 [20301] [] [] [] [] [20308,20309,20310,20311] CONDITIONAL_S
IDLE 20310 [(4,4)] HALF_D_PLUS_2 [20301] [] [] [] [] [20308,20309,20310,20311] CONDITIONAL_S
DISCARD 20311 [(5,4)] 0 [20301] [] [] [] [] [20308,20309,20310,20311] CONDITIONAL_S
INJECT_T 20312 [(0,4)] D [] [] [] [] [] [] none
MERGE 20313 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20320,20321,20322,20323] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20314 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20315 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20316 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20317 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20318 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20319 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20320 [(4,4),(5,4)] D [20313] [] [] [] [((4,4),(5,4))] [20320,20321,20322,20323] CONDITIONAL_S
Y_MEAS 20321 [(5,4)] HALF_D_PLUS_2 [20313] [] [] [] [] [20320,20321,20322,20323] CONDITIONAL_S
IDLE 20322 [(4,4)] HALF_D_PLUS_2 [20313] [] [] [] [] [20320,20321,20322,20323] CONDITIONAL_S
DISCARD 20323 [(5,4)] 0 [20313] [] [] [] [] [20320,20321,20322,20323] CONDITIONAL_S
INJECT_T 20324 [(0,4)] D [] [] [] [] [] [] none
MERGE 20325 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20332,20333,20334,20335] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20326 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20327 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20328 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20329 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20330 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20331 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20332 [(4,4),(5,4)] D [20325] [] [] [] [((4,4),(5,4))] [20332,20333,20334,20335] CONDITIONAL_S
Y_MEAS 20333 [(5,4)] HALF_D_PLUS_2 [20325] [] [] [] [] [20332,20333,20334,20335] CONDITIONAL_S
IDLE 20334 [(4,4)] HALF_D_PLUS_2 [20325] [] [] [] [] [20332,20333,20334,20335] CONDITIONAL_S
DISCARD 20335 [(5,4)] 0 [20325] [] [] [] [] [20332,20333,20334,20335] CONDITIONAL_S
MERGE 20336 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20336,20337,20338,20339] CONDITIONAL_S
Y_MEAS 20337 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
IDLE 20338 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
DISCARD 20339 [(5,4)] 0 [] [] [] [] [] [20336,20337,20338,20339] CONDITIONAL_S
MERGE 20340 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20340,20341,20342,20343] CONDITIONAL_S
Y_MEAS 20341 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
IDLE 20342 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
DISCARD 20343 [(5,4)] 0 [] [] [] [] [] [20340,20341,20342,20343] CONDITIONAL_S
MERGE 20344 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20344,20345,20346,20347] CONDITIONAL_S
Y_MEAS 20345 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20344,20345,20346,20347] CONDITIONAL_S
IDLE 20346 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20344,20345,20346,20347] CONDITIONAL_S
DISCARD 20347 [(5,4)] 0 [] [] [] [] [] [20344,20345,20346,20347] CONDITIONAL_S
MERGE 20348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20348,20349,20350,20351] CONDITIONAL_S
Y_MEAS 20349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20348,20349,20350,20351] CONDITIONAL_S
IDLE 20350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20348,20349,20350,20351] CONDITIONAL_S
DISCARD 20351 [(5,4)] 0 [] [] [] [] [] [20348,20349,20350,20351] CONDITIONAL_S
INJECT_T 20352 [(0,4)] D [] [] [] [] [] [] none
MERGE 20353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20360,20361,20362,20363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20360 [(4,4),(5,4)] D [20353] [] [] [] [((4,4),(5,4))] [20360,20361,20362,20363] CONDITIONAL_S
Y_MEAS 20361 [(5,4)] HALF_D_PLUS_2 [20353] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
IDLE 20362 [(4,4)] HALF_D_PLUS_2 [20353] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
DISCARD 20363 [(5,4)] 0 [20353] [] [] [] [] [20360,20361,20362,20363] CONDITIONAL_S
INJECT_T 20364 [(0,4)] D [] [] [] [] [] [] none
MERGE 20365 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20372,20373,20374,20375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20367 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20368 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20369 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20371 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20372 [(4,4),(5,4)] D [20365] [] [] [] [((4,4),(5,4))] [20372,20373,20374,20375] CONDITIONAL_S
Y_MEAS 20373 [(5,4)] HALF_D_PLUS_2 [20365] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
IDLE 20374 [(4,4)] HALF_D_PLUS_2 [20365] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
DISCARD 20375 [(5,4)] 0 [20365] [] [] [] [] [20372,20373,20374,20375] CONDITIONAL_S
MERGE 20376 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20376,20377,20378,20379] CONDITIONAL_S
Y_MEAS 20377 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20376,20377,20378,20379] CONDITIONAL_S
IDLE 20378 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20376,20377,20378,20379] CONDITIONAL_S
DISCARD 20379 [(5,4)] 0 [] [] [] [] [] [20376,20377,20378,20379] CONDITIONAL_S
INJECT_T 20380 [(0,4)] D [] [] [] [] [] [] none
MERGE 20381 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20388,20389,20390,20391] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20382 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20383 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20384 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20385 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20386 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20387 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20388 [(4,4),(5,4)] D [20381] [] [] [] [((4,4),(5,4))] [20388,20389,20390,20391] CONDITIONAL_S
Y_MEAS 20389 [(5,4)] HALF_D_PLUS_2 [20381] [] [] [] [] [20388,20389,20390,20391] CONDITIONAL_S
IDLE 20390 [(4,4)] HALF_D_PLUS_2 [20381] [] [] [] [] [20388,20389,20390,20391] CONDITIONAL_S
DISCARD 20391 [(5,4)] 0 [20381] [] [] [] [] [20388,20389,20390,20391] CONDITIONAL_S
MERGE 20392 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20392,20393,20394,20395] CONDITIONAL_S
Y_MEAS 20393 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
IDLE 20394 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
DISCARD 20395 [(5,4)] 0 [] [] [] [] [] [20392,20393,20394,20395] CONDITIONAL_S
INJECT_T 20396 [(0,4)] D [] [] [] [] [] [] none
MERGE 20397 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20404,20405,20406,20407] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20398 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20399 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20400 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20401 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20402 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20403 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20404 [(4,4),(5,4)] D [20397] [] [] [] [((4,4),(5,4))] [20404,20405,20406,20407] CONDITIONAL_S
Y_MEAS 20405 [(5,4)] HALF_D_PLUS_2 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
IDLE 20406 [(4,4)] HALF_D_PLUS_2 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
DISCARD 20407 [(5,4)] 0 [20397] [] [] [] [] [20404,20405,20406,20407] CONDITIONAL_S
INJECT_T 20408 [(0,4)] D [] [] [] [] [] [] none
MERGE 20409 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20416,20417,20418,20419] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20410 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20411 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20412 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20413 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20414 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20415 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20416 [(4,4),(5,4)] D [20409] [] [] [] [((4,4),(5,4))] [20416,20417,20418,20419] CONDITIONAL_S
Y_MEAS 20417 [(5,4)] HALF_D_PLUS_2 [20409] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
IDLE 20418 [(4,4)] HALF_D_PLUS_2 [20409] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
DISCARD 20419 [(5,4)] 0 [20409] [] [] [] [] [20416,20417,20418,20419] CONDITIONAL_S
MERGE 20420 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20420,20421,20422,20423] CONDITIONAL_S
Y_MEAS 20421 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
IDLE 20422 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
DISCARD 20423 [(5,4)] 0 [] [] [] [] [] [20420,20421,20422,20423] CONDITIONAL_S
INJECT_T 20424 [(0,4)] D [] [] [] [] [] [] none
MERGE 20425 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20432,20433,20434,20435] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20426 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20427 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20428 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20429 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20430 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20431 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20432 [(4,4),(5,4)] D [20425] [] [] [] [((4,4),(5,4))] [20432,20433,20434,20435] CONDITIONAL_S
Y_MEAS 20433 [(5,4)] HALF_D_PLUS_2 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
IDLE 20434 [(4,4)] HALF_D_PLUS_2 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
DISCARD 20435 [(5,4)] 0 [20425] [] [] [] [] [20432,20433,20434,20435] CONDITIONAL_S
INJECT_T 20436 [(0,4)] D [] [] [] [] [] [] none
MERGE 20437 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20444,20445,20446,20447] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20438 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20439 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20440 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20441 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20442 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20443 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20444 [(4,4),(5,4)] D [20437] [] [] [] [((4,4),(5,4))] [20444,20445,20446,20447] CONDITIONAL_S
Y_MEAS 20445 [(5,4)] HALF_D_PLUS_2 [20437] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
IDLE 20446 [(4,4)] HALF_D_PLUS_2 [20437] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
DISCARD 20447 [(5,4)] 0 [20437] [] [] [] [] [20444,20445,20446,20447] CONDITIONAL_S
INJECT_T 20448 [(0,4)] D [] [] [] [] [] [] none
MERGE 20449 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20456,20457,20458,20459] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20450 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20451 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20452 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20453 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20454 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20455 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20456 [(4,4),(5,4)] D [20449] [] [] [] [((4,4),(5,4))] [20456,20457,20458,20459] CONDITIONAL_S
Y_MEAS 20457 [(5,4)] HALF_D_PLUS_2 [20449] [] [] [] [] [20456,20457,20458,20459] CONDITIONAL_S
IDLE 20458 [(4,4)] HALF_D_PLUS_2 [20449] [] [] [] [] [20456,20457,20458,20459] CONDITIONAL_S
DISCARD 20459 [(5,4)] 0 [20449] [] [] [] [] [20456,20457,20458,20459] CONDITIONAL_S
INJECT_T 20460 [(0,4)] D [] [] [] [] [] [] none
MERGE 20461 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20468,20469,20470,20471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20463 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20464 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20465 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20468 [(4,4),(5,4)] D [20461] [] [] [] [((4,4),(5,4))] [20468,20469,20470,20471] CONDITIONAL_S
Y_MEAS 20469 [(5,4)] HALF_D_PLUS_2 [20461] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
IDLE 20470 [(4,4)] HALF_D_PLUS_2 [20461] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
DISCARD 20471 [(5,4)] 0 [20461] [] [] [] [] [20468,20469,20470,20471] CONDITIONAL_S
INJECT_T 20472 [(0,4)] D [] [] [] [] [] [] none
MERGE 20473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20480,20481,20482,20483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20480 [(4,4),(5,4)] D [20473] [] [] [] [((4,4),(5,4))] [20480,20481,20482,20483] CONDITIONAL_S
Y_MEAS 20481 [(5,4)] HALF_D_PLUS_2 [20473] [] [] [] [] [20480,20481,20482,20483] CONDITIONAL_S
IDLE 20482 [(4,4)] HALF_D_PLUS_2 [20473] [] [] [] [] [20480,20481,20482,20483] CONDITIONAL_S
DISCARD 20483 [(5,4)] 0 [20473] [] [] [] [] [20480,20481,20482,20483] CONDITIONAL_S
INJECT_T 20484 [(0,4)] D [] [] [] [] [] [] none
MERGE 20485 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20492,20493,20494,20495] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20486 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20487 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20488 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20489 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20490 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20491 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20492 [(4,4),(5,4)] D [20485] [] [] [] [((4,4),(5,4))] [20492,20493,20494,20495] CONDITIONAL_S
Y_MEAS 20493 [(5,4)] HALF_D_PLUS_2 [20485] [] [] [] [] [20492,20493,20494,20495] CONDITIONAL_S
IDLE 20494 [(4,4)] HALF_D_PLUS_2 [20485] [] [] [] [] [20492,20493,20494,20495] CONDITIONAL_S
DISCARD 20495 [(5,4)] 0 [20485] [] [] [] [] [20492,20493,20494,20495] CONDITIONAL_S
MERGE 20496 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20496,20497,20498,20499] CONDITIONAL_S
Y_MEAS 20497 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
IDLE 20498 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
DISCARD 20499 [(5,4)] 0 [] [] [] [] [] [20496,20497,20498,20499] CONDITIONAL_S
INJECT_T 20500 [(0,4)] D [] [] [] [] [] [] none
MERGE 20501 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20508,20509,20510,20511] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20502 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20503 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20504 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20505 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20506 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20507 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20508 [(4,4),(5,4)] D [20501] [] [] [] [((4,4),(5,4))] [20508,20509,20510,20511] CONDITIONAL_S
Y_MEAS 20509 [(5,4)] HALF_D_PLUS_2 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
IDLE 20510 [(4,4)] HALF_D_PLUS_2 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
DISCARD 20511 [(5,4)] 0 [20501] [] [] [] [] [20508,20509,20510,20511] CONDITIONAL_S
MERGE 20512 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20512,20513,20514,20515] CONDITIONAL_S
Y_MEAS 20513 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20512,20513,20514,20515] CONDITIONAL_S
IDLE 20514 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20512,20513,20514,20515] CONDITIONAL_S
DISCARD 20515 [(5,4)] 0 [] [] [] [] [] [20512,20513,20514,20515] CONDITIONAL_S
INJECT_T 20516 [(0,4)] D [] [] [] [] [] [] none
MERGE 20517 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20524,20525,20526,20527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20518 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20519 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20520 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20521 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20522 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20523 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20524 [(4,4),(5,4)] D [20517] [] [] [] [((4,4),(5,4))] [20524,20525,20526,20527] CONDITIONAL_S
Y_MEAS 20525 [(5,4)] HALF_D_PLUS_2 [20517] [] [] [] [] [20524,20525,20526,20527] CONDITIONAL_S
IDLE 20526 [(4,4)] HALF_D_PLUS_2 [20517] [] [] [] [] [20524,20525,20526,20527] CONDITIONAL_S
DISCARD 20527 [(5,4)] 0 [20517] [] [] [] [] [20524,20525,20526,20527] CONDITIONAL_S
MERGE 20528 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20528,20529,20530,20531] CONDITIONAL_S
Y_MEAS 20529 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20528,20529,20530,20531] CONDITIONAL_S
IDLE 20530 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20528,20529,20530,20531] CONDITIONAL_S
DISCARD 20531 [(5,4)] 0 [] [] [] [] [] [20528,20529,20530,20531] CONDITIONAL_S
INJECT_T 20532 [(0,4)] D [] [] [] [] [] [] none
MERGE 20533 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20540,20541,20542,20543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20534 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20535 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20536 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20537 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20538 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20539 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20540 [(4,4),(5,4)] D [20533] [] [] [] [((4,4),(5,4))] [20540,20541,20542,20543] CONDITIONAL_S
Y_MEAS 20541 [(5,4)] HALF_D_PLUS_2 [20533] [] [] [] [] [20540,20541,20542,20543] CONDITIONAL_S
IDLE 20542 [(4,4)] HALF_D_PLUS_2 [20533] [] [] [] [] [20540,20541,20542,20543] CONDITIONAL_S
DISCARD 20543 [(5,4)] 0 [20533] [] [] [] [] [20540,20541,20542,20543] CONDITIONAL_S
MERGE 20544 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20544,20545,20546,20547] CONDITIONAL_S
Y_MEAS 20545 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
IDLE 20546 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
DISCARD 20547 [(5,4)] 0 [] [] [] [] [] [20544,20545,20546,20547] CONDITIONAL_S
INJECT_T 20548 [(0,4)] D [] [] [] [] [] [] none
MERGE 20549 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20556,20557,20558,20559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20550 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20551 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20552 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20553 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20554 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20555 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20556 [(4,4),(5,4)] D [20549] [] [] [] [((4,4),(5,4))] [20556,20557,20558,20559] CONDITIONAL_S
Y_MEAS 20557 [(5,4)] HALF_D_PLUS_2 [20549] [] [] [] [] [20556,20557,20558,20559] CONDITIONAL_S
IDLE 20558 [(4,4)] HALF_D_PLUS_2 [20549] [] [] [] [] [20556,20557,20558,20559] CONDITIONAL_S
DISCARD 20559 [(5,4)] 0 [20549] [] [] [] [] [20556,20557,20558,20559] CONDITIONAL_S
MERGE 20560 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20560,20561,20562,20563] CONDITIONAL_S
Y_MEAS 20561 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
IDLE 20562 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
DISCARD 20563 [(5,4)] 0 [] [] [] [] [] [20560,20561,20562,20563] CONDITIONAL_S
INJECT_T 20564 [(0,4)] D [] [] [] [] [] [] none
MERGE 20565 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20572,20573,20574,20575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20566 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20567 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20568 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20569 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20570 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20571 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20572 [(4,4),(5,4)] D [20565] [] [] [] [((4,4),(5,4))] [20572,20573,20574,20575] CONDITIONAL_S
Y_MEAS 20573 [(5,4)] HALF_D_PLUS_2 [20565] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
IDLE 20574 [(4,4)] HALF_D_PLUS_2 [20565] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
DISCARD 20575 [(5,4)] 0 [20565] [] [] [] [] [20572,20573,20574,20575] CONDITIONAL_S
INJECT_T 20576 [(0,4)] D [] [] [] [] [] [] none
MERGE 20577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20584,20585,20586,20587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20584 [(4,4),(5,4)] D [20577] [] [] [] [((4,4),(5,4))] [20584,20585,20586,20587] CONDITIONAL_S
Y_MEAS 20585 [(5,4)] HALF_D_PLUS_2 [20577] [] [] [] [] [20584,20585,20586,20587] CONDITIONAL_S
IDLE 20586 [(4,4)] HALF_D_PLUS_2 [20577] [] [] [] [] [20584,20585,20586,20587] CONDITIONAL_S
DISCARD 20587 [(5,4)] 0 [20577] [] [] [] [] [20584,20585,20586,20587] CONDITIONAL_S
MERGE 20588 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20588,20589,20590,20591] CONDITIONAL_S
Y_MEAS 20589 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
IDLE 20590 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
DISCARD 20591 [(5,4)] 0 [] [] [] [] [] [20588,20589,20590,20591] CONDITIONAL_S
INJECT_T 20592 [(0,4)] D [] [] [] [] [] [] none
MERGE 20593 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20600,20601,20602,20603] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20594 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20595 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20596 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20597 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20598 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20599 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20600 [(4,4),(5,4)] D [20593] [] [] [] [((4,4),(5,4))] [20600,20601,20602,20603] CONDITIONAL_S
Y_MEAS 20601 [(5,4)] HALF_D_PLUS_2 [20593] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
IDLE 20602 [(4,4)] HALF_D_PLUS_2 [20593] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
DISCARD 20603 [(5,4)] 0 [20593] [] [] [] [] [20600,20601,20602,20603] CONDITIONAL_S
MERGE 20604 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20604,20605,20606,20607] CONDITIONAL_S
Y_MEAS 20605 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20604,20605,20606,20607] CONDITIONAL_S
IDLE 20606 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20604,20605,20606,20607] CONDITIONAL_S
DISCARD 20607 [(5,4)] 0 [] [] [] [] [] [20604,20605,20606,20607] CONDITIONAL_S
INJECT_T 20608 [(0,4)] D [] [] [] [] [] [] none
MERGE 20609 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20616,20617,20618,20619] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20610 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20611 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20612 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20613 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20614 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20615 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20616 [(4,4),(5,4)] D [20609] [] [] [] [((4,4),(5,4))] [20616,20617,20618,20619] CONDITIONAL_S
Y_MEAS 20617 [(5,4)] HALF_D_PLUS_2 [20609] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
IDLE 20618 [(4,4)] HALF_D_PLUS_2 [20609] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
DISCARD 20619 [(5,4)] 0 [20609] [] [] [] [] [20616,20617,20618,20619] CONDITIONAL_S
INJECT_T 20620 [(0,4)] D [] [] [] [] [] [] none
MERGE 20621 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20628,20629,20630,20631] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20622 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20623 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20624 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20625 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20626 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20627 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20628 [(4,4),(5,4)] D [20621] [] [] [] [((4,4),(5,4))] [20628,20629,20630,20631] CONDITIONAL_S
Y_MEAS 20629 [(5,4)] HALF_D_PLUS_2 [20621] [] [] [] [] [20628,20629,20630,20631] CONDITIONAL_S
IDLE 20630 [(4,4)] HALF_D_PLUS_2 [20621] [] [] [] [] [20628,20629,20630,20631] CONDITIONAL_S
DISCARD 20631 [(5,4)] 0 [20621] [] [] [] [] [20628,20629,20630,20631] CONDITIONAL_S
INJECT_T 20632 [(0,4)] D [] [] [] [] [] [] none
MERGE 20633 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20640,20641,20642,20643] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20634 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20635 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20636 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20637 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20638 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20639 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20640 [(4,4),(5,4)] D [20633] [] [] [] [((4,4),(5,4))] [20640,20641,20642,20643] CONDITIONAL_S
Y_MEAS 20641 [(5,4)] HALF_D_PLUS_2 [20633] [] [] [] [] [20640,20641,20642,20643] CONDITIONAL_S
IDLE 20642 [(4,4)] HALF_D_PLUS_2 [20633] [] [] [] [] [20640,20641,20642,20643] CONDITIONAL_S
DISCARD 20643 [(5,4)] 0 [20633] [] [] [] [] [20640,20641,20642,20643] CONDITIONAL_S
MERGE 20644 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20644,20645,20646,20647] CONDITIONAL_S
Y_MEAS 20645 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
IDLE 20646 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
DISCARD 20647 [(5,4)] 0 [] [] [] [] [] [20644,20645,20646,20647] CONDITIONAL_S
INJECT_T 20648 [(0,4)] D [] [] [] [] [] [] none
MERGE 20649 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20656,20657,20658,20659] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20650 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20651 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20652 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20653 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20654 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20655 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20656 [(4,4),(5,4)] D [20649] [] [] [] [((4,4),(5,4))] [20656,20657,20658,20659] CONDITIONAL_S
Y_MEAS 20657 [(5,4)] HALF_D_PLUS_2 [20649] [] [] [] [] [20656,20657,20658,20659] CONDITIONAL_S
IDLE 20658 [(4,4)] HALF_D_PLUS_2 [20649] [] [] [] [] [20656,20657,20658,20659] CONDITIONAL_S
DISCARD 20659 [(5,4)] 0 [20649] [] [] [] [] [20656,20657,20658,20659] CONDITIONAL_S
INJECT_T 20660 [(0,4)] D [] [] [] [] [] [] none
MERGE 20661 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20668,20669,20670,20671] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20662 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20663 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20664 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20665 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20666 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20667 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20668 [(4,4),(5,4)] D [20661] [] [] [] [((4,4),(5,4))] [20668,20669,20670,20671] CONDITIONAL_S
Y_MEAS 20669 [(5,4)] HALF_D_PLUS_2 [20661] [] [] [] [] [20668,20669,20670,20671] CONDITIONAL_S
IDLE 20670 [(4,4)] HALF_D_PLUS_2 [20661] [] [] [] [] [20668,20669,20670,20671] CONDITIONAL_S
DISCARD 20671 [(5,4)] 0 [20661] [] [] [] [] [20668,20669,20670,20671] CONDITIONAL_S
INJECT_T 20672 [(0,4)] D [] [] [] [] [] [] none
MERGE 20673 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20680,20681,20682,20683] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20674 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20675 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20676 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20677 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20678 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20679 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20680 [(4,4),(5,4)] D [20673] [] [] [] [((4,4),(5,4))] [20680,20681,20682,20683] CONDITIONAL_S
Y_MEAS 20681 [(5,4)] HALF_D_PLUS_2 [20673] [] [] [] [] [20680,20681,20682,20683] CONDITIONAL_S
IDLE 20682 [(4,4)] HALF_D_PLUS_2 [20673] [] [] [] [] [20680,20681,20682,20683] CONDITIONAL_S
DISCARD 20683 [(5,4)] 0 [20673] [] [] [] [] [20680,20681,20682,20683] CONDITIONAL_S
INJECT_T 20684 [(0,4)] D [] [] [] [] [] [] none
MERGE 20685 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20692,20693,20694,20695] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20686 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20687 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20688 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20689 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20690 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20691 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20692 [(4,4),(5,4)] D [20685] [] [] [] [((4,4),(5,4))] [20692,20693,20694,20695] CONDITIONAL_S
Y_MEAS 20693 [(5,4)] HALF_D_PLUS_2 [20685] [] [] [] [] [20692,20693,20694,20695] CONDITIONAL_S
IDLE 20694 [(4,4)] HALF_D_PLUS_2 [20685] [] [] [] [] [20692,20693,20694,20695] CONDITIONAL_S
DISCARD 20695 [(5,4)] 0 [20685] [] [] [] [] [20692,20693,20694,20695] CONDITIONAL_S
INJECT_T 20696 [(0,4)] D [] [] [] [] [] [] none
MERGE 20697 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20704,20705,20706,20707] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20698 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20699 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20700 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20701 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20702 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20703 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20704 [(4,4),(5,4)] D [20697] [] [] [] [((4,4),(5,4))] [20704,20705,20706,20707] CONDITIONAL_S
Y_MEAS 20705 [(5,4)] HALF_D_PLUS_2 [20697] [] [] [] [] [20704,20705,20706,20707] CONDITIONAL_S
IDLE 20706 [(4,4)] HALF_D_PLUS_2 [20697] [] [] [] [] [20704,20705,20706,20707] CONDITIONAL_S
DISCARD 20707 [(5,4)] 0 [20697] [] [] [] [] [20704,20705,20706,20707] CONDITIONAL_S
INJECT_T 20708 [(0,4)] D [] [] [] [] [] [] none
MERGE 20709 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20716,20717,20718,20719] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20710 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20711 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20712 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20713 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20714 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20715 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20716 [(4,4),(5,4)] D [20709] [] [] [] [((4,4),(5,4))] [20716,20717,20718,20719] CONDITIONAL_S
Y_MEAS 20717 [(5,4)] HALF_D_PLUS_2 [20709] [] [] [] [] [20716,20717,20718,20719] CONDITIONAL_S
IDLE 20718 [(4,4)] HALF_D_PLUS_2 [20709] [] [] [] [] [20716,20717,20718,20719] CONDITIONAL_S
DISCARD 20719 [(5,4)] 0 [20709] [] [] [] [] [20716,20717,20718,20719] CONDITIONAL_S
INJECT_T 20720 [(0,4)] D [] [] [] [] [] [] none
MERGE 20721 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20728,20729,20730,20731] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20722 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20723 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20724 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20725 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20726 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20727 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20728 [(4,4),(5,4)] D [20721] [] [] [] [((4,4),(5,4))] [20728,20729,20730,20731] CONDITIONAL_S
Y_MEAS 20729 [(5,4)] HALF_D_PLUS_2 [20721] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
IDLE 20730 [(4,4)] HALF_D_PLUS_2 [20721] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
DISCARD 20731 [(5,4)] 0 [20721] [] [] [] [] [20728,20729,20730,20731] CONDITIONAL_S
MERGE 20732 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20732,20733,20734,20735] CONDITIONAL_S
Y_MEAS 20733 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
IDLE 20734 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
DISCARD 20735 [(5,4)] 0 [] [] [] [] [] [20732,20733,20734,20735] CONDITIONAL_S
INJECT_T 20736 [(0,4)] D [] [] [] [] [] [] none
MERGE 20737 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20744,20745,20746,20747] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20738 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20739 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20740 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20741 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20742 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20743 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20744 [(4,4),(5,4)] D [20737] [] [] [] [((4,4),(5,4))] [20744,20745,20746,20747] CONDITIONAL_S
Y_MEAS 20745 [(5,4)] HALF_D_PLUS_2 [20737] [] [] [] [] [20744,20745,20746,20747] CONDITIONAL_S
IDLE 20746 [(4,4)] HALF_D_PLUS_2 [20737] [] [] [] [] [20744,20745,20746,20747] CONDITIONAL_S
DISCARD 20747 [(5,4)] 0 [20737] [] [] [] [] [20744,20745,20746,20747] CONDITIONAL_S
MERGE 20748 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20748,20749,20750,20751] CONDITIONAL_S
Y_MEAS 20749 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
IDLE 20750 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
DISCARD 20751 [(5,4)] 0 [] [] [] [] [] [20748,20749,20750,20751] CONDITIONAL_S
INJECT_T 20752 [(0,4)] D [] [] [] [] [] [] none
MERGE 20753 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20760,20761,20762,20763] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20754 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20755 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20756 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20757 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20758 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20759 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20760 [(4,4),(5,4)] D [20753] [] [] [] [((4,4),(5,4))] [20760,20761,20762,20763] CONDITIONAL_S
Y_MEAS 20761 [(5,4)] HALF_D_PLUS_2 [20753] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
IDLE 20762 [(4,4)] HALF_D_PLUS_2 [20753] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
DISCARD 20763 [(5,4)] 0 [20753] [] [] [] [] [20760,20761,20762,20763] CONDITIONAL_S
MERGE 20764 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20764,20765,20766,20767] CONDITIONAL_S
Y_MEAS 20765 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
IDLE 20766 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
DISCARD 20767 [(5,4)] 0 [] [] [] [] [] [20764,20765,20766,20767] CONDITIONAL_S
INJECT_T 20768 [(0,4)] D [] [] [] [] [] [] none
MERGE 20769 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20776,20777,20778,20779] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20770 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20771 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20772 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20773 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20774 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20775 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20776 [(4,4),(5,4)] D [20769] [] [] [] [((4,4),(5,4))] [20776,20777,20778,20779] CONDITIONAL_S
Y_MEAS 20777 [(5,4)] HALF_D_PLUS_2 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
IDLE 20778 [(4,4)] HALF_D_PLUS_2 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
DISCARD 20779 [(5,4)] 0 [20769] [] [] [] [] [20776,20777,20778,20779] CONDITIONAL_S
INJECT_T 20780 [(0,4)] D [] [] [] [] [] [] none
MERGE 20781 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20788,20789,20790,20791] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20782 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20783 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20784 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20785 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20786 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20787 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20788 [(4,4),(5,4)] D [20781] [] [] [] [((4,4),(5,4))] [20788,20789,20790,20791] CONDITIONAL_S
Y_MEAS 20789 [(5,4)] HALF_D_PLUS_2 [20781] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
IDLE 20790 [(4,4)] HALF_D_PLUS_2 [20781] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
DISCARD 20791 [(5,4)] 0 [20781] [] [] [] [] [20788,20789,20790,20791] CONDITIONAL_S
MERGE 20792 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20792,20793,20794,20795] CONDITIONAL_S
Y_MEAS 20793 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20792,20793,20794,20795] CONDITIONAL_S
IDLE 20794 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20792,20793,20794,20795] CONDITIONAL_S
DISCARD 20795 [(5,4)] 0 [] [] [] [] [] [20792,20793,20794,20795] CONDITIONAL_S
INJECT_T 20796 [(0,4)] D [] [] [] [] [] [] none
MERGE 20797 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20804,20805,20806,20807] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20798 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20799 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20800 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20801 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20802 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20803 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20804 [(4,4),(5,4)] D [20797] [] [] [] [((4,4),(5,4))] [20804,20805,20806,20807] CONDITIONAL_S
Y_MEAS 20805 [(5,4)] HALF_D_PLUS_2 [20797] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
IDLE 20806 [(4,4)] HALF_D_PLUS_2 [20797] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
DISCARD 20807 [(5,4)] 0 [20797] [] [] [] [] [20804,20805,20806,20807] CONDITIONAL_S
MERGE 20808 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20808,20809,20810,20811] CONDITIONAL_S
Y_MEAS 20809 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20808,20809,20810,20811] CONDITIONAL_S
IDLE 20810 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20808,20809,20810,20811] CONDITIONAL_S
DISCARD 20811 [(5,4)] 0 [] [] [] [] [] [20808,20809,20810,20811] CONDITIONAL_S
INJECT_T 20812 [(0,4)] D [] [] [] [] [] [] none
MERGE 20813 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20820,20821,20822,20823] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20814 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20815 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20816 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20817 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20818 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20819 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20820 [(4,4),(5,4)] D [20813] [] [] [] [((4,4),(5,4))] [20820,20821,20822,20823] CONDITIONAL_S
Y_MEAS 20821 [(5,4)] HALF_D_PLUS_2 [20813] [] [] [] [] [20820,20821,20822,20823] CONDITIONAL_S
IDLE 20822 [(4,4)] HALF_D_PLUS_2 [20813] [] [] [] [] [20820,20821,20822,20823] CONDITIONAL_S
DISCARD 20823 [(5,4)] 0 [20813] [] [] [] [] [20820,20821,20822,20823] CONDITIONAL_S
INJECT_T 20824 [(0,4)] D [] [] [] [] [] [] none
MERGE 20825 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20832,20833,20834,20835] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20826 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20827 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20828 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20829 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20830 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20831 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20832 [(4,4),(5,4)] D [20825] [] [] [] [((4,4),(5,4))] [20832,20833,20834,20835] CONDITIONAL_S
Y_MEAS 20833 [(5,4)] HALF_D_PLUS_2 [20825] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
IDLE 20834 [(4,4)] HALF_D_PLUS_2 [20825] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
DISCARD 20835 [(5,4)] 0 [20825] [] [] [] [] [20832,20833,20834,20835] CONDITIONAL_S
MERGE 20836 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20836,20837,20838,20839] CONDITIONAL_S
Y_MEAS 20837 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20836,20837,20838,20839] CONDITIONAL_S
IDLE 20838 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20836,20837,20838,20839] CONDITIONAL_S
DISCARD 20839 [(5,4)] 0 [] [] [] [] [] [20836,20837,20838,20839] CONDITIONAL_S
INJECT_T 20840 [(0,4)] D [] [] [] [] [] [] none
MERGE 20841 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20848,20849,20850,20851] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20842 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20843 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20844 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20845 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20846 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20847 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20848 [(4,4),(5,4)] D [20841] [] [] [] [((4,4),(5,4))] [20848,20849,20850,20851] CONDITIONAL_S
Y_MEAS 20849 [(5,4)] HALF_D_PLUS_2 [20841] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
IDLE 20850 [(4,4)] HALF_D_PLUS_2 [20841] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
DISCARD 20851 [(5,4)] 0 [20841] [] [] [] [] [20848,20849,20850,20851] CONDITIONAL_S
MERGE 20852 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20852,20853,20854,20855] CONDITIONAL_S
Y_MEAS 20853 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
IDLE 20854 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
DISCARD 20855 [(5,4)] 0 [] [] [] [] [] [20852,20853,20854,20855] CONDITIONAL_S
INJECT_T 20856 [(0,4)] D [] [] [] [] [] [] none
MERGE 20857 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20864,20865,20866,20867] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20858 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20859 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20860 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20861 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20862 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20863 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20864 [(4,4),(5,4)] D [20857] [] [] [] [((4,4),(5,4))] [20864,20865,20866,20867] CONDITIONAL_S
Y_MEAS 20865 [(5,4)] HALF_D_PLUS_2 [20857] [] [] [] [] [20864,20865,20866,20867] CONDITIONAL_S
IDLE 20866 [(4,4)] HALF_D_PLUS_2 [20857] [] [] [] [] [20864,20865,20866,20867] CONDITIONAL_S
DISCARD 20867 [(5,4)] 0 [20857] [] [] [] [] [20864,20865,20866,20867] CONDITIONAL_S
MERGE 20868 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20868,20869,20870,20871] CONDITIONAL_S
Y_MEAS 20869 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20868,20869,20870,20871] CONDITIONAL_S
IDLE 20870 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20868,20869,20870,20871] CONDITIONAL_S
DISCARD 20871 [(5,4)] 0 [] [] [] [] [] [20868,20869,20870,20871] CONDITIONAL_S
INJECT_T 20872 [(0,4)] D [] [] [] [] [] [] none
MERGE 20873 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20880,20881,20882,20883] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20874 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20875 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20876 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20877 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20878 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20879 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20880 [(4,4),(5,4)] D [20873] [] [] [] [((4,4),(5,4))] [20880,20881,20882,20883] CONDITIONAL_S
Y_MEAS 20881 [(5,4)] HALF_D_PLUS_2 [20873] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
IDLE 20882 [(4,4)] HALF_D_PLUS_2 [20873] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
DISCARD 20883 [(5,4)] 0 [20873] [] [] [] [] [20880,20881,20882,20883] CONDITIONAL_S
MERGE 20884 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20884,20885,20886,20887] CONDITIONAL_S
Y_MEAS 20885 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
IDLE 20886 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
DISCARD 20887 [(5,4)] 0 [] [] [] [] [] [20884,20885,20886,20887] CONDITIONAL_S
INJECT_T 20888 [(0,4)] D [] [] [] [] [] [] none
MERGE 20889 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20896,20897,20898,20899] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20890 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20891 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20892 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20893 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20894 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20895 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20896 [(4,4),(5,4)] D [20889] [] [] [] [((4,4),(5,4))] [20896,20897,20898,20899] CONDITIONAL_S
Y_MEAS 20897 [(5,4)] HALF_D_PLUS_2 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
IDLE 20898 [(4,4)] HALF_D_PLUS_2 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
DISCARD 20899 [(5,4)] 0 [20889] [] [] [] [] [20896,20897,20898,20899] CONDITIONAL_S
INJECT_T 20900 [(0,4)] D [] [] [] [] [] [] none
MERGE 20901 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20908,20909,20910,20911] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20902 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20903 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20904 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20905 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20906 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20907 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20908 [(4,4),(5,4)] D [20901] [] [] [] [((4,4),(5,4))] [20908,20909,20910,20911] CONDITIONAL_S
Y_MEAS 20909 [(5,4)] HALF_D_PLUS_2 [20901] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
IDLE 20910 [(4,4)] HALF_D_PLUS_2 [20901] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
DISCARD 20911 [(5,4)] 0 [20901] [] [] [] [] [20908,20909,20910,20911] CONDITIONAL_S
INJECT_T 20912 [(0,4)] D [] [] [] [] [] [] none
MERGE 20913 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20920,20921,20922,20923] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20914 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20915 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20916 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20917 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20918 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20919 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20920 [(4,4),(5,4)] D [20913] [] [] [] [((4,4),(5,4))] [20920,20921,20922,20923] CONDITIONAL_S
Y_MEAS 20921 [(5,4)] HALF_D_PLUS_2 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
IDLE 20922 [(4,4)] HALF_D_PLUS_2 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
DISCARD 20923 [(5,4)] 0 [20913] [] [] [] [] [20920,20921,20922,20923] CONDITIONAL_S
MERGE 20924 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20924,20925,20926,20927] CONDITIONAL_S
Y_MEAS 20925 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20924,20925,20926,20927] CONDITIONAL_S
IDLE 20926 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20924,20925,20926,20927] CONDITIONAL_S
DISCARD 20927 [(5,4)] 0 [] [] [] [] [] [20924,20925,20926,20927] CONDITIONAL_S
INJECT_T 20928 [(0,4)] D [] [] [] [] [] [] none
MERGE 20929 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20936,20937,20938,20939] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20930 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20931 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20932 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20933 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20934 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20935 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20936 [(4,4),(5,4)] D [20929] [] [] [] [((4,4),(5,4))] [20936,20937,20938,20939] CONDITIONAL_S
Y_MEAS 20937 [(5,4)] HALF_D_PLUS_2 [20929] [] [] [] [] [20936,20937,20938,20939] CONDITIONAL_S
IDLE 20938 [(4,4)] HALF_D_PLUS_2 [20929] [] [] [] [] [20936,20937,20938,20939] CONDITIONAL_S
DISCARD 20939 [(5,4)] 0 [20929] [] [] [] [] [20936,20937,20938,20939] CONDITIONAL_S
MERGE 20940 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20940,20941,20942,20943] CONDITIONAL_S
Y_MEAS 20941 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20940,20941,20942,20943] CONDITIONAL_S
IDLE 20942 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20940,20941,20942,20943] CONDITIONAL_S
DISCARD 20943 [(5,4)] 0 [] [] [] [] [] [20940,20941,20942,20943] CONDITIONAL_S
INJECT_T 20944 [(0,4)] D [] [] [] [] [] [] none
MERGE 20945 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20952,20953,20954,20955] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20946 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20947 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20948 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20949 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20950 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20951 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20952 [(4,4),(5,4)] D [20945] [] [] [] [((4,4),(5,4))] [20952,20953,20954,20955] CONDITIONAL_S
Y_MEAS 20953 [(5,4)] HALF_D_PLUS_2 [20945] [] [] [] [] [20952,20953,20954,20955] CONDITIONAL_S
IDLE 20954 [(4,4)] HALF_D_PLUS_2 [20945] [] [] [] [] [20952,20953,20954,20955] CONDITIONAL_S
DISCARD 20955 [(5,4)] 0 [20945] [] [] [] [] [20952,20953,20954,20955] CONDITIONAL_S
MERGE 20956 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20956,20957,20958,20959] CONDITIONAL_S
Y_MEAS 20957 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20956,20957,20958,20959] CONDITIONAL_S
IDLE 20958 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20956,20957,20958,20959] CONDITIONAL_S
DISCARD 20959 [(5,4)] 0 [] [] [] [] [] [20956,20957,20958,20959] CONDITIONAL_S
INJECT_T 20960 [(0,4)] D [] [] [] [] [] [] none
MERGE 20961 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20968,20969,20970,20971] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20962 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20963 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20964 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20965 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20966 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20967 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20968 [(4,4),(5,4)] D [20961] [] [] [] [((4,4),(5,4))] [20968,20969,20970,20971] CONDITIONAL_S
Y_MEAS 20969 [(5,4)] HALF_D_PLUS_2 [20961] [] [] [] [] [20968,20969,20970,20971] CONDITIONAL_S
IDLE 20970 [(4,4)] HALF_D_PLUS_2 [20961] [] [] [] [] [20968,20969,20970,20971] CONDITIONAL_S
DISCARD 20971 [(5,4)] 0 [20961] [] [] [] [] [20968,20969,20970,20971] CONDITIONAL_S
MERGE 20972 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [20972,20973,20974,20975] CONDITIONAL_S
Y_MEAS 20973 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [20972,20973,20974,20975] CONDITIONAL_S
IDLE 20974 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [20972,20973,20974,20975] CONDITIONAL_S
DISCARD 20975 [(5,4)] 0 [] [] [] [] [] [20972,20973,20974,20975] CONDITIONAL_S
INJECT_T 20976 [(0,4)] D [] [] [] [] [] [] none
MERGE 20977 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20984,20985,20986,20987] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20978 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20979 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20980 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20981 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20982 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20983 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20984 [(4,4),(5,4)] D [20977] [] [] [] [((4,4),(5,4))] [20984,20985,20986,20987] CONDITIONAL_S
Y_MEAS 20985 [(5,4)] HALF_D_PLUS_2 [20977] [] [] [] [] [20984,20985,20986,20987] CONDITIONAL_S
IDLE 20986 [(4,4)] HALF_D_PLUS_2 [20977] [] [] [] [] [20984,20985,20986,20987] CONDITIONAL_S
DISCARD 20987 [(5,4)] 0 [20977] [] [] [] [] [20984,20985,20986,20987] CONDITIONAL_S
INJECT_T 20988 [(0,4)] D [] [] [] [] [] [] none
MERGE 20989 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [20996,20997,20998,20999] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 20990 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 20991 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 20992 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 20993 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 20994 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 20995 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 20996 [(4,4),(5,4)] D [20989] [] [] [] [((4,4),(5,4))] [20996,20997,20998,20999] CONDITIONAL_S
Y_MEAS 20997 [(5,4)] HALF_D_PLUS_2 [20989] [] [] [] [] [20996,20997,20998,20999] CONDITIONAL_S
IDLE 20998 [(4,4)] HALF_D_PLUS_2 [20989] [] [] [] [] [20996,20997,20998,20999] CONDITIONAL_S
DISCARD 20999 [(5,4)] 0 [20989] [] [] [] [] [20996,20997,20998,20999] CONDITIONAL_S
MERGE 21000 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21000,21001,21002,21003] CONDITIONAL_S
Y_MEAS 21001 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
IDLE 21002 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
DISCARD 21003 [(5,4)] 0 [] [] [] [] [] [21000,21001,21002,21003] CONDITIONAL_S
INJECT_T 21004 [(0,4)] D [] [] [] [] [] [] none
MERGE 21005 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21012,21013,21014,21015] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21006 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21007 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21008 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21009 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21010 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21011 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21012 [(4,4),(5,4)] D [21005] [] [] [] [((4,4),(5,4))] [21012,21013,21014,21015] CONDITIONAL_S
Y_MEAS 21013 [(5,4)] HALF_D_PLUS_2 [21005] [] [] [] [] [21012,21013,21014,21015] CONDITIONAL_S
IDLE 21014 [(4,4)] HALF_D_PLUS_2 [21005] [] [] [] [] [21012,21013,21014,21015] CONDITIONAL_S
DISCARD 21015 [(5,4)] 0 [21005] [] [] [] [] [21012,21013,21014,21015] CONDITIONAL_S
MERGE 21016 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21016,21017,21018,21019] CONDITIONAL_S
Y_MEAS 21017 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
IDLE 21018 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
DISCARD 21019 [(5,4)] 0 [] [] [] [] [] [21016,21017,21018,21019] CONDITIONAL_S
INJECT_T 21020 [(0,4)] D [] [] [] [] [] [] none
MERGE 21021 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21028,21029,21030,21031] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21022 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21023 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21024 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21025 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21026 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21027 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21028 [(4,4),(5,4)] D [21021] [] [] [] [((4,4),(5,4))] [21028,21029,21030,21031] CONDITIONAL_S
Y_MEAS 21029 [(5,4)] HALF_D_PLUS_2 [21021] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
IDLE 21030 [(4,4)] HALF_D_PLUS_2 [21021] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
DISCARD 21031 [(5,4)] 0 [21021] [] [] [] [] [21028,21029,21030,21031] CONDITIONAL_S
MERGE 21032 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21032,21033,21034,21035] CONDITIONAL_S
Y_MEAS 21033 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
IDLE 21034 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
DISCARD 21035 [(5,4)] 0 [] [] [] [] [] [21032,21033,21034,21035] CONDITIONAL_S
INJECT_T 21036 [(0,4)] D [] [] [] [] [] [] none
MERGE 21037 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21044,21045,21046,21047] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21038 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21039 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21040 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21041 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21042 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21043 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21044 [(4,4),(5,4)] D [21037] [] [] [] [((4,4),(5,4))] [21044,21045,21046,21047] CONDITIONAL_S
Y_MEAS 21045 [(5,4)] HALF_D_PLUS_2 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
IDLE 21046 [(4,4)] HALF_D_PLUS_2 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
DISCARD 21047 [(5,4)] 0 [21037] [] [] [] [] [21044,21045,21046,21047] CONDITIONAL_S
INJECT_T 21048 [(0,4)] D [] [] [] [] [] [] none
MERGE 21049 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21056,21057,21058,21059] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21050 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21051 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21052 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21053 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21054 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21055 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21056 [(4,4),(5,4)] D [21049] [] [] [] [((4,4),(5,4))] [21056,21057,21058,21059] CONDITIONAL_S
Y_MEAS 21057 [(5,4)] HALF_D_PLUS_2 [21049] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
IDLE 21058 [(4,4)] HALF_D_PLUS_2 [21049] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
DISCARD 21059 [(5,4)] 0 [21049] [] [] [] [] [21056,21057,21058,21059] CONDITIONAL_S
MERGE 21060 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21060,21061,21062,21063] CONDITIONAL_S
Y_MEAS 21061 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
IDLE 21062 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
DISCARD 21063 [(5,4)] 0 [] [] [] [] [] [21060,21061,21062,21063] CONDITIONAL_S
INJECT_T 21064 [(0,4)] D [] [] [] [] [] [] none
MERGE 21065 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21072,21073,21074,21075] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21066 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21067 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21068 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21069 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21070 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21071 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21072 [(4,4),(5,4)] D [21065] [] [] [] [((4,4),(5,4))] [21072,21073,21074,21075] CONDITIONAL_S
Y_MEAS 21073 [(5,4)] HALF_D_PLUS_2 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
IDLE 21074 [(4,4)] HALF_D_PLUS_2 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
DISCARD 21075 [(5,4)] 0 [21065] [] [] [] [] [21072,21073,21074,21075] CONDITIONAL_S
MERGE 21076 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21076,21077,21078,21079] CONDITIONAL_S
Y_MEAS 21077 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
IDLE 21078 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
DISCARD 21079 [(5,4)] 0 [] [] [] [] [] [21076,21077,21078,21079] CONDITIONAL_S
INJECT_T 21080 [(0,4)] D [] [] [] [] [] [] none
MERGE 21081 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21088,21089,21090,21091] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21082 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21083 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21084 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21085 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21086 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21087 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21088 [(4,4),(5,4)] D [21081] [] [] [] [((4,4),(5,4))] [21088,21089,21090,21091] CONDITIONAL_S
Y_MEAS 21089 [(5,4)] HALF_D_PLUS_2 [21081] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
IDLE 21090 [(4,4)] HALF_D_PLUS_2 [21081] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
DISCARD 21091 [(5,4)] 0 [21081] [] [] [] [] [21088,21089,21090,21091] CONDITIONAL_S
MERGE 21092 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21092,21093,21094,21095] CONDITIONAL_S
Y_MEAS 21093 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21092,21093,21094,21095] CONDITIONAL_S
IDLE 21094 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21092,21093,21094,21095] CONDITIONAL_S
DISCARD 21095 [(5,4)] 0 [] [] [] [] [] [21092,21093,21094,21095] CONDITIONAL_S
INJECT_T 21096 [(0,4)] D [] [] [] [] [] [] none
MERGE 21097 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21104,21105,21106,21107] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21098 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21099 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21100 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21101 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21102 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21103 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21104 [(4,4),(5,4)] D [21097] [] [] [] [((4,4),(5,4))] [21104,21105,21106,21107] CONDITIONAL_S
Y_MEAS 21105 [(5,4)] HALF_D_PLUS_2 [21097] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
IDLE 21106 [(4,4)] HALF_D_PLUS_2 [21097] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
DISCARD 21107 [(5,4)] 0 [21097] [] [] [] [] [21104,21105,21106,21107] CONDITIONAL_S
MERGE 21108 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21108,21109,21110,21111] CONDITIONAL_S
Y_MEAS 21109 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21108,21109,21110,21111] CONDITIONAL_S
IDLE 21110 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21108,21109,21110,21111] CONDITIONAL_S
DISCARD 21111 [(5,4)] 0 [] [] [] [] [] [21108,21109,21110,21111] CONDITIONAL_S
INJECT_T 21112 [(0,4)] D [] [] [] [] [] [] none
MERGE 21113 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21120,21121,21122,21123] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21114 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21115 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21116 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21117 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21118 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21119 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21120 [(4,4),(5,4)] D [21113] [] [] [] [((4,4),(5,4))] [21120,21121,21122,21123] CONDITIONAL_S
Y_MEAS 21121 [(5,4)] HALF_D_PLUS_2 [21113] [] [] [] [] [21120,21121,21122,21123] CONDITIONAL_S
IDLE 21122 [(4,4)] HALF_D_PLUS_2 [21113] [] [] [] [] [21120,21121,21122,21123] CONDITIONAL_S
DISCARD 21123 [(5,4)] 0 [21113] [] [] [] [] [21120,21121,21122,21123] CONDITIONAL_S
INJECT_T 21124 [(0,4)] D [] [] [] [] [] [] none
MERGE 21125 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21132,21133,21134,21135] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21126 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21127 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21128 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21129 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21130 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21131 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21132 [(4,4),(5,4)] D [21125] [] [] [] [((4,4),(5,4))] [21132,21133,21134,21135] CONDITIONAL_S
Y_MEAS 21133 [(5,4)] HALF_D_PLUS_2 [21125] [] [] [] [] [21132,21133,21134,21135] CONDITIONAL_S
IDLE 21134 [(4,4)] HALF_D_PLUS_2 [21125] [] [] [] [] [21132,21133,21134,21135] CONDITIONAL_S
DISCARD 21135 [(5,4)] 0 [21125] [] [] [] [] [21132,21133,21134,21135] CONDITIONAL_S
INJECT_T 21136 [(0,4)] D [] [] [] [] [] [] none
MERGE 21137 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21144,21145,21146,21147] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21138 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21139 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21140 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21141 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21142 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21143 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21144 [(4,4),(5,4)] D [21137] [] [] [] [((4,4),(5,4))] [21144,21145,21146,21147] CONDITIONAL_S
Y_MEAS 21145 [(5,4)] HALF_D_PLUS_2 [21137] [] [] [] [] [21144,21145,21146,21147] CONDITIONAL_S
IDLE 21146 [(4,4)] HALF_D_PLUS_2 [21137] [] [] [] [] [21144,21145,21146,21147] CONDITIONAL_S
DISCARD 21147 [(5,4)] 0 [21137] [] [] [] [] [21144,21145,21146,21147] CONDITIONAL_S
MERGE 21148 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21148,21149,21150,21151] CONDITIONAL_S
Y_MEAS 21149 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21148,21149,21150,21151] CONDITIONAL_S
IDLE 21150 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21148,21149,21150,21151] CONDITIONAL_S
DISCARD 21151 [(5,4)] 0 [] [] [] [] [] [21148,21149,21150,21151] CONDITIONAL_S
INJECT_T 21152 [(0,4)] D [] [] [] [] [] [] none
MERGE 21153 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21160,21161,21162,21163] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21154 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21155 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21156 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21157 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21158 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21159 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21160 [(4,4),(5,4)] D [21153] [] [] [] [((4,4),(5,4))] [21160,21161,21162,21163] CONDITIONAL_S
Y_MEAS 21161 [(5,4)] HALF_D_PLUS_2 [21153] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
IDLE 21162 [(4,4)] HALF_D_PLUS_2 [21153] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
DISCARD 21163 [(5,4)] 0 [21153] [] [] [] [] [21160,21161,21162,21163] CONDITIONAL_S
INJECT_T 21164 [(0,4)] D [] [] [] [] [] [] none
MERGE 21165 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21172,21173,21174,21175] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21166 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21167 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21168 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21169 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21170 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21171 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21172 [(4,4),(5,4)] D [21165] [] [] [] [((4,4),(5,4))] [21172,21173,21174,21175] CONDITIONAL_S
Y_MEAS 21173 [(5,4)] HALF_D_PLUS_2 [21165] [] [] [] [] [21172,21173,21174,21175] CONDITIONAL_S
IDLE 21174 [(4,4)] HALF_D_PLUS_2 [21165] [] [] [] [] [21172,21173,21174,21175] CONDITIONAL_S
DISCARD 21175 [(5,4)] 0 [21165] [] [] [] [] [21172,21173,21174,21175] CONDITIONAL_S
MERGE 21176 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21176,21177,21178,21179] CONDITIONAL_S
Y_MEAS 21177 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21176,21177,21178,21179] CONDITIONAL_S
IDLE 21178 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21176,21177,21178,21179] CONDITIONAL_S
DISCARD 21179 [(5,4)] 0 [] [] [] [] [] [21176,21177,21178,21179] CONDITIONAL_S
INJECT_T 21180 [(0,4)] D [] [] [] [] [] [] none
MERGE 21181 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21188,21189,21190,21191] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21182 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21183 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21184 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21185 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21186 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21187 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21188 [(4,4),(5,4)] D [21181] [] [] [] [((4,4),(5,4))] [21188,21189,21190,21191] CONDITIONAL_S
Y_MEAS 21189 [(5,4)] HALF_D_PLUS_2 [21181] [] [] [] [] [21188,21189,21190,21191] CONDITIONAL_S
IDLE 21190 [(4,4)] HALF_D_PLUS_2 [21181] [] [] [] [] [21188,21189,21190,21191] CONDITIONAL_S
DISCARD 21191 [(5,4)] 0 [21181] [] [] [] [] [21188,21189,21190,21191] CONDITIONAL_S
INJECT_T 21192 [(0,4)] D [] [] [] [] [] [] none
MERGE 21193 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21200,21201,21202,21203] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21194 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21195 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21196 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21197 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21198 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21199 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21200 [(4,4),(5,4)] D [21193] [] [] [] [((4,4),(5,4))] [21200,21201,21202,21203] CONDITIONAL_S
Y_MEAS 21201 [(5,4)] HALF_D_PLUS_2 [21193] [] [] [] [] [21200,21201,21202,21203] CONDITIONAL_S
IDLE 21202 [(4,4)] HALF_D_PLUS_2 [21193] [] [] [] [] [21200,21201,21202,21203] CONDITIONAL_S
DISCARD 21203 [(5,4)] 0 [21193] [] [] [] [] [21200,21201,21202,21203] CONDITIONAL_S
INJECT_T 21204 [(0,4)] D [] [] [] [] [] [] none
MERGE 21205 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21212,21213,21214,21215] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21206 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21207 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21208 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21209 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21210 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21211 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21212 [(4,4),(5,4)] D [21205] [] [] [] [((4,4),(5,4))] [21212,21213,21214,21215] CONDITIONAL_S
Y_MEAS 21213 [(5,4)] HALF_D_PLUS_2 [21205] [] [] [] [] [21212,21213,21214,21215] CONDITIONAL_S
IDLE 21214 [(4,4)] HALF_D_PLUS_2 [21205] [] [] [] [] [21212,21213,21214,21215] CONDITIONAL_S
DISCARD 21215 [(5,4)] 0 [21205] [] [] [] [] [21212,21213,21214,21215] CONDITIONAL_S
INJECT_T 21216 [(0,4)] D [] [] [] [] [] [] none
MERGE 21217 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21224,21225,21226,21227] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21218 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21219 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21220 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21221 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21222 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21223 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21224 [(4,4),(5,4)] D [21217] [] [] [] [((4,4),(5,4))] [21224,21225,21226,21227] CONDITIONAL_S
Y_MEAS 21225 [(5,4)] HALF_D_PLUS_2 [21217] [] [] [] [] [21224,21225,21226,21227] CONDITIONAL_S
IDLE 21226 [(4,4)] HALF_D_PLUS_2 [21217] [] [] [] [] [21224,21225,21226,21227] CONDITIONAL_S
DISCARD 21227 [(5,4)] 0 [21217] [] [] [] [] [21224,21225,21226,21227] CONDITIONAL_S
INJECT_T 21228 [(0,4)] D [] [] [] [] [] [] none
MERGE 21229 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21236,21237,21238,21239] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21230 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21231 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21232 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21233 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21234 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21235 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21236 [(4,4),(5,4)] D [21229] [] [] [] [((4,4),(5,4))] [21236,21237,21238,21239] CONDITIONAL_S
Y_MEAS 21237 [(5,4)] HALF_D_PLUS_2 [21229] [] [] [] [] [21236,21237,21238,21239] CONDITIONAL_S
IDLE 21238 [(4,4)] HALF_D_PLUS_2 [21229] [] [] [] [] [21236,21237,21238,21239] CONDITIONAL_S
DISCARD 21239 [(5,4)] 0 [21229] [] [] [] [] [21236,21237,21238,21239] CONDITIONAL_S
INJECT_T 21240 [(0,4)] D [] [] [] [] [] [] none
MERGE 21241 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21248,21249,21250,21251] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21242 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21243 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21244 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21245 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21246 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21247 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21248 [(4,4),(5,4)] D [21241] [] [] [] [((4,4),(5,4))] [21248,21249,21250,21251] CONDITIONAL_S
Y_MEAS 21249 [(5,4)] HALF_D_PLUS_2 [21241] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
IDLE 21250 [(4,4)] HALF_D_PLUS_2 [21241] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
DISCARD 21251 [(5,4)] 0 [21241] [] [] [] [] [21248,21249,21250,21251] CONDITIONAL_S
MERGE 21252 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21252,21253,21254,21255] CONDITIONAL_S
Y_MEAS 21253 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21252,21253,21254,21255] CONDITIONAL_S
IDLE 21254 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21252,21253,21254,21255] CONDITIONAL_S
DISCARD 21255 [(5,4)] 0 [] [] [] [] [] [21252,21253,21254,21255] CONDITIONAL_S
INJECT_T 21256 [(0,4)] D [] [] [] [] [] [] none
MERGE 21257 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21264,21265,21266,21267] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21258 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21259 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21260 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21261 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21262 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21263 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21264 [(4,4),(5,4)] D [21257] [] [] [] [((4,4),(5,4))] [21264,21265,21266,21267] CONDITIONAL_S
Y_MEAS 21265 [(5,4)] HALF_D_PLUS_2 [21257] [] [] [] [] [21264,21265,21266,21267] CONDITIONAL_S
IDLE 21266 [(4,4)] HALF_D_PLUS_2 [21257] [] [] [] [] [21264,21265,21266,21267] CONDITIONAL_S
DISCARD 21267 [(5,4)] 0 [21257] [] [] [] [] [21264,21265,21266,21267] CONDITIONAL_S
MERGE 21268 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21268,21269,21270,21271] CONDITIONAL_S
Y_MEAS 21269 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21268,21269,21270,21271] CONDITIONAL_S
IDLE 21270 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21268,21269,21270,21271] CONDITIONAL_S
DISCARD 21271 [(5,4)] 0 [] [] [] [] [] [21268,21269,21270,21271] CONDITIONAL_S
INJECT_T 21272 [(0,4)] D [] [] [] [] [] [] none
MERGE 21273 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21280,21281,21282,21283] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21274 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21275 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21276 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21277 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21278 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21279 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21280 [(4,4),(5,4)] D [21273] [] [] [] [((4,4),(5,4))] [21280,21281,21282,21283] CONDITIONAL_S
Y_MEAS 21281 [(5,4)] HALF_D_PLUS_2 [21273] [] [] [] [] [21280,21281,21282,21283] CONDITIONAL_S
IDLE 21282 [(4,4)] HALF_D_PLUS_2 [21273] [] [] [] [] [21280,21281,21282,21283] CONDITIONAL_S
DISCARD 21283 [(5,4)] 0 [21273] [] [] [] [] [21280,21281,21282,21283] CONDITIONAL_S
INJECT_T 21284 [(0,4)] D [] [] [] [] [] [] none
MERGE 21285 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21292,21293,21294,21295] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21286 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21287 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21288 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21289 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21290 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21291 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21292 [(4,4),(5,4)] D [21285] [] [] [] [((4,4),(5,4))] [21292,21293,21294,21295] CONDITIONAL_S
Y_MEAS 21293 [(5,4)] HALF_D_PLUS_2 [21285] [] [] [] [] [21292,21293,21294,21295] CONDITIONAL_S
IDLE 21294 [(4,4)] HALF_D_PLUS_2 [21285] [] [] [] [] [21292,21293,21294,21295] CONDITIONAL_S
DISCARD 21295 [(5,4)] 0 [21285] [] [] [] [] [21292,21293,21294,21295] CONDITIONAL_S
INJECT_T 21296 [(0,4)] D [] [] [] [] [] [] none
MERGE 21297 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21304,21305,21306,21307] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21298 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21299 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21300 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21301 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21302 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21303 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21304 [(4,4),(5,4)] D [21297] [] [] [] [((4,4),(5,4))] [21304,21305,21306,21307] CONDITIONAL_S
Y_MEAS 21305 [(5,4)] HALF_D_PLUS_2 [21297] [] [] [] [] [21304,21305,21306,21307] CONDITIONAL_S
IDLE 21306 [(4,4)] HALF_D_PLUS_2 [21297] [] [] [] [] [21304,21305,21306,21307] CONDITIONAL_S
DISCARD 21307 [(5,4)] 0 [21297] [] [] [] [] [21304,21305,21306,21307] CONDITIONAL_S
INJECT_T 21308 [(0,4)] D [] [] [] [] [] [] none
MERGE 21309 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21316,21317,21318,21319] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21310 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21311 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21312 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21313 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21314 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21315 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21316 [(4,4),(5,4)] D [21309] [] [] [] [((4,4),(5,4))] [21316,21317,21318,21319] CONDITIONAL_S
Y_MEAS 21317 [(5,4)] HALF_D_PLUS_2 [21309] [] [] [] [] [21316,21317,21318,21319] CONDITIONAL_S
IDLE 21318 [(4,4)] HALF_D_PLUS_2 [21309] [] [] [] [] [21316,21317,21318,21319] CONDITIONAL_S
DISCARD 21319 [(5,4)] 0 [21309] [] [] [] [] [21316,21317,21318,21319] CONDITIONAL_S
INJECT_T 21320 [(0,4)] D [] [] [] [] [] [] none
MERGE 21321 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21328,21329,21330,21331] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21322 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21323 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21324 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21325 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21326 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21327 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21328 [(4,4),(5,4)] D [21321] [] [] [] [((4,4),(5,4))] [21328,21329,21330,21331] CONDITIONAL_S
Y_MEAS 21329 [(5,4)] HALF_D_PLUS_2 [21321] [] [] [] [] [21328,21329,21330,21331] CONDITIONAL_S
IDLE 21330 [(4,4)] HALF_D_PLUS_2 [21321] [] [] [] [] [21328,21329,21330,21331] CONDITIONAL_S
DISCARD 21331 [(5,4)] 0 [21321] [] [] [] [] [21328,21329,21330,21331] CONDITIONAL_S
MERGE 21332 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21332,21333,21334,21335] CONDITIONAL_S
Y_MEAS 21333 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21332,21333,21334,21335] CONDITIONAL_S
IDLE 21334 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21332,21333,21334,21335] CONDITIONAL_S
DISCARD 21335 [(5,4)] 0 [] [] [] [] [] [21332,21333,21334,21335] CONDITIONAL_S
INJECT_T 21336 [(0,4)] D [] [] [] [] [] [] none
MERGE 21337 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21344,21345,21346,21347] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21338 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21339 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21340 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21341 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21342 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21343 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21344 [(4,4),(5,4)] D [21337] [] [] [] [((4,4),(5,4))] [21344,21345,21346,21347] CONDITIONAL_S
Y_MEAS 21345 [(5,4)] HALF_D_PLUS_2 [21337] [] [] [] [] [21344,21345,21346,21347] CONDITIONAL_S
IDLE 21346 [(4,4)] HALF_D_PLUS_2 [21337] [] [] [] [] [21344,21345,21346,21347] CONDITIONAL_S
DISCARD 21347 [(5,4)] 0 [21337] [] [] [] [] [21344,21345,21346,21347] CONDITIONAL_S
MERGE 21348 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21348,21349,21350,21351] CONDITIONAL_S
Y_MEAS 21349 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21348,21349,21350,21351] CONDITIONAL_S
IDLE 21350 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21348,21349,21350,21351] CONDITIONAL_S
DISCARD 21351 [(5,4)] 0 [] [] [] [] [] [21348,21349,21350,21351] CONDITIONAL_S
INJECT_T 21352 [(0,4)] D [] [] [] [] [] [] none
MERGE 21353 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21360,21361,21362,21363] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21354 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21355 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21356 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21357 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21358 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21359 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21360 [(4,4),(5,4)] D [21353] [] [] [] [((4,4),(5,4))] [21360,21361,21362,21363] CONDITIONAL_S
Y_MEAS 21361 [(5,4)] HALF_D_PLUS_2 [21353] [] [] [] [] [21360,21361,21362,21363] CONDITIONAL_S
IDLE 21362 [(4,4)] HALF_D_PLUS_2 [21353] [] [] [] [] [21360,21361,21362,21363] CONDITIONAL_S
DISCARD 21363 [(5,4)] 0 [21353] [] [] [] [] [21360,21361,21362,21363] CONDITIONAL_S
INJECT_T 21364 [(0,4)] D [] [] [] [] [] [] none
MERGE 21365 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21372,21373,21374,21375] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21366 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21367 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21368 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21369 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21370 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21371 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21372 [(4,4),(5,4)] D [21365] [] [] [] [((4,4),(5,4))] [21372,21373,21374,21375] CONDITIONAL_S
Y_MEAS 21373 [(5,4)] HALF_D_PLUS_2 [21365] [] [] [] [] [21372,21373,21374,21375] CONDITIONAL_S
IDLE 21374 [(4,4)] HALF_D_PLUS_2 [21365] [] [] [] [] [21372,21373,21374,21375] CONDITIONAL_S
DISCARD 21375 [(5,4)] 0 [21365] [] [] [] [] [21372,21373,21374,21375] CONDITIONAL_S
INJECT_T 21376 [(0,4)] D [] [] [] [] [] [] none
MERGE 21377 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21384,21385,21386,21387] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21378 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21379 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21380 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21381 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21382 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21383 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21384 [(4,4),(5,4)] D [21377] [] [] [] [((4,4),(5,4))] [21384,21385,21386,21387] CONDITIONAL_S
Y_MEAS 21385 [(5,4)] HALF_D_PLUS_2 [21377] [] [] [] [] [21384,21385,21386,21387] CONDITIONAL_S
IDLE 21386 [(4,4)] HALF_D_PLUS_2 [21377] [] [] [] [] [21384,21385,21386,21387] CONDITIONAL_S
DISCARD 21387 [(5,4)] 0 [21377] [] [] [] [] [21384,21385,21386,21387] CONDITIONAL_S
INJECT_T 21388 [(0,4)] D [] [] [] [] [] [] none
MERGE 21389 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21396,21397,21398,21399] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21390 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21391 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21392 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21393 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21394 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21395 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21396 [(4,4),(5,4)] D [21389] [] [] [] [((4,4),(5,4))] [21396,21397,21398,21399] CONDITIONAL_S
Y_MEAS 21397 [(5,4)] HALF_D_PLUS_2 [21389] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
IDLE 21398 [(4,4)] HALF_D_PLUS_2 [21389] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
DISCARD 21399 [(5,4)] 0 [21389] [] [] [] [] [21396,21397,21398,21399] CONDITIONAL_S
MERGE 21400 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21400,21401,21402,21403] CONDITIONAL_S
Y_MEAS 21401 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
IDLE 21402 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
DISCARD 21403 [(5,4)] 0 [] [] [] [] [] [21400,21401,21402,21403] CONDITIONAL_S
INJECT_T 21404 [(0,4)] D [] [] [] [] [] [] none
MERGE 21405 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21412,21413,21414,21415] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21406 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21407 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21408 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21409 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21410 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21411 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21412 [(4,4),(5,4)] D [21405] [] [] [] [((4,4),(5,4))] [21412,21413,21414,21415] CONDITIONAL_S
Y_MEAS 21413 [(5,4)] HALF_D_PLUS_2 [21405] [] [] [] [] [21412,21413,21414,21415] CONDITIONAL_S
IDLE 21414 [(4,4)] HALF_D_PLUS_2 [21405] [] [] [] [] [21412,21413,21414,21415] CONDITIONAL_S
DISCARD 21415 [(5,4)] 0 [21405] [] [] [] [] [21412,21413,21414,21415] CONDITIONAL_S
INJECT_T 21416 [(0,4)] D [] [] [] [] [] [] none
MERGE 21417 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21424,21425,21426,21427] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21418 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21419 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21420 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21421 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21422 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21423 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21424 [(4,4),(5,4)] D [21417] [] [] [] [((4,4),(5,4))] [21424,21425,21426,21427] CONDITIONAL_S
Y_MEAS 21425 [(5,4)] HALF_D_PLUS_2 [21417] [] [] [] [] [21424,21425,21426,21427] CONDITIONAL_S
IDLE 21426 [(4,4)] HALF_D_PLUS_2 [21417] [] [] [] [] [21424,21425,21426,21427] CONDITIONAL_S
DISCARD 21427 [(5,4)] 0 [21417] [] [] [] [] [21424,21425,21426,21427] CONDITIONAL_S
INJECT_T 21428 [(0,4)] D [] [] [] [] [] [] none
MERGE 21429 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21436,21437,21438,21439] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21430 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21431 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21432 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21433 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21434 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21435 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21436 [(4,4),(5,4)] D [21429] [] [] [] [((4,4),(5,4))] [21436,21437,21438,21439] CONDITIONAL_S
Y_MEAS 21437 [(5,4)] HALF_D_PLUS_2 [21429] [] [] [] [] [21436,21437,21438,21439] CONDITIONAL_S
IDLE 21438 [(4,4)] HALF_D_PLUS_2 [21429] [] [] [] [] [21436,21437,21438,21439] CONDITIONAL_S
DISCARD 21439 [(5,4)] 0 [21429] [] [] [] [] [21436,21437,21438,21439] CONDITIONAL_S
MERGE 21440 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21440,21441,21442,21443] CONDITIONAL_S
Y_MEAS 21441 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21440,21441,21442,21443] CONDITIONAL_S
IDLE 21442 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21440,21441,21442,21443] CONDITIONAL_S
DISCARD 21443 [(5,4)] 0 [] [] [] [] [] [21440,21441,21442,21443] CONDITIONAL_S
INJECT_T 21444 [(0,4)] D [] [] [] [] [] [] none
MERGE 21445 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21452,21453,21454,21455] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21446 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21447 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21448 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21449 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21450 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21451 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21452 [(4,4),(5,4)] D [21445] [] [] [] [((4,4),(5,4))] [21452,21453,21454,21455] CONDITIONAL_S
Y_MEAS 21453 [(5,4)] HALF_D_PLUS_2 [21445] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
IDLE 21454 [(4,4)] HALF_D_PLUS_2 [21445] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
DISCARD 21455 [(5,4)] 0 [21445] [] [] [] [] [21452,21453,21454,21455] CONDITIONAL_S
MERGE 21456 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21456,21457,21458,21459] CONDITIONAL_S
Y_MEAS 21457 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
IDLE 21458 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
DISCARD 21459 [(5,4)] 0 [] [] [] [] [] [21456,21457,21458,21459] CONDITIONAL_S
INJECT_T 21460 [(0,4)] D [] [] [] [] [] [] none
MERGE 21461 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21468,21469,21470,21471] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21462 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21463 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21464 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21465 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21466 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21467 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21468 [(4,4),(5,4)] D [21461] [] [] [] [((4,4),(5,4))] [21468,21469,21470,21471] CONDITIONAL_S
Y_MEAS 21469 [(5,4)] HALF_D_PLUS_2 [21461] [] [] [] [] [21468,21469,21470,21471] CONDITIONAL_S
IDLE 21470 [(4,4)] HALF_D_PLUS_2 [21461] [] [] [] [] [21468,21469,21470,21471] CONDITIONAL_S
DISCARD 21471 [(5,4)] 0 [21461] [] [] [] [] [21468,21469,21470,21471] CONDITIONAL_S
INJECT_T 21472 [(0,4)] D [] [] [] [] [] [] none
MERGE 21473 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21480,21481,21482,21483] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21474 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21475 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21476 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21477 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21478 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21479 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21480 [(4,4),(5,4)] D [21473] [] [] [] [((4,4),(5,4))] [21480,21481,21482,21483] CONDITIONAL_S
Y_MEAS 21481 [(5,4)] HALF_D_PLUS_2 [21473] [] [] [] [] [21480,21481,21482,21483] CONDITIONAL_S
IDLE 21482 [(4,4)] HALF_D_PLUS_2 [21473] [] [] [] [] [21480,21481,21482,21483] CONDITIONAL_S
DISCARD 21483 [(5,4)] 0 [21473] [] [] [] [] [21480,21481,21482,21483] CONDITIONAL_S
MERGE 21484 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21484,21485,21486,21487] CONDITIONAL_S
Y_MEAS 21485 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21484,21485,21486,21487] CONDITIONAL_S
IDLE 21486 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21484,21485,21486,21487] CONDITIONAL_S
DISCARD 21487 [(5,4)] 0 [] [] [] [] [] [21484,21485,21486,21487] CONDITIONAL_S
INJECT_T 21488 [(0,4)] D [] [] [] [] [] [] none
MERGE 21489 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21496,21497,21498,21499] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21490 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21491 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21492 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21493 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21494 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21495 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21496 [(4,4),(5,4)] D [21489] [] [] [] [((4,4),(5,4))] [21496,21497,21498,21499] CONDITIONAL_S
Y_MEAS 21497 [(5,4)] HALF_D_PLUS_2 [21489] [] [] [] [] [21496,21497,21498,21499] CONDITIONAL_S
IDLE 21498 [(4,4)] HALF_D_PLUS_2 [21489] [] [] [] [] [21496,21497,21498,21499] CONDITIONAL_S
DISCARD 21499 [(5,4)] 0 [21489] [] [] [] [] [21496,21497,21498,21499] CONDITIONAL_S
MERGE 21500 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21500,21501,21502,21503] CONDITIONAL_S
Y_MEAS 21501 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21500,21501,21502,21503] CONDITIONAL_S
IDLE 21502 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21500,21501,21502,21503] CONDITIONAL_S
DISCARD 21503 [(5,4)] 0 [] [] [] [] [] [21500,21501,21502,21503] CONDITIONAL_S
INJECT_T 21504 [(0,4)] D [] [] [] [] [] [] none
MERGE 21505 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21512,21513,21514,21515] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21506 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21507 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21508 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21509 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21510 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21511 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21512 [(4,4),(5,4)] D [21505] [] [] [] [((4,4),(5,4))] [21512,21513,21514,21515] CONDITIONAL_S
Y_MEAS 21513 [(5,4)] HALF_D_PLUS_2 [21505] [] [] [] [] [21512,21513,21514,21515] CONDITIONAL_S
IDLE 21514 [(4,4)] HALF_D_PLUS_2 [21505] [] [] [] [] [21512,21513,21514,21515] CONDITIONAL_S
DISCARD 21515 [(5,4)] 0 [21505] [] [] [] [] [21512,21513,21514,21515] CONDITIONAL_S
INJECT_T 21516 [(0,4)] D [] [] [] [] [] [] none
MERGE 21517 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21524,21525,21526,21527] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21518 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21519 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21520 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21521 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21522 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21523 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21524 [(4,4),(5,4)] D [21517] [] [] [] [((4,4),(5,4))] [21524,21525,21526,21527] CONDITIONAL_S
Y_MEAS 21525 [(5,4)] HALF_D_PLUS_2 [21517] [] [] [] [] [21524,21525,21526,21527] CONDITIONAL_S
IDLE 21526 [(4,4)] HALF_D_PLUS_2 [21517] [] [] [] [] [21524,21525,21526,21527] CONDITIONAL_S
DISCARD 21527 [(5,4)] 0 [21517] [] [] [] [] [21524,21525,21526,21527] CONDITIONAL_S
MERGE 21528 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21528,21529,21530,21531] CONDITIONAL_S
Y_MEAS 21529 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21528,21529,21530,21531] CONDITIONAL_S
IDLE 21530 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21528,21529,21530,21531] CONDITIONAL_S
DISCARD 21531 [(5,4)] 0 [] [] [] [] [] [21528,21529,21530,21531] CONDITIONAL_S
INJECT_T 21532 [(0,4)] D [] [] [] [] [] [] none
MERGE 21533 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21540,21541,21542,21543] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21534 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21535 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21536 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21537 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21538 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21539 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21540 [(4,4),(5,4)] D [21533] [] [] [] [((4,4),(5,4))] [21540,21541,21542,21543] CONDITIONAL_S
Y_MEAS 21541 [(5,4)] HALF_D_PLUS_2 [21533] [] [] [] [] [21540,21541,21542,21543] CONDITIONAL_S
IDLE 21542 [(4,4)] HALF_D_PLUS_2 [21533] [] [] [] [] [21540,21541,21542,21543] CONDITIONAL_S
DISCARD 21543 [(5,4)] 0 [21533] [] [] [] [] [21540,21541,21542,21543] CONDITIONAL_S
MERGE 21544 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21544,21545,21546,21547] CONDITIONAL_S
Y_MEAS 21545 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21544,21545,21546,21547] CONDITIONAL_S
IDLE 21546 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21544,21545,21546,21547] CONDITIONAL_S
DISCARD 21547 [(5,4)] 0 [] [] [] [] [] [21544,21545,21546,21547] CONDITIONAL_S
INJECT_T 21548 [(0,4)] D [] [] [] [] [] [] none
MERGE 21549 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21556,21557,21558,21559] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21550 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21551 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21552 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21553 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21554 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21555 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21556 [(4,4),(5,4)] D [21549] [] [] [] [((4,4),(5,4))] [21556,21557,21558,21559] CONDITIONAL_S
Y_MEAS 21557 [(5,4)] HALF_D_PLUS_2 [21549] [] [] [] [] [21556,21557,21558,21559] CONDITIONAL_S
IDLE 21558 [(4,4)] HALF_D_PLUS_2 [21549] [] [] [] [] [21556,21557,21558,21559] CONDITIONAL_S
DISCARD 21559 [(5,4)] 0 [21549] [] [] [] [] [21556,21557,21558,21559] CONDITIONAL_S
MERGE 21560 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21560,21561,21562,21563] CONDITIONAL_S
Y_MEAS 21561 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21560,21561,21562,21563] CONDITIONAL_S
IDLE 21562 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21560,21561,21562,21563] CONDITIONAL_S
DISCARD 21563 [(5,4)] 0 [] [] [] [] [] [21560,21561,21562,21563] CONDITIONAL_S
INJECT_T 21564 [(0,4)] D [] [] [] [] [] [] none
MERGE 21565 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21572,21573,21574,21575] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21566 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21567 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21568 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21569 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21570 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21571 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21572 [(4,4),(5,4)] D [21565] [] [] [] [((4,4),(5,4))] [21572,21573,21574,21575] CONDITIONAL_S
Y_MEAS 21573 [(5,4)] HALF_D_PLUS_2 [21565] [] [] [] [] [21572,21573,21574,21575] CONDITIONAL_S
IDLE 21574 [(4,4)] HALF_D_PLUS_2 [21565] [] [] [] [] [21572,21573,21574,21575] CONDITIONAL_S
DISCARD 21575 [(5,4)] 0 [21565] [] [] [] [] [21572,21573,21574,21575] CONDITIONAL_S
INJECT_T 21576 [(0,4)] D [] [] [] [] [] [] none
MERGE 21577 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21584,21585,21586,21587] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21578 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21579 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21580 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21581 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21582 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21583 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21584 [(4,4),(5,4)] D [21577] [] [] [] [((4,4),(5,4))] [21584,21585,21586,21587] CONDITIONAL_S
Y_MEAS 21585 [(5,4)] HALF_D_PLUS_2 [21577] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
IDLE 21586 [(4,4)] HALF_D_PLUS_2 [21577] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
DISCARD 21587 [(5,4)] 0 [21577] [] [] [] [] [21584,21585,21586,21587] CONDITIONAL_S
INJECT_T 21588 [(0,4)] D [] [] [] [] [] [] none
MERGE 21589 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21596,21597,21598,21599] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21590 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21591 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21592 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21593 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21594 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21595 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21596 [(4,4),(5,4)] D [21589] [] [] [] [((4,4),(5,4))] [21596,21597,21598,21599] CONDITIONAL_S
Y_MEAS 21597 [(5,4)] HALF_D_PLUS_2 [21589] [] [] [] [] [21596,21597,21598,21599] CONDITIONAL_S
IDLE 21598 [(4,4)] HALF_D_PLUS_2 [21589] [] [] [] [] [21596,21597,21598,21599] CONDITIONAL_S
DISCARD 21599 [(5,4)] 0 [21589] [] [] [] [] [21596,21597,21598,21599] CONDITIONAL_S
MERGE 21600 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21600,21601,21602,21603] CONDITIONAL_S
Y_MEAS 21601 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21600,21601,21602,21603] CONDITIONAL_S
IDLE 21602 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21600,21601,21602,21603] CONDITIONAL_S
DISCARD 21603 [(5,4)] 0 [] [] [] [] [] [21600,21601,21602,21603] CONDITIONAL_S
INJECT_T 21604 [(0,4)] D [] [] [] [] [] [] none
MERGE 21605 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21612,21613,21614,21615] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21606 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21607 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21608 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21609 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21610 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21611 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21612 [(4,4),(5,4)] D [21605] [] [] [] [((4,4),(5,4))] [21612,21613,21614,21615] CONDITIONAL_S
Y_MEAS 21613 [(5,4)] HALF_D_PLUS_2 [21605] [] [] [] [] [21612,21613,21614,21615] CONDITIONAL_S
IDLE 21614 [(4,4)] HALF_D_PLUS_2 [21605] [] [] [] [] [21612,21613,21614,21615] CONDITIONAL_S
DISCARD 21615 [(5,4)] 0 [21605] [] [] [] [] [21612,21613,21614,21615] CONDITIONAL_S
INJECT_T 21616 [(0,4)] D [] [] [] [] [] [] none
MERGE 21617 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21624,21625,21626,21627] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21618 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21619 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21620 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21621 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21622 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21623 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21624 [(4,4),(5,4)] D [21617] [] [] [] [((4,4),(5,4))] [21624,21625,21626,21627] CONDITIONAL_S
Y_MEAS 21625 [(5,4)] HALF_D_PLUS_2 [21617] [] [] [] [] [21624,21625,21626,21627] CONDITIONAL_S
IDLE 21626 [(4,4)] HALF_D_PLUS_2 [21617] [] [] [] [] [21624,21625,21626,21627] CONDITIONAL_S
DISCARD 21627 [(5,4)] 0 [21617] [] [] [] [] [21624,21625,21626,21627] CONDITIONAL_S
INJECT_T 21628 [(0,4)] D [] [] [] [] [] [] none
MERGE 21629 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21636,21637,21638,21639] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21630 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21631 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21632 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21633 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21634 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21635 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21636 [(4,4),(5,4)] D [21629] [] [] [] [((4,4),(5,4))] [21636,21637,21638,21639] CONDITIONAL_S
Y_MEAS 21637 [(5,4)] HALF_D_PLUS_2 [21629] [] [] [] [] [21636,21637,21638,21639] CONDITIONAL_S
IDLE 21638 [(4,4)] HALF_D_PLUS_2 [21629] [] [] [] [] [21636,21637,21638,21639] CONDITIONAL_S
DISCARD 21639 [(5,4)] 0 [21629] [] [] [] [] [21636,21637,21638,21639] CONDITIONAL_S
INJECT_T 21640 [(0,4)] D [] [] [] [] [] [] none
MERGE 21641 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21648,21649,21650,21651] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21642 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21643 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21644 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21645 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21646 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21647 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21648 [(4,4),(5,4)] D [21641] [] [] [] [((4,4),(5,4))] [21648,21649,21650,21651] CONDITIONAL_S
Y_MEAS 21649 [(5,4)] HALF_D_PLUS_2 [21641] [] [] [] [] [21648,21649,21650,21651] CONDITIONAL_S
IDLE 21650 [(4,4)] HALF_D_PLUS_2 [21641] [] [] [] [] [21648,21649,21650,21651] CONDITIONAL_S
DISCARD 21651 [(5,4)] 0 [21641] [] [] [] [] [21648,21649,21650,21651] CONDITIONAL_S
INJECT_T 21652 [(0,4)] D [] [] [] [] [] [] none
MERGE 21653 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21660,21661,21662,21663] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21654 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21655 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21656 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21657 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21658 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21659 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21660 [(4,4),(5,4)] D [21653] [] [] [] [((4,4),(5,4))] [21660,21661,21662,21663] CONDITIONAL_S
Y_MEAS 21661 [(5,4)] HALF_D_PLUS_2 [21653] [] [] [] [] [21660,21661,21662,21663] CONDITIONAL_S
IDLE 21662 [(4,4)] HALF_D_PLUS_2 [21653] [] [] [] [] [21660,21661,21662,21663] CONDITIONAL_S
DISCARD 21663 [(5,4)] 0 [21653] [] [] [] [] [21660,21661,21662,21663] CONDITIONAL_S
INJECT_T 21664 [(0,4)] D [] [] [] [] [] [] none
MERGE 21665 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21672,21673,21674,21675] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21666 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21667 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21668 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21669 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21670 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21671 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21672 [(4,4),(5,4)] D [21665] [] [] [] [((4,4),(5,4))] [21672,21673,21674,21675] CONDITIONAL_S
Y_MEAS 21673 [(5,4)] HALF_D_PLUS_2 [21665] [] [] [] [] [21672,21673,21674,21675] CONDITIONAL_S
IDLE 21674 [(4,4)] HALF_D_PLUS_2 [21665] [] [] [] [] [21672,21673,21674,21675] CONDITIONAL_S
DISCARD 21675 [(5,4)] 0 [21665] [] [] [] [] [21672,21673,21674,21675] CONDITIONAL_S
INJECT_T 21676 [(0,4)] D [] [] [] [] [] [] none
MERGE 21677 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21684,21685,21686,21687] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21678 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21679 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21680 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21681 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21682 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21683 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21684 [(4,4),(5,4)] D [21677] [] [] [] [((4,4),(5,4))] [21684,21685,21686,21687] CONDITIONAL_S
Y_MEAS 21685 [(5,4)] HALF_D_PLUS_2 [21677] [] [] [] [] [21684,21685,21686,21687] CONDITIONAL_S
IDLE 21686 [(4,4)] HALF_D_PLUS_2 [21677] [] [] [] [] [21684,21685,21686,21687] CONDITIONAL_S
DISCARD 21687 [(5,4)] 0 [21677] [] [] [] [] [21684,21685,21686,21687] CONDITIONAL_S
INJECT_T 21688 [(0,4)] D [] [] [] [] [] [] none
MERGE 21689 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21696,21697,21698,21699] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21690 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21691 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21692 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21693 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21694 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21695 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21696 [(4,4),(5,4)] D [21689] [] [] [] [((4,4),(5,4))] [21696,21697,21698,21699] CONDITIONAL_S
Y_MEAS 21697 [(5,4)] HALF_D_PLUS_2 [21689] [] [] [] [] [21696,21697,21698,21699] CONDITIONAL_S
IDLE 21698 [(4,4)] HALF_D_PLUS_2 [21689] [] [] [] [] [21696,21697,21698,21699] CONDITIONAL_S
DISCARD 21699 [(5,4)] 0 [21689] [] [] [] [] [21696,21697,21698,21699] CONDITIONAL_S
INJECT_T 21700 [(0,4)] D [] [] [] [] [] [] none
MERGE 21701 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21708,21709,21710,21711] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21702 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21703 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21704 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21705 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21706 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21707 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21708 [(4,4),(5,4)] D [21701] [] [] [] [((4,4),(5,4))] [21708,21709,21710,21711] CONDITIONAL_S
Y_MEAS 21709 [(5,4)] HALF_D_PLUS_2 [21701] [] [] [] [] [21708,21709,21710,21711] CONDITIONAL_S
IDLE 21710 [(4,4)] HALF_D_PLUS_2 [21701] [] [] [] [] [21708,21709,21710,21711] CONDITIONAL_S
DISCARD 21711 [(5,4)] 0 [21701] [] [] [] [] [21708,21709,21710,21711] CONDITIONAL_S
MERGE 21712 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21712,21713,21714,21715] CONDITIONAL_S
Y_MEAS 21713 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21712,21713,21714,21715] CONDITIONAL_S
IDLE 21714 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21712,21713,21714,21715] CONDITIONAL_S
DISCARD 21715 [(5,4)] 0 [] [] [] [] [] [21712,21713,21714,21715] CONDITIONAL_S
INJECT_T 21716 [(0,4)] D [] [] [] [] [] [] none
MERGE 21717 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21724,21725,21726,21727] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21718 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21719 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21720 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21721 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21722 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21723 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21724 [(4,4),(5,4)] D [21717] [] [] [] [((4,4),(5,4))] [21724,21725,21726,21727] CONDITIONAL_S
Y_MEAS 21725 [(5,4)] HALF_D_PLUS_2 [21717] [] [] [] [] [21724,21725,21726,21727] CONDITIONAL_S
IDLE 21726 [(4,4)] HALF_D_PLUS_2 [21717] [] [] [] [] [21724,21725,21726,21727] CONDITIONAL_S
DISCARD 21727 [(5,4)] 0 [21717] [] [] [] [] [21724,21725,21726,21727] CONDITIONAL_S
INJECT_T 21728 [(0,4)] D [] [] [] [] [] [] none
MERGE 21729 [(4,4),(0,4),(3,4),(1,4),(2,3),(3,3),(1,3)] D [] [21736,21737,21738,21739] [] [] [((3,3),(3,4)),((2,3),(3,3)),((1,4),(1,3)),((1,3),(2,3)),((3,4),(4,4)),((0,4),(1,4))] [] none
DISCARD 21730 [(1,4)] 0 [] [] [] [] [] [] none
DISCARD 21731 [(1,3)] 0 [] [] [] [] [] [] none
DISCARD 21732 [(2,3)] 0 [] [] [] [] [] [] none
DISCARD 21733 [(3,3)] 0 [] [] [] [] [] [] none
DISCARD 21734 [(3,4)] 0 [] [] [] [] [] [] none
DISCARD 21735 [(0,4)] 0 [] [] [] [] [] [] none
MERGE 21736 [(4,4),(5,4)] D [21729] [] [] [] [((4,4),(5,4))] [21736,21737,21738,21739] CONDITIONAL_S
Y_MEAS 21737 [(5,4)] HALF_D_PLUS_2 [21729] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
IDLE 21738 [(4,4)] HALF_D_PLUS_2 [21729] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
DISCARD 21739 [(5,4)] 0 [21729] [] [] [] [] [21736,21737,21738,21739] CONDITIONAL_S
MERGE 21740 [(4,4),(5,4)] D [] [] [] [] [((4,4),(5,4))] [21740,21741,21742,21743] CONDITIONAL_S
Y_MEAS 21741 [(5,4)] HALF_D_PLUS_2 [] [] [] [] [] [21740,21741,21742,21743] CONDITIONAL_S
IDLE 21742 [(4,4)] HALF_D_PLUS_2 [] [] [] [] [] [21740,21741,21742,21743] CONDITIONAL_S
DISCARD 21743 [(5,4)] 0 [] [] [] [] [] [21740,21741,21742,21743] CONDITIONAL_S
DISCARD 21744 [(2,2)] 0 [] [] [] [] [] [] none
DISCARD 21745 [(2,4)] 0 [] [] [] [] [] [] none
DISCARD 21746 [(2,6)] 0 [] [] [] [] [] [] none
DISCARD 21747 [(2,8)] 0 [] [] [] [] [] [] none
DISCARD 21748 [(2,10)] 0 [] [] [] [] [] [] none
DISCARD 21749 [(4,2)] 0 [] [] [] [] [] [] none
DISCARD 21750 [(4,4)] 0 [] [] [] [] [] [] none
DISCARD 21751 [(4,6)] 0 [] [] [] [] [] [] none
DISCARD 21752 [(4,8)] 0 [] [] [] [] [] [] none
DISCARD 21753 [(4,10)] 0 [] [] [] [] [] [] none
DISCARD 21754 [(6,2)] 0 [] [] [] [] [] [] none
DISCARD 21755 [(6,4)] 0 [] [] [] [] [] [] none
DISCARD 21756 [(6,6)] 0 [] [] [] [] [] [] none
DISCARD 21757 [(6,8)] 0 [] [] [] [] [] [] none
DISCARD 21758 [(6,10)] 0 [] [] [] [] [] [] none
DISCARD 21759 [(8,2)] 0 [] [] [] [] [] [] none
DISCARD 21760 [(8,4)] 0 [] [] [] [] [] [] none