INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/interview_ques/even_odd_data_delay_ckt/even_odd_data_delay_ckt.srcs/sources_1/new/odd_data_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_data_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/interview_ques/even_odd_data_delay_ckt/even_odd_data_delay_ckt.srcs/sim_1/new/tb_odd_data_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_odd_data_delay
