{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661541642142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661541642142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 16:20:41 2022 " "Processing started: Fri Aug 26 16:20:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661541642142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661541642142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661541642142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661541642729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Idle IDLE modulo saida uart.v(8) " "Verilog HDL Declaration information at modulo saida uart.v(8): object \"Idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "modulo saida uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo saida uart.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1661541642778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo saida uart.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo saida uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidaUART " "Found entity 1: saidaUART" {  } { { "modulo saida uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo saida uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642779 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "modulo entrada uart.v(74) " "Verilog HDL Event Control warning at modulo entrada uart.v(74): Event Control contains a complex event expression" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1661541642782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo entrada uart.v 2 2 " "Found 2 design units, including 2 entities, in source file modulo entrada uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 redutorCLK " "Found entity 1: redutorCLK" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642782 ""} { "Info" "ISGN_ENTITY_NAME" "2 entradaUART " "Found entity 2: entradaUART" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit1p8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bit1p8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16bit1p8 " "Found entity 1: mux16bit1p8" {  } { { "mux16bit1p8.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/mux16bit1p8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/somador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador25bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador25bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador25bit " "Found entity 1: contador25bit" {  } { { "contador25bit.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/contador25bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1Hz " "Found entity 1: clock_1Hz" {  } { { "clock_1Hz.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/clock_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8bit1p8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8bit1p8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8bit1p8 " "Found entity 1: mux8bit1p8" {  } { { "mux8bit1p8.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/mux8bit1p8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "monitor.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/monitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_TEST2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.v 1 1 " "Found 1 design units, including 1 entities, in source file regpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "RegPC.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RegPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/InstMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMem " "Found entity 1: RomInstMem" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem " "Found entity 1: RamDataMem" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RamDataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmemdesafio.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmemdesafio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMemDesafio " "Found entity 1: RomInstMemDesafio" {  } { { "RomInstMemDesafio.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMemDesafio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642826 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Parallel_OUT.v(15) " "Verilog HDL Event Control warning at Parallel_OUT.v(15): Event Control contains a complex event expression" {  } { { "Parallel_OUT.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Parallel_OUT.v" 15 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1661541642829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_OUT " "Found entity 1: Parallel_OUT" {  } { { "Parallel_OUT.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Parallel_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_in.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_IN " "Found entity 1: Parallel_IN" {  } { { "Parallel_IN.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Parallel_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK ExeTimer.v(2) " "Verilog HDL Declaration information at ExeTimer.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "ExeTimer.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/ExeTimer.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1661541642834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exetimer.v 1 1 " "Found 1 design units, including 1 entities, in source file exetimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExeTimer " "Found entity 1: ExeTimer" {  } { { "ExeTimer.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/ExeTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem2.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem2 " "Found entity 1: RamDataMem2" {  } { { "RamDataMem2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RamDataMem2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541642837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541642837 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_1Hz.v(6) " "Verilog HDL Instantiation warning at clock_1Hz.v(6): instance has no name" {  } { { "clock_1Hz.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/clock_1Hz.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642838 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_1Hz.v(7) " "Verilog HDL Instantiation warning at clock_1Hz.v(7): instance has no name" {  } { { "clock_1Hz.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/clock_1Hz.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642838 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(34) " "Verilog HDL Instantiation warning at Mod_Teste.v(34): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642840 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(38) " "Verilog HDL Instantiation warning at Mod_Teste.v(38): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642840 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(40) " "Verilog HDL Instantiation warning at Mod_Teste.v(40): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642840 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(43) " "Verilog HDL Instantiation warning at Mod_Teste.v(43): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(45) " "Verilog HDL Instantiation warning at Mod_Teste.v(45): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(47) " "Verilog HDL Instantiation warning at Mod_Teste.v(47): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(48) " "Verilog HDL Instantiation warning at Mod_Teste.v(48): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(52) " "Verilog HDL Instantiation warning at Mod_Teste.v(52): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(53) " "Verilog HDL Instantiation warning at Mod_Teste.v(53): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(58) " "Verilog HDL Instantiation warning at Mod_Teste.v(58): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(130) " "Verilog HDL Instantiation warning at Mod_Teste.v(130): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(135) " "Verilog HDL Instantiation warning at Mod_Teste.v(135): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 135 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(136) " "Verilog HDL Instantiation warning at Mod_Teste.v(136): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 136 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661541642842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661541642936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FlagLido Mod_Teste.v(95) " "Verilog HDL or VHDL warning at Mod_Teste.v(95): object \"FlagLido\" assigned a value but never read" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661541642937 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.v(30) " "Verilog HDL assignment warning at Mod_Teste.v(30): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541642938 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Mod_Teste.v(56) " "Verilog HDL assignment warning at Mod_Teste.v(56): truncated value with size 5 to match size of target (4)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541642940 "|Mod_Teste"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "UARTescrever Mod_Teste.v(111) " "Verilog HDL warning at Mod_Teste.v(111): assignments to UARTescrever create a combinational loop" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 111 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1661541642941 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Mod_Teste.v(132) " "Verilog HDL assignment warning at Mod_Teste.v(132): truncated value with size 32 to match size of target (1)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541642941 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(9) " "Output port \"HEX3\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642943 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(9) " "Output port \"HEX4\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642943 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(9) " "Output port \"HEX5\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(9) " "Output port \"HEX6\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(9) " "Output port \"HEX7\" at Mod_Teste.v(9) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] Mod_Teste.v(10) " "Output port \"LEDG\[8\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..4\] Mod_Teste.v(10) " "Output port \"LEDG\[5..4\]\" at Mod_Teste.v(10) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..10\] Mod_Teste.v(11) " "Output port \"LEDR\[17..10\]\" at Mod_Teste.v(11) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661541642944 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPC RegPC:comb_21 " "Elaborating entity \"RegPC\" for hierarchy \"RegPC:comb_21\"" {  } { { "Mod_Teste.v" "comb_21" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541642973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDataMem2 RamDataMem2:comb_22 " "Elaborating entity \"RamDataMem2\" for hierarchy \"RamDataMem2:comb_22\"" {  } { { "Mod_Teste.v" "comb_22" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541642977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamDataMem2:comb_22\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem2.v" "altsyncram_component" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RamDataMem2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDataMem2:comb_22\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RamDataMem2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541643021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDataMem2:comb_22\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643022 ""}  } { { "RamDataMem2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RamDataMem2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661541643022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1b1 " "Found entity 1: altsyncram_m1b1" {  } { { "db/altsyncram_m1b1.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_m1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541643095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541643095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1b1 RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated " "Elaborating entity \"altsyncram_m1b1\" for hierarchy \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541643158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541643158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|decode_9oa:decode3 " "Elaborating entity \"decode_9oa\" for hierarchy \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|decode_9oa:decode3\"" {  } { { "db/altsyncram_m1b1.tdf" "decode3" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_m1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_m1b1.tdf" "deep_decode" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_m1b1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/mux_4kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541643223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541643223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4kb RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|mux_4kb:mux2 " "Elaborating entity \"mux_4kb\" for hierarchy \"RamDataMem2:comb_22\|altsyncram:altsyncram_component\|altsyncram_m1b1:auto_generated\|mux_4kb:mux2\"" {  } { { "db/altsyncram_m1b1.tdf" "mux2" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_m1b1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomInstMem RomInstMem:comb_23 " "Elaborating entity \"RomInstMem\" for hierarchy \"RomInstMem:comb_23\"" {  } { { "Mod_Teste.v" "comb_23" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RomInstMem:comb_23\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RomInstMem:comb_23\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "altsyncram_component" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RomInstMem:comb_23\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RomInstMem:comb_23\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RomInstMem:comb_23\|altsyncram:altsyncram_component " "Instantiated megafunction \"RomInstMem:comb_23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInstMem_init.mif " "Parameter \"init_file\" = \"RomInstMem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643244 ""}  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661541643244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_mq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661541643307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661541643307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_40 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_40\"" {  } { { "Mod_Teste.v" "comb_40" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:comb_41 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:comb_41\"" {  } { { "Mod_Teste.v" "comb_41" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_OUT Parallel_OUT:comb_42 " "Elaborating entity \"Parallel_OUT\" for hierarchy \"Parallel_OUT:comb_42\"" {  } { { "Mod_Teste.v" "comb_42" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Parallel_OUT.v(11) " "Verilog HDL assignment warning at Parallel_OUT.v(11): truncated value with size 32 to match size of target (1)" {  } { { "Parallel_OUT.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Parallel_OUT.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643322 "|Mod_Teste|Parallel_OUT:comb_42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_IN Parallel_IN:comb_43 " "Elaborating entity \"Parallel_IN\" for hierarchy \"Parallel_IN:comb_43\"" {  } { { "Mod_Teste.v" "comb_43" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:comb_75 " "Elaborating entity \"monitor\" for hierarchy \"monitor:comb_75\"" {  } { { "Mod_Teste.v" "comb_75" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:comb_98 " "Elaborating entity \"ULA\" for hierarchy \"ULA:comb_98\"" {  } { { "Mod_Teste.v" "comb_98" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit1p8 ULA:comb_98\|mux16bit1p8:saida8bit " "Elaborating entity \"mux16bit1p8\" for hierarchy \"ULA:comb_98\|mux16bit1p8:saida8bit\"" {  } { { "ULA.v" "saida8bit" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/ULA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redutorCLK redutorCLK:comb_348 " "Elaborating entity \"redutorCLK\" for hierarchy \"redutorCLK:comb_348\"" {  } { { "Mod_Teste.v" "comb_348" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaUART entradaUART:comb_353 " "Elaborating entity \"entradaUART\" for hierarchy \"entradaUART:comb_353\"" {  } { { "Mod_Teste.v" "comb_353" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo entrada uart.v(107) " "Verilog HDL assignment warning at modulo entrada uart.v(107): truncated value with size 32 to match size of target (4)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "erro modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"erro\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BitLido modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"BitLido\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetCLKaux modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"resetCLKaux\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"estado\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PosAtual modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"PosAtual\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ParalelOut modulo entrada uart.v(74) " "Verilog HDL Always Construct warning at modulo entrada uart.v(74): inferring latch(es) for variable \"ParalelOut\", which holds its previous value in one or more paths through the always construct" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[0\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[0\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[1\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[1\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[2\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[2\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[3\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[3\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[4\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[4\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[5\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[5\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[6\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[6\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ParalelOut\[7\] modulo entrada uart.v(83) " "Inferred latch for \"ParalelOut\[7\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag modulo entrada uart.v(83) " "Inferred latch for \"flag\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PosAtual\[0\] modulo entrada uart.v(83) " "Inferred latch for \"PosAtual\[0\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PosAtual\[1\] modulo entrada uart.v(83) " "Inferred latch for \"PosAtual\[1\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PosAtual\[2\] modulo entrada uart.v(83) " "Inferred latch for \"PosAtual\[2\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PosAtual\[3\] modulo entrada uart.v(83) " "Inferred latch for \"PosAtual\[3\]\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643342 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.FIM modulo entrada uart.v(83) " "Inferred latch for \"estado.FIM\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.LEITURA modulo entrada uart.v(83) " "Inferred latch for \"estado.LEITURA\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.INICIO modulo entrada uart.v(83) " "Inferred latch for \"estado.INICIO\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado.00 modulo entrada uart.v(83) " "Inferred latch for \"estado.00\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetCLKaux modulo entrada uart.v(83) " "Inferred latch for \"resetCLKaux\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erro modulo entrada uart.v(83) " "Inferred latch for \"erro\" at modulo entrada uart.v(83)" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661541643343 "|Mod_Teste|entradaUART:comb_159"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaUART saidaUART:comb_354 " "Elaborating entity \"saidaUART\" for hierarchy \"saidaUART:comb_354\"" {  } { { "Mod_Teste.v" "comb_354" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCLK modulo saida uart.v(14) " "Verilog HDL or VHDL warning at modulo saida uart.v(14): object \"resetCLK\" assigned a value but never read" {  } { { "modulo saida uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo saida uart.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661541643346 "|Mod_Teste|saidaUART:comb_155"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modulo saida uart.v(22) " "Verilog HDL assignment warning at modulo saida uart.v(22): truncated value with size 32 to match size of target (1)" {  } { { "modulo saida uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo saida uart.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643346 "|Mod_Teste|saidaUART:comb_155"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo saida uart.v(43) " "Verilog HDL assignment warning at modulo saida uart.v(43): truncated value with size 32 to match size of target (4)" {  } { { "modulo saida uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo saida uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643346 "|Mod_Teste|saidaUART:comb_155"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.v" "MyLCD" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.v(60) " "Verilog HDL assignment warning at LCD_TEST2.v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_TEST2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643349 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(69) " "Verilog HDL assignment warning at LCD_TEST2.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_TEST2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643350 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.v(71) " "Verilog HDL assignment warning at LCD_TEST2.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_TEST2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643350 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2.v" "u0" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_TEST2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661541643352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661541643353 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643424 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643425 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643425 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643425 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643425 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643426 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643426 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643426 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643426 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643427 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[15\] " "Net \"w_RData\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[15\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[14\] " "Net \"w_RData\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[14\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[13\] " "Net \"w_RData\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[13\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[12\] " "Net \"w_RData\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[12\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643429 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[15\] " "Net \"w_RData\[15\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[15\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[14\] " "Net \"w_RData\[14\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[14\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[13\] " "Net \"w_RData\[13\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[13\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w_RData\[12\] " "Net \"w_RData\[12\]\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "w_RData\[12\]" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "UARTescrever " "Net \"UARTescrever\" is missing source, defaulting to GND" {  } { { "Mod_Teste.v" "UARTescrever" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1661541643430 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\] " "Synthesized away node \"RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_mq81.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541643525 "|Mod_Teste|RomInstMem:comb_23|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\] " "Synthesized away node \"RomInstMem:comb_23\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/db/altsyncram_mq81.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541643525 "|Mod_Teste|RomInstMem:comb_23|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1661541643525 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1661541643525 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "redutorCLK:comb_348\|divisor\[6\] " "Found clock multiplexer redutorCLK:comb_348\|divisor\[6\]" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1661541643545 "|Mod_Teste|redutorCLK:comb_348|divisor[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "redutorCLK:comb_348\|divisor\[9\] " "Found clock multiplexer redutorCLK:comb_348\|divisor\[9\]" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1661541643545 "|Mod_Teste|redutorCLK:comb_348|divisor[9]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1661541643545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1661541644736 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661541644759 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1661541644759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|estado.LEITURA_516 " "Latch entradaUART:comb_353\|estado.LEITURA_516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART_RXD " "Ports D and ENA on the latch are fed by the same signal UART_RXD" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644774 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|PosAtual\[0\] " "Latch entradaUART:comb_353\|PosAtual\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.INICIO_530 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.INICIO_530" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644774 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|PosAtual\[1\] " "Latch entradaUART:comb_353\|PosAtual\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.INICIO_530 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.INICIO_530" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|PosAtual\[2\] " "Latch entradaUART:comb_353\|PosAtual\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.INICIO_530 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.INICIO_530" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|PosAtual\[3\] " "Latch entradaUART:comb_353\|PosAtual\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.INICIO_530 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.INICIO_530" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|estado.INICIO_530 " "Latch entradaUART:comb_353\|estado.INICIO_530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.00_544 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.00_544" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|estado.00_544 " "Latch entradaUART:comb_353\|estado.00_544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.00_544 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.00_544" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|resetCLKaux " "Latch entradaUART:comb_353\|resetCLKaux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.00_544 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.00_544" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entradaUART:comb_353\|estado.FIM_502 " "Latch entradaUART:comb_353\|estado.FIM_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaUART:comb_353\|estado.INICIO_530 " "Ports D and ENA on the latch are fed by the same signal entradaUART:comb_353\|estado.INICIO_530" {  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661541644775 ""}  } { { "modulo entrada uart.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/modulo entrada uart.v" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661541644775 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541645269 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1661541645269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661541645270 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661541645270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661541646928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Documents/Vh 119110066/sprint 10/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file C:/Users/alunos/Documents/Vh 119110066/sprint 10/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661541647048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661541647296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Documents/Vh 119110066/sprint 10/Mod_Teste.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661541647440 "|Mod_Teste|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661541647440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1638 " "Implemented 1638 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661541647442 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661541647442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1661541647442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1318 " "Implemented 1318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661541647442 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1661541647442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661541647442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661541647482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 16:20:47 2022 " "Processing ended: Fri Aug 26 16:20:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661541647482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661541647482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661541647482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661541647482 ""}
