
F303_voltage_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a54  0800c240  0800c240  0001c240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc94  0800cc94  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800cc94  0800cc94  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cc94  0800cc94  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc94  0800cc94  0001cc94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc98  0800cc98  0001cc98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800cc9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00001cac  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001e8c  20001e8c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00026659  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005136  00000000  00000000  000468a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 00012445  00000000  00000000  0004b9de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001240  00000000  00000000  0005de28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001f1a  00000000  00000000  0005f068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000226a4  00000000  00000000  00060f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00006aca  00000000  00000000  00083626  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005288  00000000  00000000  0008a0f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0008f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c228 	.word	0x0800c228

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c228 	.word	0x0800c228

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c88:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c8a:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000c8c:	2400      	movs	r4, #0
{
 8000c8e:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c90:	eb0d 0002 	add.w	r0, sp, r2
 8000c94:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000c96:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000c9e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000ca2:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca4:	9404      	str	r4, [sp, #16]
 8000ca6:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000ca8:	f009 f9c8 	bl	800a03c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cac:	4836      	ldr	r0, [pc, #216]	; (8000d88 <MX_ADC1_Init+0x100>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cb2:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cb6:	2301      	movs	r3, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cb8:	e9c0 c200 	strd	ip, r2, [r0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
  hadc1.Init.DMAContinuousRequests = DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cbc:	8304      	strh	r4, [r0, #24]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbe:	2204      	movs	r2, #4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cc0:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc4:	6084      	str	r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cc6:	6103      	str	r3, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cc8:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	60c4      	str	r4, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cce:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cd0:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cd4:	6142      	str	r2, [r0, #20]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cd6:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd8:	f003 fb1a 	bl	8004310 <HAL_ADC_Init>
 8000cdc:	2800      	cmp	r0, #0
 8000cde:	d140      	bne.n	8000d62 <MX_ADC1_Init+0xda>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce0:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce2:	4829      	ldr	r0, [pc, #164]	; (8000d88 <MX_ADC1_Init+0x100>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ce4:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ce6:	a901      	add	r1, sp, #4
 8000ce8:	f004 f9ee 	bl	80050c8 <HAL_ADCEx_MultiModeConfigChannel>
 8000cec:	2800      	cmp	r0, #0
 8000cee:	d148      	bne.n	8000d82 <MX_ADC1_Init+0xfa>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cf0:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_1;
 8000cf2:	2201      	movs	r2, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf4:	4824      	ldr	r0, [pc, #144]	; (8000d88 <MX_ADC1_Init+0x100>)
 8000cf6:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cf8:	e9cd 2204 	strd	r2, r2, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cfc:	e9cd 3306 	strd	r3, r3, [sp, #24]
  sConfig.Offset = 0;
 8000d00:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d04:	f003 fdc4 	bl	8004890 <HAL_ADC_ConfigChannel>
 8000d08:	2800      	cmp	r0, #0
 8000d0a:	d137      	bne.n	8000d7c <MX_ADC1_Init+0xf4>
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	9110      	str	r1, [sp, #64]	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d10:	2105      	movs	r1, #5
 8000d12:	910c      	str	r1, [sp, #48]	; 0x30
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000d14:	2140      	movs	r1, #64	; 0x40
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d16:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000d18:	2201      	movs	r2, #1
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000d1a:	9113      	str	r1, [sp, #76]	; 0x4c
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d1c:	481a      	ldr	r0, [pc, #104]	; (8000d88 <MX_ADC1_Init+0x100>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000d1e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d20:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000d22:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d26:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000d2a:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d2c:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d30:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d34:	f003 ff78 	bl	8004c28 <HAL_ADCEx_InjectedConfigChannel>
 8000d38:	b9e8      	cbnz	r0, 8000d76 <MX_ADC1_Init+0xee>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000d3a:	2204      	movs	r2, #4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d3c:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d3e:	4812      	ldr	r0, [pc, #72]	; (8000d88 <MX_ADC1_Init+0x100>)
 8000d40:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d42:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d46:	f003 ff6f 	bl	8004c28 <HAL_ADCEx_InjectedConfigChannel>
 8000d4a:	b988      	cbnz	r0, 8000d70 <MX_ADC1_Init+0xe8>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000d4c:	2205      	movs	r2, #5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d4e:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d50:	480d      	ldr	r0, [pc, #52]	; (8000d88 <MX_ADC1_Init+0x100>)
 8000d52:	a90a      	add	r1, sp, #40	; 0x28
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d54:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d58:	f003 ff66 	bl	8004c28 <HAL_ADCEx_InjectedConfigChannel>
 8000d5c:	b920      	cbnz	r0, 8000d68 <MX_ADC1_Init+0xe0>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d5e:	b014      	add	sp, #80	; 0x50
 8000d60:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d62:	f002 fae1 	bl	8003328 <Error_Handler>
 8000d66:	e7bb      	b.n	8000ce0 <MX_ADC1_Init+0x58>
    Error_Handler();
 8000d68:	f002 fade 	bl	8003328 <Error_Handler>
}
 8000d6c:	b014      	add	sp, #80	; 0x50
 8000d6e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d70:	f002 fada 	bl	8003328 <Error_Handler>
 8000d74:	e7ea      	b.n	8000d4c <MX_ADC1_Init+0xc4>
    Error_Handler();
 8000d76:	f002 fad7 	bl	8003328 <Error_Handler>
 8000d7a:	e7de      	b.n	8000d3a <MX_ADC1_Init+0xb2>
    Error_Handler();
 8000d7c:	f002 fad4 	bl	8003328 <Error_Handler>
 8000d80:	e7c4      	b.n	8000d0c <MX_ADC1_Init+0x84>
    Error_Handler();
 8000d82:	f002 fad1 	bl	8003328 <Error_Handler>
 8000d86:	e7b3      	b.n	8000cf0 <MX_ADC1_Init+0x68>
 8000d88:	20000214 	.word	0x20000214

08000d8c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d8c:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d8e:	2400      	movs	r4, #0
{
 8000d90:	b090      	sub	sp, #64	; 0x40
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d92:	2228      	movs	r2, #40	; 0x28
 8000d94:	4621      	mov	r1, r4
 8000d96:	a806      	add	r0, sp, #24
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d98:	e9cd 4400 	strd	r4, r4, [sp]
 8000d9c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000da0:	e9cd 4404 	strd	r4, r4, [sp, #16]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000da4:	f009 f94a 	bl	800a03c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000da8:	4823      	ldr	r0, [pc, #140]	; (8000e38 <MX_ADC2_Init+0xac>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000daa:	4924      	ldr	r1, [pc, #144]	; (8000e3c <MX_ADC2_Init+0xb0>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
  hadc2.Init.DMAContinuousRequests = DISABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dac:	8304      	strh	r4, [r0, #24]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000db2:	2301      	movs	r3, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000db4:	e9c0 1200 	strd	r1, r2, [r0]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000db8:	2204      	movs	r2, #4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dba:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000dbe:	6084      	str	r4, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dc0:	6104      	str	r4, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000dc2:	f880 4020 	strb.w	r4, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dc6:	60c4      	str	r4, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000dc8:	61c3      	str	r3, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000dca:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dce:	6142      	str	r2, [r0, #20]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dd0:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000dd2:	f003 fa9d 	bl	8004310 <HAL_ADC_Init>
 8000dd6:	bb20      	cbnz	r0, 8000e22 <MX_ADC2_Init+0x96>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dd8:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_1;
 8000dda:	2201      	movs	r2, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ddc:	4816      	ldr	r0, [pc, #88]	; (8000e38 <MX_ADC2_Init+0xac>)
 8000dde:	4669      	mov	r1, sp
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000de0:	e9cd 2200 	strd	r2, r2, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000de4:	e9cd 3302 	strd	r3, r3, [sp, #8]
  sConfig.Offset = 0;
 8000de8:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dec:	f003 fd50 	bl	8004890 <HAL_ADC_ConfigChannel>
 8000df0:	b9f0      	cbnz	r0, 8000e30 <MX_ADC2_Init+0xa4>
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000df2:	2405      	movs	r4, #5
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000df4:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000df6:	2201      	movs	r2, #1
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000df8:	9408      	str	r4, [sp, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000dfa:	480f      	ldr	r0, [pc, #60]	; (8000e38 <MX_ADC2_Init+0xac>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000dfc:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000dfe:	2440      	movs	r4, #64	; 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e00:	a906      	add	r1, sp, #24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e02:	e9cd 2206 	strd	r2, r2, [sp, #24]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e06:	e9cd 240e 	strd	r2, r4, [sp, #56]	; 0x38
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e0a:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000e0e:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e10:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e14:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000e18:	f003 ff06 	bl	8004c28 <HAL_ADCEx_InjectedConfigChannel>
 8000e1c:	b920      	cbnz	r0, 8000e28 <MX_ADC2_Init+0x9c>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e1e:	b010      	add	sp, #64	; 0x40
 8000e20:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e22:	f002 fa81 	bl	8003328 <Error_Handler>
 8000e26:	e7d7      	b.n	8000dd8 <MX_ADC2_Init+0x4c>
    Error_Handler();
 8000e28:	f002 fa7e 	bl	8003328 <Error_Handler>
}
 8000e2c:	b010      	add	sp, #64	; 0x40
 8000e2e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e30:	f002 fa7a 	bl	8003328 <Error_Handler>
 8000e34:	e7dd      	b.n	8000df2 <MX_ADC2_Init+0x66>
 8000e36:	bf00      	nop
 8000e38:	20000264 	.word	0x20000264
 8000e3c:	50000100 	.word	0x50000100

08000e40 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e40:	b510      	push	{r4, lr}

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
  ADC_ChannelConfTypeDef sConfig = {0};
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e42:	2228      	movs	r2, #40	; 0x28
  ADC_MultiModeTypeDef multimode = {0};
 8000e44:	2400      	movs	r4, #0
{
 8000e46:	b094      	sub	sp, #80	; 0x50
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e48:	eb0d 0002 	add.w	r0, sp, r2
 8000e4c:	4621      	mov	r1, r4
  ADC_MultiModeTypeDef multimode = {0};
 8000e4e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e52:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e56:	e9cd 4407 	strd	r4, r4, [sp, #28]
  ADC_MultiModeTypeDef multimode = {0};
 8000e5a:	9401      	str	r4, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e5c:	9404      	str	r4, [sp, #16]
 8000e5e:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e60:	f009 f8ec 	bl	800a03c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000e64:	4827      	ldr	r0, [pc, #156]	; (8000f04 <MX_ADC3_Init+0xc4>)
 8000e66:	4a28      	ldr	r2, [pc, #160]	; (8000f08 <MX_ADC3_Init+0xc8>)
 8000e68:	6002      	str	r2, [r0, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e6a:	2301      	movs	r3, #1
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
  hadc3.Init.DMAContinuousRequests = DISABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e6c:	2204      	movs	r2, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000e6e:	8304      	strh	r4, [r0, #24]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000e70:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e74:	e9c0 340a 	strd	r3, r4, [r0, #40]	; 0x28
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e78:	6104      	str	r4, [r0, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000e7a:	f880 4020 	strb.w	r4, [r0, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7e:	60c4      	str	r4, [r0, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000e80:	61c3      	str	r3, [r0, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000e82:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e86:	6142      	str	r2, [r0, #20]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e88:	6344      	str	r4, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e8a:	f003 fa41 	bl	8004310 <HAL_ADC_Init>
 8000e8e:	bb60      	cbnz	r0, 8000eea <MX_ADC3_Init+0xaa>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e90:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000e92:	481c      	ldr	r0, [pc, #112]	; (8000f04 <MX_ADC3_Init+0xc4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e94:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000e96:	a901      	add	r1, sp, #4
 8000e98:	f004 f916 	bl	80050c8 <HAL_ADCEx_MultiModeConfigChannel>
 8000e9c:	bb78      	cbnz	r0, 8000efe <MX_ADC3_Init+0xbe>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000e9e:	2205      	movs	r2, #5
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ea0:	2300      	movs	r3, #0
  sConfig.Channel = ADC_CHANNEL_5;
 8000ea2:	9204      	str	r2, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ea4:	4817      	ldr	r0, [pc, #92]	; (8000f04 <MX_ADC3_Init+0xc4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ea6:	2201      	movs	r2, #1
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000ea8:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000eaa:	e9cd 3306 	strd	r3, r3, [sp, #24]
  sConfig.Offset = 0;
 8000eae:	e9cd 3308 	strd	r3, r3, [sp, #32]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb2:	9205      	str	r2, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000eb4:	f003 fcec 	bl	8004890 <HAL_ADC_ConfigChannel>
 8000eb8:	b9f0      	cbnz	r0, 8000ef8 <MX_ADC3_Init+0xb8>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000eba:	2201      	movs	r2, #1
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000ebc:	2005      	movs	r0, #5
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ebe:	2300      	movs	r3, #0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ec0:	e9cd 020a 	strd	r0, r2, [sp, #40]	; 0x28
  sConfigInjected.InjectedNbrOfConversion = 1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000ec4:	2440      	movs	r4, #64	; 0x40
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000ec6:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000ec8:	a90a      	add	r1, sp, #40	; 0x28
 8000eca:	480e      	ldr	r0, [pc, #56]	; (8000f04 <MX_ADC3_Init+0xc4>)
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ecc:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000ece:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000ed2:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000ed4:	9413      	str	r4, [sp, #76]	; 0x4c
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000ed6:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000ed8:	f8ad 3044 	strh.w	r3, [sp, #68]	; 0x44
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000edc:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000ee0:	f003 fea2 	bl	8004c28 <HAL_ADCEx_InjectedConfigChannel>
 8000ee4:	b920      	cbnz	r0, 8000ef0 <MX_ADC3_Init+0xb0>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000ee6:	b014      	add	sp, #80	; 0x50
 8000ee8:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000eea:	f002 fa1d 	bl	8003328 <Error_Handler>
 8000eee:	e7cf      	b.n	8000e90 <MX_ADC3_Init+0x50>
    Error_Handler();
 8000ef0:	f002 fa1a 	bl	8003328 <Error_Handler>
}
 8000ef4:	b014      	add	sp, #80	; 0x50
 8000ef6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ef8:	f002 fa16 	bl	8003328 <Error_Handler>
 8000efc:	e7dd      	b.n	8000eba <MX_ADC3_Init+0x7a>
    Error_Handler();
 8000efe:	f002 fa13 	bl	8003328 <Error_Handler>
 8000f02:	e7cc      	b.n	8000e9e <MX_ADC3_Init+0x5e>
 8000f04:	200002b4 	.word	0x200002b4
 8000f08:	50000400 	.word	0x50000400
 8000f0c:	00000000 	.word	0x00000000

08000f10 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f10:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8000f12:	6802      	ldr	r2, [r0, #0]
{
 8000f14:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	2300      	movs	r3, #0
  if(adcHandle->Instance==ADC1)
 8000f18:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8000f20:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000f24:	930c      	str	r3, [sp, #48]	; 0x30
  if(adcHandle->Instance==ADC1)
 8000f26:	d024      	beq.n	8000f72 <HAL_ADC_MspInit+0x62>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000f28:	4b49      	ldr	r3, [pc, #292]	; (8001050 <HAL_ADC_MspInit+0x140>)
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d005      	beq.n	8000f3a <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8000f2e:	4b49      	ldr	r3, [pc, #292]	; (8001054 <HAL_ADC_MspInit+0x144>)
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d063      	beq.n	8000ffc <HAL_ADC_MspInit+0xec>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f34:	b00f      	add	sp, #60	; 0x3c
 8000f36:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f3a:	4a47      	ldr	r2, [pc, #284]	; (8001058 <HAL_ADC_MspInit+0x148>)
 8000f3c:	6813      	ldr	r3, [r2, #0]
 8000f3e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f40:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f42:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f44:	d04f      	beq.n	8000fe6 <HAL_ADC_MspInit+0xd6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	4b45      	ldr	r3, [pc, #276]	; (800105c <HAL_ADC_MspInit+0x14c>)
 8000f48:	695a      	ldr	r2, [r3, #20]
 8000f4a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f4e:	615a      	str	r2, [r3, #20]
 8000f50:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f52:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8001040 <HAL_ADC_MspInit+0x130>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	a908      	add	r1, sp, #32
 8000f5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f62:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f68:	f004 ffe8 	bl	8005f3c <HAL_GPIO_Init>
}
 8000f6c:	b00f      	add	sp, #60	; 0x3c
 8000f6e:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f72:	4a39      	ldr	r2, [pc, #228]	; (8001058 <HAL_ADC_MspInit+0x148>)
 8000f74:	6813      	ldr	r3, [r2, #0]
 8000f76:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f78:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f7a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f7c:	d028      	beq.n	8000fd0 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	4b37      	ldr	r3, [pc, #220]	; (800105c <HAL_ADC_MspInit+0x14c>)
 8000f80:	695a      	ldr	r2, [r3, #20]
 8000f82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f86:	615a      	str	r2, [r3, #20]
 8000f88:	695a      	ldr	r2, [r3, #20]
 8000f8a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000f8e:	9202      	str	r2, [sp, #8]
 8000f90:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f92:	695a      	ldr	r2, [r3, #20]
 8000f94:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fa0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fa2:	2209      	movs	r2, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa4:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fa6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000fac:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fb0:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f004 ffc3 	bl	8005f3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fb6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8001040 <HAL_ADC_MspInit+0x130>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fbc:	4828      	ldr	r0, [pc, #160]	; (8001060 <HAL_ADC_MspInit+0x150>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fc0:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fc2:	ed8d 7b08 	vstr	d7, [sp, #32]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fc6:	f004 ffb9 	bl	8005f3c <HAL_GPIO_Init>
}
 8000fca:	b00f      	add	sp, #60	; 0x3c
 8000fcc:	f85d fb04 	ldr.w	pc, [sp], #4
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000fd0:	4b22      	ldr	r3, [pc, #136]	; (800105c <HAL_ADC_MspInit+0x14c>)
 8000fd2:	695a      	ldr	r2, [r3, #20]
 8000fd4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fd8:	615a      	str	r2, [r3, #20]
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	9b01      	ldr	r3, [sp, #4]
 8000fe4:	e7cb      	b.n	8000f7e <HAL_ADC_MspInit+0x6e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000fe6:	4b1d      	ldr	r3, [pc, #116]	; (800105c <HAL_ADC_MspInit+0x14c>)
 8000fe8:	695a      	ldr	r2, [r3, #20]
 8000fea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fee:	615a      	str	r2, [r3, #20]
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	9304      	str	r3, [sp, #16]
 8000ff8:	9b04      	ldr	r3, [sp, #16]
 8000ffa:	e7a4      	b.n	8000f46 <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8000ffc:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001000:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001004:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8001048 <HAL_ADC_MspInit+0x138>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001008:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100a:	4816      	ldr	r0, [pc, #88]	; (8001064 <HAL_ADC_MspInit+0x154>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 800100c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001010:	615a      	str	r2, [r3, #20]
 8001012:	695a      	ldr	r2, [r3, #20]
 8001014:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001018:	9206      	str	r2, [sp, #24]
 800101a:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101c:	695a      	ldr	r2, [r3, #20]
 800101e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001022:	615a      	str	r2, [r3, #20]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800102a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102c:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800102e:	ed8d 7b08 	vstr	d7, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001034:	f004 ff82 	bl	8005f3c <HAL_GPIO_Init>
}
 8001038:	e77c      	b.n	8000f34 <HAL_ADC_MspInit+0x24>
 800103a:	bf00      	nop
 800103c:	f3af 8000 	nop.w
 8001040:	00000010 	.word	0x00000010
 8001044:	00000003 	.word	0x00000003
 8001048:	00002000 	.word	0x00002000
 800104c:	00000003 	.word	0x00000003
 8001050:	50000100 	.word	0x50000100
 8001054:	50000400 	.word	0x50000400
 8001058:	200001fc 	.word	0x200001fc
 800105c:	40021000 	.word	0x40021000
 8001060:	48001400 	.word	0x48001400
 8001064:	48000400 	.word	0x48000400

08001068 <getBatteryVoltage>:
}

/* USER CODE BEGIN 1 */

inline float getBatteryVoltage(void)
{
 8001068:	b508      	push	{r3, lr}
  return adc_raw.batt_v * 3.3 * 11 / 4096;
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <getBatteryVoltage+0x28>)
 800106c:	6898      	ldr	r0, [r3, #8]
 800106e:	f7ff fa59 	bl	8000524 <__aeabi_i2d>
 8001072:	a305      	add	r3, pc, #20	; (adr r3, 8001088 <getBatteryVoltage+0x20>)
 8001074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001078:	f7ff fabe 	bl	80005f8 <__aeabi_dmul>
 800107c:	f7ff fdb4 	bl	8000be8 <__aeabi_d2f>
}
 8001080:	ee00 0a10 	vmov	s0, r0
 8001084:	bd08      	pop	{r3, pc}
 8001086:	bf00      	nop
 8001088:	66666666 	.word	0x66666666
 800108c:	3f822666 	.word	0x3f822666
 8001090:	20000200 	.word	0x20000200
 8001094:	00000000 	.word	0x00000000

08001098 <getCurrentM0>:
// 50V/V * 5m = 250mV/A
inline float getCurrentM0(void)
{
 8001098:	b508      	push	{r3, lr}
  return (adc_raw.cs_m0 - 2048) * 3.3 / 4096 * 4;
 800109a:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <getCurrentM0+0x30>)
 800109c:	6818      	ldr	r0, [r3, #0]
 800109e:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
 80010a2:	f7ff fa3f 	bl	8000524 <__aeabi_i2d>
 80010a6:	a306      	add	r3, pc, #24	; (adr r3, 80010c0 <getCurrentM0+0x28>)
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff faa4 	bl	80005f8 <__aeabi_dmul>
 80010b0:	f7ff fd9a 	bl	8000be8 <__aeabi_d2f>
}
 80010b4:	ee00 0a10 	vmov	s0, r0
 80010b8:	bd08      	pop	{r3, pc}
 80010ba:	bf00      	nop
 80010bc:	f3af 8000 	nop.w
 80010c0:	66666666 	.word	0x66666666
 80010c4:	3f6a6666 	.word	0x3f6a6666
 80010c8:	20000200 	.word	0x20000200
 80010cc:	00000000 	.word	0x00000000

080010d0 <getCurrentM1>:
inline float getCurrentM1(void)
{
 80010d0:	b508      	push	{r3, lr}
  return (adc_raw.cs_m1 - 2048) * 3.3 / 4096 * 4;
 80010d2:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <getCurrentM1+0x30>)
 80010d4:	6858      	ldr	r0, [r3, #4]
 80010d6:	f5a0 6000 	sub.w	r0, r0, #2048	; 0x800
 80010da:	f7ff fa23 	bl	8000524 <__aeabi_i2d>
 80010de:	a306      	add	r3, pc, #24	; (adr r3, 80010f8 <getCurrentM1+0x28>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fa88 	bl	80005f8 <__aeabi_dmul>
 80010e8:	f7ff fd7e 	bl	8000be8 <__aeabi_d2f>
}
 80010ec:	ee00 0a10 	vmov	s0, r0
 80010f0:	bd08      	pop	{r3, pc}
 80010f2:	bf00      	nop
 80010f4:	f3af 8000 	nop.w
 80010f8:	66666666 	.word	0x66666666
 80010fc:	3f6a6666 	.word	0x3f6a6666
 8001100:	20000200 	.word	0x20000200
 8001104:	00000000 	.word	0x00000000

08001108 <getTempM0>:

inline float getTempM0(void) { return (-((float)adc_raw.temp_m0 * 3.3 / 4096) + 1.5) * 70 + 25; }
 8001108:	b508      	push	{r3, lr}
 800110a:	4b13      	ldr	r3, [pc, #76]	; (8001158 <getTempM0+0x50>)
 800110c:	68d8      	ldr	r0, [r3, #12]
 800110e:	ee07 0a90 	vmov	s15, r0
 8001112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001116:	ee17 0a90 	vmov	r0, s15
 800111a:	f7ff fa15 	bl	8000548 <__aeabi_f2d>
 800111e:	a30c      	add	r3, pc, #48	; (adr r3, 8001150 <getTempM0+0x48>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fa68 	bl	80005f8 <__aeabi_dmul>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	2000      	movs	r0, #0
 800112e:	490b      	ldr	r1, [pc, #44]	; (800115c <getTempM0+0x54>)
 8001130:	f7ff f8aa 	bl	8000288 <__aeabi_dsub>
 8001134:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <getTempM0+0x58>)
 8001136:	2200      	movs	r2, #0
 8001138:	f7ff fa5e 	bl	80005f8 <__aeabi_dmul>
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <getTempM0+0x5c>)
 800113e:	2200      	movs	r2, #0
 8001140:	f7ff f8a4 	bl	800028c <__adddf3>
 8001144:	f7ff fd50 	bl	8000be8 <__aeabi_d2f>
 8001148:	ee00 0a10 	vmov	s0, r0
 800114c:	bd08      	pop	{r3, pc}
 800114e:	bf00      	nop
 8001150:	66666666 	.word	0x66666666
 8001154:	3f4a6666 	.word	0x3f4a6666
 8001158:	20000200 	.word	0x20000200
 800115c:	3ff80000 	.word	0x3ff80000
 8001160:	40518000 	.word	0x40518000
 8001164:	40390000 	.word	0x40390000

08001168 <getTempM1>:
inline float getTempM1(void) { return (-((float)adc_raw.temp_m1 * 3.3 / 4096) + 1.5) * 70 + 25; }
 8001168:	b508      	push	{r3, lr}
 800116a:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <getTempM1+0x50>)
 800116c:	6918      	ldr	r0, [r3, #16]
 800116e:	ee07 0a90 	vmov	s15, r0
 8001172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001176:	ee17 0a90 	vmov	r0, s15
 800117a:	f7ff f9e5 	bl	8000548 <__aeabi_f2d>
 800117e:	a30c      	add	r3, pc, #48	; (adr r3, 80011b0 <getTempM1+0x48>)
 8001180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001184:	f7ff fa38 	bl	80005f8 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	2000      	movs	r0, #0
 800118e:	490b      	ldr	r1, [pc, #44]	; (80011bc <getTempM1+0x54>)
 8001190:	f7ff f87a 	bl	8000288 <__aeabi_dsub>
 8001194:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <getTempM1+0x58>)
 8001196:	2200      	movs	r2, #0
 8001198:	f7ff fa2e 	bl	80005f8 <__aeabi_dmul>
 800119c:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <getTempM1+0x5c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f7ff f874 	bl	800028c <__adddf3>
 80011a4:	f7ff fd20 	bl	8000be8 <__aeabi_d2f>
 80011a8:	ee00 0a10 	vmov	s0, r0
 80011ac:	bd08      	pop	{r3, pc}
 80011ae:	bf00      	nop
 80011b0:	66666666 	.word	0x66666666
 80011b4:	3f4a6666 	.word	0x3f4a6666
 80011b8:	20000200 	.word	0x20000200
 80011bc:	3ff80000 	.word	0x3ff80000
 80011c0:	40518000 	.word	0x40518000
 80011c4:	40390000 	.word	0x40390000

080011c8 <updateADC_M0>:
inline void updateADC_M0(void)
{
 80011c8:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80011ca:	4e12      	ldr	r6, [pc, #72]	; (8001214 <updateADC_M0+0x4c>)
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80011cc:	4c12      	ldr	r4, [pc, #72]	; (8001218 <updateADC_M0+0x50>)
 80011ce:	4d13      	ldr	r5, [pc, #76]	; (800121c <updateADC_M0+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	4630      	mov	r0, r6
 80011d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d8:	f004 ff9e 	bl	8006118 <HAL_GPIO_WritePin>
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80011dc:	2101      	movs	r1, #1
 80011de:	4620      	mov	r0, r4
 80011e0:	f003 fb40 	bl	8004864 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 80011e4:	2102      	movs	r1, #2
  adc_raw.cs_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80011e6:	6028      	str	r0, [r5, #0]
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 80011e8:	4620      	mov	r0, r4
 80011ea:	f003 fb3b 	bl	8004864 <HAL_ADCEx_InjectedGetValue>
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 80011ee:	2103      	movs	r1, #3
  adc_raw.temp_m0 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 80011f0:	60e8      	str	r0, [r5, #12]
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 80011f2:	4620      	mov	r0, r4
 80011f4:	f003 fb36 	bl	8004864 <HAL_ADCEx_InjectedGetValue>
 80011f8:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc1);
 80011fa:	4620      	mov	r0, r4
  adc_raw.temp_m1 = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
 80011fc:	612b      	str	r3, [r5, #16]
  HAL_ADCEx_InjectedStart(&hadc1);
 80011fe:	f003 faa9 	bl	8004754 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001202:	4630      	mov	r0, r6
 8001204:	2200      	movs	r2, #0
}
 8001206:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800120a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120e:	f004 bf83 	b.w	8006118 <HAL_GPIO_WritePin>
 8001212:	bf00      	nop
 8001214:	48000800 	.word	0x48000800
 8001218:	20000214 	.word	0x20000214
 800121c:	20000200 	.word	0x20000200

08001220 <updateADC_M1>:

inline void updateADC_M1(void)
{
 8001220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001222:	4c11      	ldr	r4, [pc, #68]	; (8001268 <updateADC_M1+0x48>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001224:	4d11      	ldr	r5, [pc, #68]	; (800126c <updateADC_M1+0x4c>)
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001226:	4f12      	ldr	r7, [pc, #72]	; (8001270 <updateADC_M1+0x50>)
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001228:	4e12      	ldr	r6, [pc, #72]	; (8001274 <updateADC_M1+0x54>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	4620      	mov	r0, r4
 800122e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001232:	f004 ff71 	bl	8006118 <HAL_GPIO_WritePin>
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001236:	2101      	movs	r1, #1
 8001238:	4628      	mov	r0, r5
 800123a:	f003 fb13 	bl	8004864 <HAL_ADCEx_InjectedGetValue>
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 800123e:	2101      	movs	r1, #1
  adc_raw.batt_v = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1);
 8001240:	60b0      	str	r0, [r6, #8]
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001242:	4638      	mov	r0, r7
 8001244:	f003 fb0e 	bl	8004864 <HAL_ADCEx_InjectedGetValue>
 8001248:	4603      	mov	r3, r0
  HAL_ADCEx_InjectedStart(&hadc2);
 800124a:	4638      	mov	r0, r7
  adc_raw.cs_m1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 800124c:	6073      	str	r3, [r6, #4]
  HAL_ADCEx_InjectedStart(&hadc2);
 800124e:	f003 fa81 	bl	8004754 <HAL_ADCEx_InjectedStart>
  HAL_ADCEx_InjectedStart(&hadc3);
 8001252:	4628      	mov	r0, r5
 8001254:	f003 fa7e 	bl	8004754 <HAL_ADCEx_InjectedStart>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001258:	4620      	mov	r0, r4
 800125a:	2200      	movs	r2, #0
}
 800125c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001260:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001264:	f004 bf58 	b.w	8006118 <HAL_GPIO_WritePin>
 8001268:	48000800 	.word	0x48000800
 800126c:	200002b4 	.word	0x200002b4
 8001270:	20000264 	.word	0x20000264
 8001274:	20000200 	.word	0x20000200

08001278 <MX_CAN_Init>:
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001278:	480d      	ldr	r0, [pc, #52]	; (80012b0 <MX_CAN_Init+0x38>)
 800127a:	490e      	ldr	r1, [pc, #56]	; (80012b4 <MX_CAN_Init+0x3c>)
  hcan.Init.Prescaler = 4;
 800127c:	2204      	movs	r2, #4
{
 800127e:	b510      	push	{r4, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001280:	2300      	movs	r3, #0
  hcan.Init.Prescaler = 4;
 8001282:	e9c0 1200 	strd	r1, r2, [r0]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001286:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 800128a:	f44f 3440 	mov.w	r4, #196608	; 0x30000
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 800128e:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001292:	6182      	str	r2, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = ENABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001294:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001296:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 800129a:	e9c0 4104 	strd	r4, r1, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800129e:	f003 ffa5 	bl	80051ec <HAL_CAN_Init>
 80012a2:	b900      	cbnz	r0, 80012a6 <MX_CAN_Init+0x2e>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80012a4:	bd10      	pop	{r4, pc}
 80012a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80012aa:	f002 b83d 	b.w	8003328 <Error_Handler>
 80012ae:	bf00      	nop
 80012b0:	20000308 	.word	0x20000308
 80012b4:	40006400 	.word	0x40006400

080012b8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80012b8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 80012ba:	4b28      	ldr	r3, [pc, #160]	; (800135c <HAL_CAN_MspInit+0xa4>)
 80012bc:	6802      	ldr	r2, [r0, #0]
{
 80012be:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN)
 80012c2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80012c8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80012cc:	9406      	str	r4, [sp, #24]
  if(canHandle->Instance==CAN)
 80012ce:	d001      	beq.n	80012d4 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80012d0:	b009      	add	sp, #36	; 0x24
 80012d2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012d4:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012da:	69da      	ldr	r2, [r3, #28]
 80012dc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80012e0:	61da      	str	r2, [r3, #28]
 80012e2:	69da      	ldr	r2, [r3, #28]
 80012e4:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80012e8:	9200      	str	r2, [sp, #0]
 80012ea:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ec:	695a      	ldr	r2, [r3, #20]
 80012ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80012f2:	615a      	str	r2, [r3, #20]
 80012f4:	695b      	ldr	r3, [r3, #20]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80012fc:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8001300:	2302      	movs	r3, #2
 8001302:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800130a:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800130c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800130e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001312:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	f004 fe12 	bl	8005f3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_HP_CAN_TX_IRQn, 0, 0);
 8001318:	4622      	mov	r2, r4
 800131a:	4621      	mov	r1, r4
 800131c:	2013      	movs	r0, #19
 800131e:	f004 faed 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN_TX_IRQn);
 8001322:	2013      	movs	r0, #19
 8001324:	f004 fb28 	bl	8005978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001328:	4622      	mov	r2, r4
 800132a:	4621      	mov	r1, r4
 800132c:	2014      	movs	r0, #20
 800132e:	f004 fae5 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001332:	2014      	movs	r0, #20
 8001334:	f004 fb20 	bl	8005978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 1, 0);
 8001338:	4622      	mov	r2, r4
 800133a:	2101      	movs	r1, #1
 800133c:	2015      	movs	r0, #21
 800133e:	f004 fadd 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8001342:	2015      	movs	r0, #21
 8001344:	f004 fb18 	bl	8005978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 1, 0);
 8001348:	4622      	mov	r2, r4
 800134a:	2101      	movs	r1, #1
 800134c:	2016      	movs	r0, #22
 800134e:	f004 fad5 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 8001352:	2016      	movs	r0, #22
 8001354:	f004 fb10 	bl	8005978 <HAL_NVIC_EnableIRQ>
}
 8001358:	b009      	add	sp, #36	; 0x24
 800135a:	bd30      	pop	{r4, r5, pc}
 800135c:	40006400 	.word	0x40006400

08001360 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(uint16_t board_addr)
{
 8001360:	b510      	push	{r4, lr}
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
  sFilterConfig.FilterBank = 0;
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 8001362:	3080      	adds	r0, #128	; 0x80
{
 8001364:	b08a      	sub	sp, #40	; 0x28
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 8001366:	0043      	lsls	r3, r0, #1
  sFilterConfig.FilterIdLow = (0x300 + board_addr * 2) << 5;
 8001368:	f503 7c00 	add.w	ip, r3, #512	; 0x200
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5;
 800136c:	1c59      	adds	r1, r3, #1
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 800136e:	0180      	lsls	r0, r0, #6
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr * 2) << 5;
 8001370:	f203 2301 	addw	r3, r3, #513	; 0x201
  sFilterConfig.FilterMaskIdHigh = (0x101 + board_addr * 2) << 5;
 8001374:	0149      	lsls	r1, r1, #5
  sFilterConfig.FilterIdHigh = (0x100 + board_addr * 2) << 5;
 8001376:	9000      	str	r0, [sp, #0]
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr * 2) << 5;
 8001378:	015b      	lsls	r3, r3, #5
  sFilterConfig.FilterIdLow = (0x300 + board_addr * 2) << 5;
 800137a:	ea4f 104c 	mov.w	r0, ip, lsl #5
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800137e:	2200      	movs	r2, #0
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8001380:	2401      	movs	r4, #1
  sFilterConfig.FilterMaskIdLow = (0x301 + board_addr * 2) << 5;
 8001382:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sFilterConfig.FilterIdLow = (0x300 + board_addr * 2) << 5;
 8001386:	9001      	str	r0, [sp, #4]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
  sFilterConfig.FilterActivation = ENABLE;
  //sFilterConfig.SlaveStartFilterBank = 0; dont supported F3xx
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001388:	4669      	mov	r1, sp
 800138a:	481a      	ldr	r0, [pc, #104]	; (80013f4 <CAN_Filter_Init+0x94>)
  sFilterConfig.FilterBank = 0;
 800138c:	9205      	str	r2, [sp, #20]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800138e:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001392:	9204      	str	r2, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8001394:	9408      	str	r4, [sp, #32]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8001396:	f003 ffa9 	bl	80052ec <HAL_CAN_ConfigFilter>
 800139a:	b9f0      	cbnz	r0, 80013da <CAN_Filter_Init+0x7a>
  {
    Error_Handler();
  }

  sFilterConfig.FilterIdHigh = (0x110) << 5;  // kick
  sFilterConfig.FilterIdLow = (0x010) << 5; // power enable
 800139c:	f44f 7300 	mov.w	r3, #512	; 0x200
  sFilterConfig.FilterIdHigh = (0x110) << 5;  // kick
 80013a0:	f44f 5408 	mov.w	r4, #8704	; 0x2200
  sFilterConfig.FilterMaskIdHigh = (0x000) << 5; // emg stop
 80013a4:	2200      	movs	r2, #0
  sFilterConfig.FilterIdLow = (0x010) << 5; // power enable
 80013a6:	e9cd 4300 	strd	r4, r3, [sp]
  sFilterConfig.FilterMaskIdLow = (0x001) << 5; // error report
 80013aa:	2320      	movs	r3, #32
 80013ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
  sFilterConfig.FilterBank = 1;
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80013b0:	4810      	ldr	r0, [pc, #64]	; (80013f4 <CAN_Filter_Init+0x94>)
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80013b2:	2201      	movs	r2, #1
 80013b4:	2301      	movs	r3, #1
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80013b6:	4669      	mov	r1, sp
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 80013b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80013bc:	f003 ff96 	bl	80052ec <HAL_CAN_ConfigFilter>
 80013c0:	b9a8      	cbnz	r0, 80013ee <CAN_Filter_Init+0x8e>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80013c2:	480c      	ldr	r0, [pc, #48]	; (80013f4 <CAN_Filter_Init+0x94>)
 80013c4:	2102      	movs	r1, #2
 80013c6:	f004 f923 	bl	8005610 <HAL_CAN_ActivateNotification>
 80013ca:	b968      	cbnz	r0, 80013e8 <CAN_Filter_Init+0x88>
  {
    Error_Handler();
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 80013cc:	4809      	ldr	r0, [pc, #36]	; (80013f4 <CAN_Filter_Init+0x94>)
 80013ce:	2110      	movs	r1, #16
 80013d0:	f004 f91e 	bl	8005610 <HAL_CAN_ActivateNotification>
 80013d4:	b920      	cbnz	r0, 80013e0 <CAN_Filter_Init+0x80>
  {
    Error_Handler();
  }
}
 80013d6:	b00a      	add	sp, #40	; 0x28
 80013d8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013da:	f001 ffa5 	bl	8003328 <Error_Handler>
 80013de:	e7dd      	b.n	800139c <CAN_Filter_Init+0x3c>
    Error_Handler();
 80013e0:	f001 ffa2 	bl	8003328 <Error_Handler>
}
 80013e4:	b00a      	add	sp, #40	; 0x28
 80013e6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80013e8:	f001 ff9e 	bl	8003328 <Error_Handler>
 80013ec:	e7ee      	b.n	80013cc <CAN_Filter_Init+0x6c>
    Error_Handler();
 80013ee:	f001 ff9b 	bl	8003328 <Error_Handler>
 80013f2:	e7e6      	b.n	80013c2 <CAN_Filter_Init+0x62>
 80013f4:	20000308 	.word	0x20000308

080013f8 <sendSpeed>:
    can_send_fail_cnt++;
  }
}

void sendSpeed(int board_id, int motor, float speed, float angle)
{
 80013f8:	b510      	push	{r4, lr}
  sendSpeedInfo(0x200 + board_id * 2 + motor, speed, angle);
 80013fa:	f500 7080 	add.w	r0, r0, #256	; 0x100
{
 80013fe:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 8001400:	2200      	movs	r2, #0
  sendSpeedInfo(0x200 + board_id * 2 + motor, speed, angle);
 8001402:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 8;
 8001406:	2408      	movs	r4, #8
 8001408:	e9cd 2407 	strd	r2, r4, [sp, #28]
  can_header.StdId = can_id;
 800140c:	9104      	str	r1, [sp, #16]
  can_header.ExtId = 0;
 800140e:	9205      	str	r2, [sp, #20]
  can_header.IDE = CAN_ID_STD;
 8001410:	9206      	str	r2, [sp, #24]
  can_header.TransmitGlobalTime = DISABLE;
 8001412:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001416:	4809      	ldr	r0, [pc, #36]	; (800143c <sendSpeed+0x44>)
  msg.speed.rev_p_sec = rev_per_sec_;
 8001418:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 800141c:	ab01      	add	r3, sp, #4
 800141e:	eb0d 0204 	add.w	r2, sp, r4
 8001422:	a904      	add	r1, sp, #16
  msg.speed.omni_angle = omni_angle_;
 8001424:	edcd 0a03 	vstr	s1, [sp, #12]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001428:	f004 f80a 	bl	8005440 <HAL_CAN_AddTxMessage>
 800142c:	b118      	cbz	r0, 8001436 <sendSpeed+0x3e>
    can_send_fail_cnt++;
 800142e:	4a04      	ldr	r2, [pc, #16]	; (8001440 <sendSpeed+0x48>)
 8001430:	6813      	ldr	r3, [r2, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	6013      	str	r3, [r2, #0]
}
 8001436:	b00a      	add	sp, #40	; 0x28
 8001438:	bd10      	pop	{r4, pc}
 800143a:	bf00      	nop
 800143c:	20000308 	.word	0x20000308
 8001440:	20000304 	.word	0x20000304

08001444 <sendVoltage>:

void sendVoltage(int board_id, int motor, float voltage)
{
 8001444:	b510      	push	{r4, lr}
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 8001446:	f500 7084 	add.w	r0, r0, #264	; 0x108
{
 800144a:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 800144c:	2400      	movs	r4, #0
  sendFloat(0x210 + board_id * 2 + motor, voltage);
 800144e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 8001452:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 8001454:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 8001458:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 800145c:	eb0d 0302 	add.w	r3, sp, r2
 8001460:	4808      	ldr	r0, [pc, #32]	; (8001484 <sendVoltage+0x40>)
  can_header.IDE = CAN_ID_STD;
 8001462:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001464:	aa02      	add	r2, sp, #8
 8001466:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 8001468:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 800146c:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001470:	f003 ffe6 	bl	8005440 <HAL_CAN_AddTxMessage>
 8001474:	b118      	cbz	r0, 800147e <sendVoltage+0x3a>
    can_send_fail_cnt++;
 8001476:	4a04      	ldr	r2, [pc, #16]	; (8001488 <sendVoltage+0x44>)
 8001478:	6813      	ldr	r3, [r2, #0]
 800147a:	3301      	adds	r3, #1
 800147c:	6013      	str	r3, [r2, #0]
}
 800147e:	b00a      	add	sp, #40	; 0x28
 8001480:	bd10      	pop	{r4, pc}
 8001482:	bf00      	nop
 8001484:	20000308 	.word	0x20000308
 8001488:	20000304 	.word	0x20000304

0800148c <sendTemperature>:

void sendTemperature(int board_id, int motor, float temp)
{
 800148c:	b510      	push	{r4, lr}
  sendFloat(0x220 + board_id * 2 + motor, temp);
 800148e:	f500 7088 	add.w	r0, r0, #272	; 0x110
{
 8001492:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 8001494:	2400      	movs	r4, #0
  sendFloat(0x220 + board_id * 2 + motor, temp);
 8001496:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 800149a:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 800149c:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 80014a0:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80014a4:	eb0d 0302 	add.w	r3, sp, r2
 80014a8:	4808      	ldr	r0, [pc, #32]	; (80014cc <sendTemperature+0x40>)
  can_header.IDE = CAN_ID_STD;
 80014aa:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80014ac:	aa02      	add	r2, sp, #8
 80014ae:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 80014b0:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 80014b4:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80014b8:	f003 ffc2 	bl	8005440 <HAL_CAN_AddTxMessage>
 80014bc:	b118      	cbz	r0, 80014c6 <sendTemperature+0x3a>
    can_send_fail_cnt++;
 80014be:	4a04      	ldr	r2, [pc, #16]	; (80014d0 <sendTemperature+0x44>)
 80014c0:	6813      	ldr	r3, [r2, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	6013      	str	r3, [r2, #0]
}
 80014c6:	b00a      	add	sp, #40	; 0x28
 80014c8:	bd10      	pop	{r4, pc}
 80014ca:	bf00      	nop
 80014cc:	20000308 	.word	0x20000308
 80014d0:	20000304 	.word	0x20000304

080014d4 <sendCurrent>:

void sendCurrent(int board_id, int motor, float current)
{
 80014d4:	b510      	push	{r4, lr}
  sendFloat(0x230 + board_id * 2 + motor, current);
 80014d6:	f500 708c 	add.w	r0, r0, #280	; 0x118
{
 80014da:	b08a      	sub	sp, #40	; 0x28
  can_header.ExtId = 0;
 80014dc:	2400      	movs	r4, #0
  sendFloat(0x230 + board_id * 2 + motor, current);
 80014de:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  can_header.DLC = 4;
 80014e2:	2204      	movs	r2, #4
  can_header.ExtId = 0;
 80014e4:	e9cd 1404 	strd	r1, r4, [sp, #16]
  can_header.DLC = 4;
 80014e8:	e9cd 4207 	strd	r4, r2, [sp, #28]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80014ec:	eb0d 0302 	add.w	r3, sp, r2
 80014f0:	4808      	ldr	r0, [pc, #32]	; (8001514 <sendCurrent+0x40>)
  can_header.IDE = CAN_ID_STD;
 80014f2:	9406      	str	r4, [sp, #24]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 80014f4:	aa02      	add	r2, sp, #8
 80014f6:	a904      	add	r1, sp, #16
  can_header.TransmitGlobalTime = DISABLE;
 80014f8:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
  msg.value = data;
 80014fc:	ed8d 0a02 	vstr	s0, [sp, #8]
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0)
 8001500:	f003 ff9e 	bl	8005440 <HAL_CAN_AddTxMessage>
 8001504:	b118      	cbz	r0, 800150e <sendCurrent+0x3a>
    can_send_fail_cnt++;
 8001506:	4a04      	ldr	r2, [pc, #16]	; (8001518 <sendCurrent+0x44>)
 8001508:	6813      	ldr	r3, [r2, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	6013      	str	r3, [r2, #0]
}
 800150e:	b00a      	add	sp, #40	; 0x28
 8001510:	bd10      	pop	{r4, pc}
 8001512:	bf00      	nop
 8001514:	20000308 	.word	0x20000308
 8001518:	20000304 	.word	0x20000304

0800151c <getCanError>:
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
    can_send_fail_cnt++;
  }
}

uint32_t getCanError(void){
 800151c:	b538      	push	{r3, r4, r5, lr}
  uint32_t err = HAL_CAN_GetError(&hcan);
 800151e:	4d05      	ldr	r5, [pc, #20]	; (8001534 <getCanError+0x18>)
 8001520:	4628      	mov	r0, r5
 8001522:	f004 f9c7 	bl	80058b4 <HAL_CAN_GetError>
 8001526:	4604      	mov	r4, r0
  HAL_CAN_ResetError(&hcan);
 8001528:	4628      	mov	r0, r5
 800152a:	f004 f9c5 	bl	80058b8 <HAL_CAN_ResetError>
  return err;
}
 800152e:	4620      	mov	r0, r4
 8001530:	bd38      	pop	{r3, r4, r5, pc}
 8001532:	bf00      	nop
 8001534:	20000308 	.word	0x20000308

08001538 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001538:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <MX_DMA_Init+0x30>)
{
 800153a:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800153c:	6959      	ldr	r1, [r3, #20]
 800153e:	f041 0101 	orr.w	r1, r1, #1
 8001542:	6159      	str	r1, [r3, #20]
 8001544:	695b      	ldr	r3, [r3, #20]
{
 8001546:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001548:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001550:	200e      	movs	r0, #14
 8001552:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001554:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001556:	f004 f9d1 	bl	80058fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800155a:	200e      	movs	r0, #14

}
 800155c:	b003      	add	sp, #12
 800155e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001562:	f004 ba09 	b.w	8005978 <HAL_NVIC_EnableIRQ>
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000

0800156c <writeFlash>:
flash_t flash;
// 2K / page
// 128Kbyte -> 64page
// page : 0~
static void writeFlash(uint32_t board_id, float calib_m0, float calib_m1,float motor_calib_m0,float motor_calib_m1)
{
 800156c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001570:	b088      	sub	sp, #32
    FLASH_EraseInitTypeDef erase;
    uint32_t page_error = 0;
    erase.TypeErase = TYPEERASE_PAGES;
 8001572:	491f      	ldr	r1, [pc, #124]	; (80015f0 <writeFlash+0x84>)
{
 8001574:	9001      	str	r0, [sp, #4]
    uint32_t page_error = 0;
 8001576:	2400      	movs	r4, #0
    erase.PageAddress = FLASH_ADDR_DATA;
    erase.NbPages = 1;
 8001578:	2301      	movs	r3, #1
    erase.TypeErase = TYPEERASE_PAGES;
 800157a:	2000      	movs	r0, #0
{
 800157c:	ee10 8a10 	vmov	r8, s0
 8001580:	ee10 7a90 	vmov	r7, s1
 8001584:	ee11 6a10 	vmov	r6, s2
 8001588:	ee11 5a90 	vmov	r5, s3
    erase.NbPages = 1;
 800158c:	9306      	str	r3, [sp, #24]
    erase.TypeErase = TYPEERASE_PAGES;
 800158e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    uint32_t page_error = 0;
 8001592:	9403      	str	r4, [sp, #12]
    HAL_FLASH_Unlock();
 8001594:	f004 fc0c 	bl	8005db0 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&erase, &page_error);
 8001598:	a903      	add	r1, sp, #12
 800159a:	a804      	add	r0, sp, #16
 800159c:	f004 fc6c 	bl	8005e78 <HAL_FLASHEx_Erase>
    HAL_FLASH_Lock();
 80015a0:	f004 fc1a 	bl	8005dd8 <HAL_FLASH_Lock>

    HAL_FLASH_Unlock();
 80015a4:	f004 fc04 	bl	8005db0 <HAL_FLASH_Unlock>
    uint32_t flash_raw;
    flash_raw = board_id;
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_CAN_ID, flash_raw);
 80015a8:	9a01      	ldr	r2, [sp, #4]
 80015aa:	4911      	ldr	r1, [pc, #68]	; (80015f0 <writeFlash+0x84>)
 80015ac:	4623      	mov	r3, r4
 80015ae:	2002      	movs	r0, #2
 80015b0:	f004 fb32 	bl	8005c18 <HAL_FLASH_Program>
    memcpy(&flash_raw, &calib_m0, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_ENC_CALIB_M0, flash_raw);
 80015b4:	4642      	mov	r2, r8
 80015b6:	4623      	mov	r3, r4
 80015b8:	490e      	ldr	r1, [pc, #56]	; (80015f4 <writeFlash+0x88>)
 80015ba:	2002      	movs	r0, #2
 80015bc:	f004 fb2c 	bl	8005c18 <HAL_FLASH_Program>
    memcpy(&flash_raw, &calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_ENC_CALIB_M1, flash_raw);
 80015c0:	463a      	mov	r2, r7
 80015c2:	4623      	mov	r3, r4
 80015c4:	490c      	ldr	r1, [pc, #48]	; (80015f8 <writeFlash+0x8c>)
 80015c6:	2002      	movs	r0, #2
 80015c8:	f004 fb26 	bl	8005c18 <HAL_FLASH_Program>
    memcpy(&flash_raw, &motor_calib_m0, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_MOTOR_CALIB_M0, flash_raw);
 80015cc:	4632      	mov	r2, r6
 80015ce:	4623      	mov	r3, r4
 80015d0:	490a      	ldr	r1, [pc, #40]	; (80015fc <writeFlash+0x90>)
 80015d2:	2002      	movs	r0, #2
 80015d4:	f004 fb20 	bl	8005c18 <HAL_FLASH_Program>
    memcpy(&flash_raw, &motor_calib_m1, 4);
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ADDR_MOTOR_CALIB_M1, flash_raw);
 80015d8:	4909      	ldr	r1, [pc, #36]	; (8001600 <writeFlash+0x94>)
 80015da:	462a      	mov	r2, r5
 80015dc:	4623      	mov	r3, r4
 80015de:	2002      	movs	r0, #2
 80015e0:	f004 fb1a 	bl	8005c18 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 80015e4:	f004 fbf8 	bl	8005dd8 <HAL_FLASH_Lock>
}
 80015e8:	b008      	add	sp, #32
 80015ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80015ee:	bf00      	nop
 80015f0:	0801f000 	.word	0x0801f000
 80015f4:	0801f004 	.word	0x0801f004
 80015f8:	0801f008 	.word	0x0801f008
 80015fc:	0801f00c 	.word	0x0801f00c
 8001600:	0801f010 	.word	0x0801f010

08001604 <writeCanBoardID>:

void writeCanBoardID(uint32_t id) { writeFlash(id, flash.calib[0], flash.calib[1], flash.rps_per_v[0], flash.rps_per_v[1]); }
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <writeCanBoardID+0x18>)
 8001606:	edd3 1a04 	vldr	s3, [r3, #16]
 800160a:	ed93 1a03 	vldr	s2, [r3, #12]
 800160e:	edd3 0a01 	vldr	s1, [r3, #4]
 8001612:	ed93 0a00 	vldr	s0, [r3]
 8001616:	f7ff bfa9 	b.w	800156c <writeFlash>
 800161a:	bf00      	nop
 800161c:	20000330 	.word	0x20000330

08001620 <writeEncCalibrationValue>:
void writeEncCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, calib_m0, calib_m1, flash.rps_per_v[0], flash.rps_per_v[1]); }
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <writeEncCalibrationValue+0x10>)
 8001622:	edd3 1a04 	vldr	s3, [r3, #16]
 8001626:	ed93 1a03 	vldr	s2, [r3, #12]
 800162a:	6898      	ldr	r0, [r3, #8]
 800162c:	f7ff bf9e 	b.w	800156c <writeFlash>
 8001630:	20000330 	.word	0x20000330

08001634 <writeMotorCalibrationValue>:
void writeMotorCalibrationValue(float calib_m0, float calib_m1) { writeFlash(flash.board_id, flash.calib[0], flash.calib[1], calib_m0, calib_m1); }
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <writeMotorCalibrationValue+0x18>)
 8001636:	eeb0 1a40 	vmov.f32	s2, s0
 800163a:	eef0 1a60 	vmov.f32	s3, s1
 800163e:	ed93 0a00 	vldr	s0, [r3]
 8001642:	edd3 0a01 	vldr	s1, [r3, #4]
 8001646:	6898      	ldr	r0, [r3, #8]
 8001648:	f7ff bf90 	b.w	800156c <writeFlash>
 800164c:	20000330 	.word	0x20000330

08001650 <loadFlashData>:

void loadFlashData(void){
 8001650:	b410      	push	{r4}
 8001652:	4a07      	ldr	r2, [pc, #28]	; (8001670 <loadFlashData+0x20>)
    memcpy(&flash.board_id, (uint32_t *)FLASH_ADDR_CAN_ID, 4);
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <loadFlashData+0x24>)
 8001656:	e9d2 4100 	ldrd	r4, r1, [r2]
    memcpy(&flash.calib[0], (uint32_t *)FLASH_ADDR_ENC_CALIB_M0, 4);
 800165a:	6019      	str	r1, [r3, #0]
 800165c:	e9d2 0102 	ldrd	r0, r1, [r2, #8]
 8001660:	6912      	ldr	r2, [r2, #16]
    memcpy(&flash.calib[1], (uint32_t *)FLASH_ADDR_ENC_CALIB_M1, 4);
 8001662:	e9c3 0401 	strd	r0, r4, [r3, #4]
    memcpy(&flash.rps_per_v[0], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_M0, 4);
    memcpy(&flash.rps_per_v[1], (uint32_t *)FLASH_ADDR_MOTOR_CALIB_M1, 4);
 8001666:	e9c3 1203 	strd	r1, r2, [r3, #12]
}
 800166a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	0801f000 	.word	0x0801f000
 8001674:	20000330 	.word	0x20000330

08001678 <isPushedSW1>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

/* USER CODE BEGIN 0 */
inline bool isPushedSW1(void)
{
 8001678:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 800167a:	2101      	movs	r1, #1
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <isPushedSW1+0x14>)
 800167e:	f004 fd45 	bl	800610c <HAL_GPIO_ReadPin>
}
 8001682:	fab0 f080 	clz	r0, r0
 8001686:	0940      	lsrs	r0, r0, #5
 8001688:	bd08      	pop	{r3, pc}
 800168a:	bf00      	nop
 800168c:	48000800 	.word	0x48000800

08001690 <isPushedSW2>:
inline bool isPushedSW2(void)
{
 8001690:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8001692:	2102      	movs	r1, #2
 8001694:	4803      	ldr	r0, [pc, #12]	; (80016a4 <isPushedSW2+0x14>)
 8001696:	f004 fd39 	bl	800610c <HAL_GPIO_ReadPin>
}
 800169a:	fab0 f080 	clz	r0, r0
 800169e:	0940      	lsrs	r0, r0, #5
 80016a0:	bd08      	pop	{r3, pc}
 80016a2:	bf00      	nop
 80016a4:	48000800 	.word	0x48000800

080016a8 <isPushedSW3>:
inline bool isPushedSW3(void)
{
 80016a8:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 80016aa:	2104      	movs	r1, #4
 80016ac:	4803      	ldr	r0, [pc, #12]	; (80016bc <isPushedSW3+0x14>)
 80016ae:	f004 fd2d 	bl	800610c <HAL_GPIO_ReadPin>
}
 80016b2:	fab0 f080 	clz	r0, r0
 80016b6:	0940      	lsrs	r0, r0, #5
 80016b8:	bd08      	pop	{r3, pc}
 80016ba:	bf00      	nop
 80016bc:	48000800 	.word	0x48000800

080016c0 <isPushedSW4>:
inline bool isPushedSW4(void)
{
 80016c0:	b508      	push	{r3, lr}
  return !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 80016c2:	2108      	movs	r1, #8
 80016c4:	4803      	ldr	r0, [pc, #12]	; (80016d4 <isPushedSW4+0x14>)
 80016c6:	f004 fd21 	bl	800610c <HAL_GPIO_ReadPin>
}
 80016ca:	fab0 f080 	clz	r0, r0
 80016ce:	0940      	lsrs	r0, r0, #5
 80016d0:	bd08      	pop	{r3, pc}
 80016d2:	bf00      	nop
 80016d4:	48000800 	.word	0x48000800

080016d8 <setLedRed>:

inline void setLedRed(bool on){
 80016d8:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, on);
 80016da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016de:	4801      	ldr	r0, [pc, #4]	; (80016e4 <setLedRed+0xc>)
 80016e0:	f004 bd1a 	b.w	8006118 <HAL_GPIO_WritePin>
 80016e4:	48000800 	.word	0x48000800

080016e8 <setLedBlue>:
}
inline void setLedBlue(bool on){
 80016e8:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, on);
 80016ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ee:	4801      	ldr	r0, [pc, #4]	; (80016f4 <setLedBlue+0xc>)
 80016f0:	f004 bd12 	b.w	8006118 <HAL_GPIO_WritePin>
 80016f4:	48000800 	.word	0x48000800

080016f8 <setLedGreen>:
}
inline void setLedGreen(bool on){
 80016f8:	4602      	mov	r2, r0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, on);
 80016fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016fe:	4801      	ldr	r0, [pc, #4]	; (8001704 <setLedGreen+0xc>)
 8001700:	f004 bd0a 	b.w	8006118 <HAL_GPIO_WritePin>
 8001704:	48000800 	.word	0x48000800

08001708 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001708:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170a:	2400      	movs	r4, #0
{
 800170c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001712:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	4b29      	ldr	r3, [pc, #164]	; (80017bc <MX_GPIO_Init+0xb4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800171c:	4e28      	ldr	r6, [pc, #160]	; (80017c0 <MX_GPIO_Init+0xb8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800171e:	4f29      	ldr	r7, [pc, #164]	; (80017c4 <MX_GPIO_Init+0xbc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001720:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001724:	615a      	str	r2, [r3, #20]
 8001726:	695a      	ldr	r2, [r3, #20]
 8001728:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800172c:	9200      	str	r2, [sp, #0]
 800172e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001730:	695a      	ldr	r2, [r3, #20]
 8001732:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001736:	615a      	str	r2, [r3, #20]
 8001738:	695a      	ldr	r2, [r3, #20]
 800173a:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800173e:	9201      	str	r2, [sp, #4]
 8001740:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	695a      	ldr	r2, [r3, #20]
 8001744:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001748:	615a      	str	r2, [r3, #20]
 800174a:	695a      	ldr	r2, [r3, #20]
 800174c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001750:	9202      	str	r2, [sp, #8]
 8001752:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001754:	695a      	ldr	r2, [r3, #20]
 8001756:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800175a:	615a      	str	r2, [r3, #20]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001762:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001764:	4622      	mov	r2, r4
 8001766:	4630      	mov	r0, r6
 8001768:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800176c:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800176e:	f004 fcd3 	bl	8006118 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001772:	4622      	mov	r2, r4
 8001774:	4638      	mov	r0, r7
 8001776:	21c0      	movs	r1, #192	; 0xc0
 8001778:	f004 fcce 	bl	8006118 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2501      	movs	r5, #1
 800177e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001782:	a904      	add	r1, sp, #16
 8001784:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001786:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800178e:	f004 fbd5 	bl	8005f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001792:	220f      	movs	r2, #15
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001794:	4630      	mov	r0, r6
 8001796:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001798:	2300      	movs	r3, #0
 800179a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179e:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a0:	f004 fbcc 	bl	8005f3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017a4:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a6:	a904      	add	r1, sp, #16
 80017a8:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017aa:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b2:	f004 fbc3 	bl	8005f3c <HAL_GPIO_Init>

}
 80017b6:	b00b      	add	sp, #44	; 0x2c
 80017b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40021000 	.word	0x40021000
 80017c0:	48000800 	.word	0x48000800
 80017c4:	48000400 	.word	0x48000400

080017c8 <can_rx_callback.part.0>:
  float tmp_speed = 0;
  if (enc_calibration_mode || motor_calibration_cnt != 0) {
    return;
  }
  can_rx_cnt++;
  tmp_speed = can_rx_buf.value;
 80017c8:	4828      	ldr	r0, [pc, #160]	; (800186c <can_rx_callback.part.0+0xa4>)
 80017ca:	eddf 6a29 	vldr	s13, [pc, #164]	; 8001870 <can_rx_callback.part.0+0xa8>
 80017ce:	edd0 7a00 	vldr	s15, [r0]
  can_rx_cnt++;
 80017d2:	4928      	ldr	r1, [pc, #160]	; (8001874 <can_rx_callback.part.0+0xac>)
 80017d4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001878 <can_rx_callback.part.0+0xb0>
  if (tmp_speed > SPEED_CMD_LIMIT_RPS) {
    tmp_speed = SPEED_CMD_LIMIT_RPS;
  } else if (tmp_speed < -SPEED_CMD_LIMIT_RPS) {
    tmp_speed = -SPEED_CMD_LIMIT_RPS;
  }
  switch (can_rx_header.StdId) {
 80017d8:	4b28      	ldr	r3, [pc, #160]	; (800187c <can_rx_callback.part.0+0xb4>)
  can_rx_cnt++;
 80017da:	680a      	ldr	r2, [r1, #0]
  switch (can_rx_header.StdId) {
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	eef4 7ae6 	vcmpe.f32	s15, s13
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	bfb8      	it	lt
 80017e8:	eef0 7a66 	vmovlt.f32	s15, s13
 80017ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  can_rx_cnt++;
 80017f4:	f102 0201 	add.w	r2, r2, #1
 80017f8:	bf88      	it	hi
 80017fa:	eef0 7a47 	vmovhi.f32	s15, s14
  switch (can_rx_header.StdId) {
 80017fe:	2b10      	cmp	r3, #16
  can_rx_cnt++;
 8001800:	600a      	str	r2, [r1, #0]
  switch (can_rx_header.StdId) {
 8001802:	d020      	beq.n	8001846 <can_rx_callback.part.0+0x7e>
 8001804:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001808:	2b10      	cmp	r3, #16
 800180a:	d80f      	bhi.n	800182c <can_rx_callback.part.0+0x64>
 800180c:	2b10      	cmp	r3, #16
 800180e:	d80d      	bhi.n	800182c <can_rx_callback.part.0+0x64>
 8001810:	e8df f003 	tbb	[pc, r3]
 8001814:	0d130d13 	.word	0x0d130d13
 8001818:	0c0c0c0c 	.word	0x0c0c0c0c
 800181c:	0c0c0c0c 	.word	0x0c0c0c0c
 8001820:	0c0c0c0c 	.word	0x0c0c0c0c
 8001824:	09          	.byte	0x09
 8001825:	00          	.byte	0x00
      cmd[1].timeout_cnt = 100;
      break;
    case 0x300:
      break;
    case 0x110:
      if (can_rx_buf.data[0] == 3) {
 8001826:	7803      	ldrb	r3, [r0, #0]
 8001828:	2b03      	cmp	r3, #3
 800182a:	d017      	beq.n	800185c <can_rx_callback.part.0+0x94>
      }
      break;
    default:
      break;
  }
}
 800182c:	4770      	bx	lr
      cmd[1].speed = tmp_speed;
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <can_rx_callback.part.0+0xb8>)
      cmd[1].timeout_cnt = 100;
 8001830:	2264      	movs	r2, #100	; 0x64
      cmd[1].speed = tmp_speed;
 8001832:	edc3 7a05 	vstr	s15, [r3, #20]
      cmd[1].timeout_cnt = 100;
 8001836:	625a      	str	r2, [r3, #36]	; 0x24
      break;
 8001838:	4770      	bx	lr
      cmd[0].speed = tmp_speed;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <can_rx_callback.part.0+0xb8>)
      cmd[0].timeout_cnt = 100;
 800183c:	2264      	movs	r2, #100	; 0x64
      cmd[0].speed = tmp_speed;
 800183e:	edc3 7a00 	vstr	s15, [r3]
      cmd[0].timeout_cnt = 100;
 8001842:	611a      	str	r2, [r3, #16]
      break;
 8001844:	4770      	bx	lr
      if (can_rx_buf.data[0] == 0) {
 8001846:	7803      	ldrb	r3, [r0, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1ef      	bne.n	800182c <can_rx_callback.part.0+0x64>
        if (can_rx_buf.data[1] == 0) {
 800184c:	7843      	ldrb	r3, [r0, #1]
 800184e:	b153      	cbz	r3, 8001866 <can_rx_callback.part.0+0x9e>
        } else if (can_rx_buf.data[1] == 1) {
 8001850:	2b01      	cmp	r3, #1
 8001852:	d1eb      	bne.n	800182c <can_rx_callback.part.0+0x64>
          power_enable_cnt = 100;
 8001854:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <can_rx_callback.part.0+0xbc>)
 8001856:	2264      	movs	r2, #100	; 0x64
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	4770      	bx	lr
        free_wheel_cnt = 500;
 800185c:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <can_rx_callback.part.0+0xc0>)
 800185e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	e7e2      	b.n	800182c <can_rx_callback.part.0+0x64>
          HAL_NVIC_SystemReset();
 8001866:	f004 b895 	b.w	8005994 <HAL_NVIC_SystemReset>
 800186a:	bf00      	nop
 800186c:	2000038c 	.word	0x2000038c
 8001870:	c2c80000 	.word	0xc2c80000
 8001874:	20000394 	.word	0x20000394
 8001878:	42c80000 	.word	0x42c80000
 800187c:	20000398 	.word	0x20000398
 8001880:	200003b4 	.word	0x200003b4
 8001884:	2000049c 	.word	0x2000049c
 8001888:	20000004 	.word	0x20000004

0800188c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart) { uart_rx_flag = true; }
 800188c:	4b01      	ldr	r3, [pc, #4]	; (8001894 <HAL_UART_RxCpltCallback+0x8>)
 800188e:	2201      	movs	r2, #1
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	4770      	bx	lr
 8001894:	200004b2 	.word	0x200004b2

08001898 <checkAngle>:
{
 8001898:	b470      	push	{r4, r5, r6}
  calib[motor].radian_ave += ma702[motor].output_radian;
 800189a:	4d30      	ldr	r5, [pc, #192]	; (800195c <checkAngle+0xc4>)
 800189c:	4c30      	ldr	r4, [pc, #192]	; (8001960 <checkAngle+0xc8>)
 800189e:	eb00 02c0 	add.w	r2, r0, r0, lsl #3
 80018a2:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 80018a6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80018aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80018ae:	edd2 7a00 	vldr	s15, [r2]
  calib[motor].ave_cnt++;
 80018b2:	6899      	ldr	r1, [r3, #8]
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0) {
 80018b4:	68de      	ldr	r6, [r3, #12]
  calib[motor].radian_ave += ma702[motor].output_radian;
 80018b6:	ee37 7a27 	vadd.f32	s14, s14, s15
  calib[motor].ave_cnt++;
 80018ba:	3101      	adds	r1, #1
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0) {
 80018bc:	f5b6 4f00 	cmp.w	r6, #32768	; 0x8000
  calib[motor].radian_ave += ma702[motor].output_radian;
 80018c0:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
 80018c4:	ed83 7a01 	vstr	s14, [r3, #4]
  calib[motor].ave_cnt++;
 80018c8:	6099      	str	r1, [r3, #8]
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0) {
 80018ca:	dd14      	ble.n	80018f6 <checkAngle+0x5e>
 80018cc:	6854      	ldr	r4, [r2, #4]
 80018ce:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80018d2:	da09      	bge.n	80018e8 <checkAngle+0x50>
 80018d4:	4a23      	ldr	r2, [pc, #140]	; (8001964 <checkAngle+0xcc>)
 80018d6:	edd2 7a00 	vldr	s15, [r2]
 80018da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	d424      	bmi.n	8001932 <checkAngle+0x9a>
  calib[motor].pre_raw = ma702[motor].enc_raw;
 80018e8:	eb0c 0200 	add.w	r2, ip, r0
 80018ec:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 80018f0:	60dc      	str	r4, [r3, #12]
}
 80018f2:	bc70      	pop	{r4, r5, r6}
 80018f4:	4770      	bx	lr
  if (calib[motor].pre_raw < HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw > HARF_OF_ENC_CNT_MAX && calib_rotation_speed > 0) {
 80018f6:	d02b      	beq.n	8001950 <checkAngle+0xb8>
 80018f8:	6854      	ldr	r4, [r2, #4]
 80018fa:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 80018fe:	ddf3      	ble.n	80018e8 <checkAngle+0x50>
 8001900:	4a18      	ldr	r2, [pc, #96]	; (8001964 <checkAngle+0xcc>)
 8001902:	edd2 7a00 	vldr	s15, [r2]
 8001906:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800190a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	dde9      	ble.n	80018e8 <checkAngle+0x50>
    calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001914:	ee07 1a90 	vmov	s15, r1
 8001918:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    calib[motor].radian_ave = 0;
 800191c:	605a      	str	r2, [r3, #4]
    calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 800191e:	eec7 6a27 	vdiv.f32	s13, s14, s15
    calib[motor].result_cw_cnt++;
 8001922:	695a      	ldr	r2, [r3, #20]
 8001924:	3201      	adds	r2, #1
 8001926:	615a      	str	r2, [r3, #20]
    calib[motor].ave_cnt = 0;
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
    calib[motor].result_cw = calib[motor].radian_ave / calib[motor].ave_cnt;
 800192c:	edc3 6a04 	vstr	s13, [r3, #16]
 8001930:	e7da      	b.n	80018e8 <checkAngle+0x50>
    calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 8001932:	ee07 1a90 	vmov	s15, r1
 8001936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    calib[motor].radian_ave = 0;
 800193a:	605a      	str	r2, [r3, #4]
    calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 800193c:	eec7 6a27 	vdiv.f32	s13, s14, s15
    calib[motor].result_ccw_cnt++;
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	3201      	adds	r2, #1
 8001944:	61da      	str	r2, [r3, #28]
    calib[motor].ave_cnt = 0;
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
    calib[motor].result_ccw = calib[motor].radian_ave / calib[motor].ave_cnt;
 800194a:	edc3 6a06 	vstr	s13, [r3, #24]
 800194e:	e7cb      	b.n	80018e8 <checkAngle+0x50>
  if (calib[motor].pre_raw > HARF_OF_ENC_CNT_MAX && ma702[motor].enc_raw < HARF_OF_ENC_CNT_MAX && calib_rotation_speed < 0) {
 8001950:	2324      	movs	r3, #36	; 0x24
 8001952:	fb03 4400 	mla	r4, r3, r0, r4
 8001956:	6864      	ldr	r4, [r4, #4]
 8001958:	e7c6      	b.n	80018e8 <checkAngle+0x50>
 800195a:	bf00      	nop
 800195c:	20000344 	.word	0x20000344
 8001960:	2000051c 	.word	0x2000051c
 8001964:	20000000 	.word	0x20000000

08001968 <HAL_TIM_PeriodElapsedCallback>:
{
 8001968:	b5f0      	push	{r4, r5, r6, r7, lr}
  interrupt_timer_cnt++;
 800196a:	4957      	ldr	r1, [pc, #348]	; (8001ac8 <HAL_TIM_PeriodElapsedCallback+0x160>)
  motor_select_toggle = !motor_select_toggle;
 800196c:	4c57      	ldr	r4, [pc, #348]	; (8001acc <HAL_TIM_PeriodElapsedCallback+0x164>)
  interrupt_timer_cnt++;
 800196e:	680a      	ldr	r2, [r1, #0]
  motor_select_toggle = !motor_select_toggle;
 8001970:	7823      	ldrb	r3, [r4, #0]
{
 8001972:	ed2d 8b02 	vpush	{d8}
  motor_select_toggle = !motor_select_toggle;
 8001976:	f083 0301 	eor.w	r3, r3, #1
  interrupt_timer_cnt++;
 800197a:	3201      	adds	r2, #1
{
 800197c:	b083      	sub	sp, #12
  setLedBlue(false);
 800197e:	2000      	movs	r0, #0
  motor_select_toggle = !motor_select_toggle;
 8001980:	7023      	strb	r3, [r4, #0]
  interrupt_timer_cnt++;
 8001982:	600a      	str	r2, [r1, #0]
  setLedBlue(false);
 8001984:	f7ff feb0 	bl	80016e8 <setLedBlue>
  if (enc_calibration_mode) {
 8001988:	4b51      	ldr	r3, [pc, #324]	; (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d03b      	beq.n	8001a08 <HAL_TIM_PeriodElapsedCallback+0xa0>
  manual_offset_radian += calib_rotation_speed;
 8001990:	4b50      	ldr	r3, [pc, #320]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001992:	4d51      	ldr	r5, [pc, #324]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001994:	edd3 7a00 	vldr	s15, [r3]
 8001998:	ed95 8a00 	vldr	s16, [r5]
    calibrationProcess(motor_select_toggle);
 800199c:	7824      	ldrb	r4, [r4, #0]
  manual_offset_radian += calib_rotation_speed;
 800199e:	ee38 8a27 	vadd.f32	s16, s16, s15
  if (manual_offset_radian > M_PI * 2) {
 80019a2:	ee18 0a10 	vmov	r0, s16
 80019a6:	f7fe fdcf 	bl	8000548 <__aeabi_f2d>
 80019aa:	a345      	add	r3, pc, #276	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80019ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b0:	4606      	mov	r6, r0
 80019b2:	460f      	mov	r7, r1
 80019b4:	f7ff f8b0 	bl	8000b18 <__aeabi_dcmpgt>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d159      	bne.n	8001a70 <HAL_TIM_PeriodElapsedCallback+0x108>
  if (manual_offset_radian < 0) {
 80019bc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80019c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  manual_offset_radian += calib_rotation_speed;
 80019c4:	ed85 8a00 	vstr	s16, [r5]
  if (manual_offset_radian < 0) {
 80019c8:	d467      	bmi.n	8001a9a <HAL_TIM_PeriodElapsedCallback+0x132>
  if (motor) {
 80019ca:	2c00      	cmp	r4, #0
 80019cc:	d048      	beq.n	8001a60 <HAL_TIM_PeriodElapsedCallback+0xf8>
    updateADC_M0();
 80019ce:	f7ff fbfb 	bl	80011c8 <updateADC_M0>
    updateMA702_M0();
 80019d2:	f001 fd7d 	bl	80034d0 <updateMA702_M0>
    setOutputRadianM0(manual_offset_radian, cmd[0].out_v_final, getBatteryVoltage());
 80019d6:	4b41      	ldr	r3, [pc, #260]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x174>)
 80019d8:	ed95 8a00 	vldr	s16, [r5]
    setOutputRadianM0(ma702[0].output_radian + enc_offset[0].final, cmd[0].out_v_final, getBatteryVoltage());
 80019dc:	edd3 0a03 	vldr	s1, [r3, #12]
 80019e0:	edcd 0a01 	vstr	s1, [sp, #4]
 80019e4:	f7ff fb40 	bl	8001068 <getBatteryVoltage>
 80019e8:	eddd 0a01 	vldr	s1, [sp, #4]
 80019ec:	eeb0 1a40 	vmov.f32	s2, s0
 80019f0:	eeb0 0a48 	vmov.f32	s0, s16
 80019f4:	f002 f908 	bl	8003c08 <setOutputRadianM0>
  setLedBlue(true);
 80019f8:	2001      	movs	r0, #1
}
 80019fa:	b003      	add	sp, #12
 80019fc:	ecbd 8b02 	vpop	{d8}
 8001a00:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  setLedBlue(true);
 8001a04:	f7ff be70 	b.w	80016e8 <setLedBlue>
  if (motor) {
 8001a08:	7823      	ldrb	r3, [r4, #0]
 8001a0a:	b9db      	cbnz	r3, 8001a44 <HAL_TIM_PeriodElapsedCallback+0xdc>
    updateADC_M1();
 8001a0c:	f7ff fc08 	bl	8001220 <updateADC_M1>
    updateMA702_M1();
 8001a10:	f001 fdce 	bl	80035b0 <updateMA702_M1>
    setOutputRadianM1(ma702[1].output_radian + enc_offset[1].final, cmd[1].out_v_final, getBatteryVoltage());
 8001a14:	4b32      	ldr	r3, [pc, #200]	; (8001ae0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001a16:	4a33      	ldr	r2, [pc, #204]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001a18:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a1c:	ed92 8a09 	vldr	s16, [r2, #36]	; 0x24
 8001a20:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001a22:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001a26:	edd3 0a08 	vldr	s1, [r3, #32]
 8001a2a:	edcd 0a01 	vstr	s1, [sp, #4]
 8001a2e:	f7ff fb1b 	bl	8001068 <getBatteryVoltage>
 8001a32:	eddd 0a01 	vldr	s1, [sp, #4]
 8001a36:	eeb0 1a40 	vmov.f32	s2, s0
 8001a3a:	eeb0 0a48 	vmov.f32	s0, s16
 8001a3e:	f002 f95b 	bl	8003cf8 <setOutputRadianM1>
 8001a42:	e7d9      	b.n	80019f8 <HAL_TIM_PeriodElapsedCallback+0x90>
    updateADC_M0();
 8001a44:	f7ff fbc0 	bl	80011c8 <updateADC_M0>
    updateMA702_M0();
 8001a48:	f001 fd42 	bl	80034d0 <updateMA702_M0>
    setOutputRadianM0(ma702[0].output_radian + enc_offset[0].final, cmd[0].out_v_final, getBatteryVoltage());
 8001a4c:	4b24      	ldr	r3, [pc, #144]	; (8001ae0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001a4e:	4a25      	ldr	r2, [pc, #148]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	ed92 8a00 	vldr	s16, [r2]
 8001a58:	4b20      	ldr	r3, [pc, #128]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001a5a:	ee38 8a27 	vadd.f32	s16, s16, s15
 8001a5e:	e7bd      	b.n	80019dc <HAL_TIM_PeriodElapsedCallback+0x74>
    updateADC_M1();
 8001a60:	f7ff fbde 	bl	8001220 <updateADC_M1>
    updateMA702_M1();
 8001a64:	f001 fda4 	bl	80035b0 <updateMA702_M1>
    setOutputRadianM1(manual_offset_radian, cmd[1].out_v_final, getBatteryVoltage());
 8001a68:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001a6a:	ed95 8a00 	vldr	s16, [r5]
 8001a6e:	e7da      	b.n	8001a26 <HAL_TIM_PeriodElapsedCallback+0xbe>
    manual_offset_radian -= M_PI * 2;
 8001a70:	a313      	add	r3, pc, #76	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	4630      	mov	r0, r6
 8001a78:	4639      	mov	r1, r7
 8001a7a:	f7fe fc05 	bl	8000288 <__aeabi_dsub>
 8001a7e:	f7ff f8b3 	bl	8000be8 <__aeabi_d2f>
 8001a82:	4603      	mov	r3, r0
    checkAngle(motor);
 8001a84:	4620      	mov	r0, r4
    manual_offset_radian -= M_PI * 2;
 8001a86:	602b      	str	r3, [r5, #0]
    checkAngle(motor);
 8001a88:	f7ff ff06 	bl	8001898 <checkAngle>
  if (manual_offset_radian < 0) {
 8001a8c:	ed95 8a00 	vldr	s16, [r5]
 8001a90:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a98:	d597      	bpl.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x62>
    manual_offset_radian += M_PI * 2;
 8001a9a:	ee18 0a10 	vmov	r0, s16
 8001a9e:	f7fe fd53 	bl	8000548 <__aeabi_f2d>
 8001aa2:	a307      	add	r3, pc, #28	; (adr r3, 8001ac0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fbf0 	bl	800028c <__adddf3>
 8001aac:	f7ff f89c 	bl	8000be8 <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
    checkAngle(motor);
 8001ab2:	4620      	mov	r0, r4
    manual_offset_radian += M_PI * 2;
 8001ab4:	602b      	str	r3, [r5, #0]
    checkAngle(motor);
 8001ab6:	f7ff feef 	bl	8001898 <checkAngle>
 8001aba:	e786      	b.n	80019ca <HAL_TIM_PeriodElapsedCallback+0x62>
 8001abc:	f3af 8000 	nop.w
 8001ac0:	54442d18 	.word	0x54442d18
 8001ac4:	401921fb 	.word	0x401921fb
 8001ac8:	200003f8 	.word	0x200003f8
 8001acc:	20000440 	.word	0x20000440
 8001ad0:	200003dc 	.word	0x200003dc
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000400 	.word	0x20000400
 8001adc:	200003b4 	.word	0x200003b4
 8001ae0:	200003e0 	.word	0x200003e0
 8001ae4:	2000051c 	.word	0x2000051c

08001ae8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef * hcan)
{
 8001ae8:	b508      	push	{r3, lr}
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001aea:	4a09      	ldr	r2, [pc, #36]	; (8001b10 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8001aec:	4b09      	ldr	r3, [pc, #36]	; (8001b14 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001aee:	2100      	movs	r1, #0
 8001af0:	f003 fcfe 	bl	80054f0 <HAL_CAN_GetRxMessage>
 8001af4:	b108      	cbz	r0, 8001afa <HAL_CAN_RxFifo0MsgPendingCallback+0x12>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001af8:	e7fe      	b.n	8001af8 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
  if (enc_calibration_mode || motor_calibration_cnt != 0) {
 8001afa:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	b933      	cbnz	r3, 8001b0e <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	b91b      	cbnz	r3, 8001b0e <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
}
 8001b06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001b0a:	f7ff be5d 	b.w	80017c8 <can_rx_callback.part.0>
 8001b0e:	bd08      	pop	{r3, pc}
 8001b10:	20000398 	.word	0x20000398
 8001b14:	2000038c 	.word	0x2000038c
 8001b18:	200003dc 	.word	0x200003dc
 8001b1c:	20000404 	.word	0x20000404

08001b20 <HAL_CAN_RxFifo1MsgPendingCallback>:
{
 8001b20:	b508      	push	{r3, lr}
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001b22:	4a09      	ldr	r2, [pc, #36]	; (8001b48 <HAL_CAN_RxFifo1MsgPendingCallback+0x28>)
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <HAL_CAN_RxFifo1MsgPendingCallback+0x2c>)
 8001b26:	2101      	movs	r1, #1
 8001b28:	f003 fce2 	bl	80054f0 <HAL_CAN_GetRxMessage>
 8001b2c:	b108      	cbz	r0, 8001b32 <HAL_CAN_RxFifo1MsgPendingCallback+0x12>
 8001b2e:	b672      	cpsid	i
  while (1) {
 8001b30:	e7fe      	b.n	8001b30 <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
  if (enc_calibration_mode || motor_calibration_cnt != 0) {
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <HAL_CAN_RxFifo1MsgPendingCallback+0x30>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	b933      	cbnz	r3, 8001b46 <HAL_CAN_RxFifo1MsgPendingCallback+0x26>
 8001b38:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_CAN_RxFifo1MsgPendingCallback+0x34>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	b91b      	cbnz	r3, 8001b46 <HAL_CAN_RxFifo1MsgPendingCallback+0x26>
}
 8001b3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001b42:	f7ff be41 	b.w	80017c8 <can_rx_callback.part.0>
 8001b46:	bd08      	pop	{r3, pc}
 8001b48:	20000398 	.word	0x20000398
 8001b4c:	2000038c 	.word	0x2000038c
 8001b50:	200003dc 	.word	0x200003dc
 8001b54:	20000404 	.word	0x20000404

08001b58 <speedToOutputVoltage>:
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b58:	4b46      	ldr	r3, [pc, #280]	; (8001c74 <speedToOutputVoltage+0x11c>)
 8001b5a:	4947      	ldr	r1, [pc, #284]	; (8001c78 <speedToOutputVoltage+0x120>)
{
 8001b5c:	b410      	push	{r4}
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b5e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
  pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001b62:	4c46      	ldr	r4, [pc, #280]	; (8001c7c <speedToOutputVoltage+0x124>)
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001b68:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b70:	4b43      	ldr	r3, [pc, #268]	; (8001c80 <speedToOutputVoltage+0x128>)
  pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001b72:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8001b76:	ed9c 6a00 	vldr	s12, [ip]
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b7a:	222c      	movs	r2, #44	; 0x2c
 8001b7c:	fb02 3200 	mla	r2, r2, r0, r3
  pid[motor].error_integral += pid[motor].error;
 8001b80:	edd2 6a05 	vldr	s13, [r2, #20]
  if (pid[motor].error_integral > pid[motor].error_integral_limit) {
 8001b84:	ed92 5a07 	vldr	s10, [r2, #28]
  pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001b88:	ee76 4a67 	vsub.f32	s9, s12, s15
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b8c:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8001b90:	ed91 7a00 	vldr	s14, [r1]
  pid[motor].error = cmd[motor].speed - motor_real[motor].rps;
 8001b94:	edc2 4a04 	vstr	s9, [r2, #16]
  pid[motor].error_integral += pid[motor].error;
 8001b98:	ee74 6aa6 	vadd.f32	s13, s9, s13
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001b9c:	ee67 5a87 	vmul.f32	s11, s15, s14
  if (pid[motor].error_integral > pid[motor].error_integral_limit) {
 8001ba0:	eef4 6ac5 	vcmpe.f32	s13, s10
 8001ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  pid[motor].eff_voltage = motor_real[motor].rps * motor_param[motor].voltage_per_rps;
 8001ba8:	ea4f 0180 	mov.w	r1, r0, lsl #2
 8001bac:	edc2 5a00 	vstr	s11, [r2]
  pid[motor].error_integral += pid[motor].error;
 8001bb0:	edc2 6a05 	vstr	s13, [r2, #20]
  if (pid[motor].error_integral > pid[motor].error_integral_limit) {
 8001bb4:	dc32      	bgt.n	8001c1c <speedToOutputVoltage+0xc4>
  } else if (pid[motor].error_integral < -pid[motor].error_integral_limit) {
 8001bb6:	eeb1 5a45 	vneg.f32	s10, s10
 8001bba:	eef4 6ac5 	vcmpe.f32	s13, s10
 8001bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc2:	d42b      	bmi.n	8001c1c <speedToOutputVoltage+0xc4>
  pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001bc4:	222c      	movs	r2, #44	; 0x2c
 8001bc6:	fb02 3300 	mla	r3, r2, r0, r3
  if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit) {
 8001bca:	ed93 5a09 	vldr	s10, [r3, #36]	; 0x24
  pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001bce:	edd3 6a08 	vldr	s13, [r3, #32]
  pid[motor].pre_real_rps = motor_real[motor].rps;
 8001bd2:	edc3 7a08 	vstr	s15, [r3, #32]
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001bd6:	ee27 7a06 	vmul.f32	s14, s14, s12
  if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit) {
 8001bda:	ee75 4a85 	vadd.f32	s9, s11, s10
  pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001bde:	ee77 6ae6 	vsub.f32	s13, s15, s13
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001be2:	180a      	adds	r2, r1, r0
  if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit) {
 8001be4:	eeb4 7ae4 	vcmpe.f32	s14, s9
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001be8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit) {
 8001bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  pid[motor].error_diff = motor_real[motor].rps - pid[motor].pre_real_rps;
 8001bf0:	edc3 6a06 	vstr	s13, [r3, #24]
  cmd[motor].out_v = cmd[motor].speed * motor_param[motor].voltage_per_rps;
 8001bf4:	ed82 7a02 	vstr	s14, [r2, #8]
  if (cmd[motor].out_v > pid[motor].eff_voltage + pid[motor].diff_voltage_limit) {
 8001bf8:	dd13      	ble.n	8001c22 <speedToOutputVoltage+0xca>
    if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed)) {
 8001bfa:	eef0 7ae7 	vabs.f32	s15, s15
 8001bfe:	eeb0 6ac6 	vabs.f32	s12, s12
 8001c02:	eef4 7ac6 	vcmpe.f32	s15, s12
 8001c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0a:	d42e      	bmi.n	8001c6a <speedToOutputVoltage+0x112>
    cmd[motor].out_v = pid[motor].eff_voltage + pid[motor].diff_voltage_limit;
 8001c0c:	4401      	add	r1, r0
 8001c0e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c12:	edc1 4a02 	vstr	s9, [r1, #8]
}
 8001c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c1a:	4770      	bx	lr
    pid[motor].error_integral = -pid[motor].error_integral_limit;
 8001c1c:	ed82 5a05 	vstr	s10, [r2, #20]
 8001c20:	e7d0      	b.n	8001bc4 <speedToOutputVoltage+0x6c>
  } else if (cmd[motor].out_v < pid[motor].eff_voltage - pid[motor].diff_voltage_limit) {
 8001c22:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8001c26:	eeb4 7ae5 	vcmpe.f32	s14, s11
 8001c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2e:	d513      	bpl.n	8001c58 <speedToOutputVoltage+0x100>
    if (fabs(motor_real[motor].rps) < fabs(cmd[motor].speed)) {
 8001c30:	eef0 7ae7 	vabs.f32	s15, s15
 8001c34:	eeb0 6ac6 	vabs.f32	s12, s12
 8001c38:	eef4 7ac6 	vcmpe.f32	s15, s12
 8001c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c40:	d502      	bpl.n	8001c48 <speedToOutputVoltage+0xf0>
      pid[motor].load_limit_cnt++;
 8001c42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c44:	3201      	adds	r2, #1
 8001c46:	629a      	str	r2, [r3, #40]	; 0x28
    cmd[motor].out_v = pid[motor].eff_voltage - pid[motor].diff_voltage_limit;
 8001c48:	4401      	add	r1, r0
 8001c4a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8001c4e:	edc4 5a02 	vstr	s11, [r4, #8]
}
 8001c52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c56:	4770      	bx	lr
  } else if (pid[motor].load_limit_cnt > 0) {
 8001c58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}
 8001c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  } else if (pid[motor].load_limit_cnt > 0) {
 8001c5e:	2a00      	cmp	r2, #0
    pid[motor].load_limit_cnt--;
 8001c60:	bfc4      	itt	gt
 8001c62:	f102 32ff 	addgt.w	r2, r2, #4294967295
 8001c66:	629a      	strgt	r2, [r3, #40]	; 0x28
}
 8001c68:	4770      	bx	lr
      pid[motor].load_limit_cnt++;
 8001c6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c6c:	3201      	adds	r2, #1
 8001c6e:	629a      	str	r2, [r3, #40]	; 0x28
 8001c70:	e7cc      	b.n	8001c0c <speedToOutputVoltage+0xb4>
 8001c72:	bf00      	nop
 8001c74:	20000410 	.word	0x20000410
 8001c78:	20000408 	.word	0x20000408
 8001c7c:	200003b4 	.word	0x200003b4
 8001c80:	20000444 	.word	0x20000444
 8001c84:	00000000 	.word	0x00000000

08001c88 <runMode>:
{
 8001c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (free_wheel_cnt > 0) {
 8001c8c:	4ab8      	ldr	r2, [pc, #736]	; (8001f70 <runMode+0x2e8>)
{
 8001c8e:	ed2d 8b04 	vpush	{d8-d9}
  if (free_wheel_cnt > 0) {
 8001c92:	6813      	ldr	r3, [r2, #0]
{
 8001c94:	b08b      	sub	sp, #44	; 0x2c
  if (free_wheel_cnt > 0) {
 8001c96:	b10b      	cbz	r3, 8001c9c <runMode+0x14>
    free_wheel_cnt--;
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	6013      	str	r3, [r2, #0]
  if (manual_offset_radian > M_PI * 2) {
 8001c9c:	f8df 931c 	ldr.w	r9, [pc, #796]	; 8001fbc <runMode+0x334>
 8001ca0:	f8d9 0000 	ldr.w	r0, [r9]
 8001ca4:	f7fe fc50 	bl	8000548 <__aeabi_f2d>
 8001ca8:	a3af      	add	r3, pc, #700	; (adr r3, 8001f68 <runMode+0x2e0>)
 8001caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cae:	f7fe ff33 	bl	8000b18 <__aeabi_dcmpgt>
 8001cb2:	b110      	cbz	r0, 8001cba <runMode+0x32>
    manual_offset_radian = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f8c9 3000 	str.w	r3, [r9]
  if (motor_calibration_cnt > 1) {
 8001cba:	f8df b304 	ldr.w	fp, [pc, #772]	; 8001fc0 <runMode+0x338>
 8001cbe:	4fad      	ldr	r7, [pc, #692]	; (8001f74 <runMode+0x2ec>)
 8001cc0:	f8db 3000 	ldr.w	r3, [fp]
 8001cc4:	f8df 82d4 	ldr.w	r8, [pc, #724]	; 8001f9c <runMode+0x314>
 8001cc8:	4dab      	ldr	r5, [pc, #684]	; (8001f78 <runMode+0x2f0>)
      cmd[i].speed = 0;
 8001cca:	ed9f 8aac 	vldr	s16, [pc, #688]	; 8001f7c <runMode+0x2f4>
 8001cce:	4cac      	ldr	r4, [pc, #688]	; (8001f80 <runMode+0x2f8>)
  if (motor_calibration_cnt > 1) {
 8001cd0:	2b01      	cmp	r3, #1
    motor_calibration_cnt--;
 8001cd2:	bf84      	itt	hi
 8001cd4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8001cd8:	f8cb 3000 	strhi.w	r3, [fp]
 8001cdc:	463b      	mov	r3, r7
{
 8001cde:	f04f 0a00 	mov.w	sl, #0
    if (isPushedSW1()) {
 8001ce2:	4647      	mov	r7, r8
      cmd[i].speed = -5.0;
 8001ce4:	eef9 8a04 	vmov.f32	s17, #148	; 0xc0a00000 -5.0
 8001ce8:	4698      	mov	r8, r3
    if (isPushedSW1()) {
 8001cea:	f7ff fcc5 	bl	8001678 <isPushedSW1>
 8001cee:	2800      	cmp	r0, #0
 8001cf0:	d053      	beq.n	8001d9a <runMode+0x112>
      cmd[i].speed = 5.0;
 8001cf2:	4ba4      	ldr	r3, [pc, #656]	; (8001f84 <runMode+0x2fc>)
 8001cf4:	6023      	str	r3, [r4, #0]
    speedToOutputVoltage(i);
 8001cf6:	4650      	mov	r0, sl
 8001cf8:	f7ff ff2e 	bl	8001b58 <speedToOutputVoltage>
    if (cmd[i].timeout_cnt > 0) {
 8001cfc:	6923      	ldr	r3, [r4, #16]
 8001cfe:	2b00      	cmp	r3, #0
      cmd[i].timeout_cnt--;
 8001d00:	bfc4      	itt	gt
 8001d02:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8001d06:	6123      	strgt	r3, [r4, #16]
    if (cmd[i].timeout_cnt == 0) {
 8001d08:	b90b      	cbnz	r3, 8001d0e <runMode+0x86>
      cmd[i].out_v = 0;
 8001d0a:	ed84 8a02 	vstr	s16, [r4, #8]
    if (free_wheel_cnt > 0) {
 8001d0e:	4b98      	ldr	r3, [pc, #608]	; (8001f70 <runMode+0x2e8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	9306      	str	r3, [sp, #24]
 8001d14:	b10b      	cbz	r3, 8001d1a <runMode+0x92>
      cmd[i].out_v = 0;
 8001d16:	ed84 8a02 	vstr	s16, [r4, #8]
    if (motor_calibration_cnt > 1) {
 8001d1a:	f8db 6000 	ldr.w	r6, [fp]
 8001d1e:	2e01      	cmp	r6, #1
 8001d20:	d941      	bls.n	8001da6 <runMode+0x11e>
      if (motor_calibration_cnt < MOTOR_CALIB_START_CNT) {
 8001d22:	f240 53db 	movw	r3, #1499	; 0x5db
 8001d26:	429e      	cmp	r6, r3
 8001d28:	d807      	bhi.n	8001d3a <runMode+0xb2>
        calib[i].rps_integral += motor_real[i].rps;
 8001d2a:	edd8 7a08 	vldr	s15, [r8, #32]
 8001d2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d36:	edc8 7a08 	vstr	s15, [r8, #32]
      cmd[i].out_v = MOTOR_CALIB_VOLTAGE;
 8001d3a:	4b93      	ldr	r3, [pc, #588]	; (8001f88 <runMode+0x300>)
      cmd[i].out_v = 0;
 8001d3c:	60a3      	str	r3, [r4, #8]
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001d3e:	60e3      	str	r3, [r4, #12]
    enc_offset[motor].final = enc_offset[motor].zero_calib + manual_offset_radian;
 8001d40:	edd5 7a01 	vldr	s15, [r5, #4]
 8001d44:	ed99 7a00 	vldr	s14, [r9]
 8001d48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d4c:	462b      	mov	r3, r5
 8001d4e:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 2; i++) {
 8001d52:	3508      	adds	r5, #8
 8001d54:	3414      	adds	r4, #20
 8001d56:	f108 0824 	add.w	r8, r8, #36	; 0x24
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	f1ba 0f00 	cmp.w	sl, #0
 8001d60:	d015      	beq.n	8001d8e <runMode+0x106>
  print_cnt++;
 8001d62:	4c8a      	ldr	r4, [pc, #552]	; (8001f8c <runMode+0x304>)
 8001d64:	7823      	ldrb	r3, [r4, #0]
 8001d66:	3301      	adds	r3, #1
 8001d68:	b2db      	uxtb	r3, r3
  if (motor_calibration_cnt == 1) {
 8001d6a:	2e01      	cmp	r6, #1
  print_cnt++;
 8001d6c:	7023      	strb	r3, [r4, #0]
  if (motor_calibration_cnt == 1) {
 8001d6e:	f000 815e 	beq.w	800202e <runMode+0x3a6>
  switch (print_cnt) {
 8001d72:	3b01      	subs	r3, #1
 8001d74:	2b07      	cmp	r3, #7
 8001d76:	f200 8199 	bhi.w	80020ac <runMode+0x424>
 8001d7a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001d7e:	0040      	.short	0x0040
 8001d80:	0081006c 	.word	0x0081006c
 8001d84:	00b40094 	.word	0x00b40094
 8001d88:	012300cd 	.word	0x012300cd
 8001d8c:	0146      	.short	0x0146
 8001d8e:	f04f 0a01 	mov.w	sl, #1
    if (isPushedSW1()) {
 8001d92:	f7ff fc71 	bl	8001678 <isPushedSW1>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	d1ab      	bne.n	8001cf2 <runMode+0x6a>
    } else if (isPushedSW2()) {
 8001d9a:	f7ff fc79 	bl	8001690 <isPushedSW2>
 8001d9e:	b320      	cbz	r0, 8001dea <runMode+0x162>
      cmd[i].speed = -5.0;
 8001da0:	edc4 8a00 	vstr	s17, [r4]
 8001da4:	e7a7      	b.n	8001cf6 <runMode+0x6e>
    } else if (motor_calibration_cnt == 1) {
 8001da6:	d027      	beq.n	8001df8 <runMode+0x170>
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001da8:	edd4 7a02 	vldr	s15, [r4, #8]
  if (cmd[motor].out_v_final < 0) {
 8001dac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  cmd[motor].out_v_final = cmd[motor].out_v;
 8001db4:	edc4 7a03 	vstr	s15, [r4, #12]
  if (cmd[motor].out_v_final < 0) {
 8001db8:	d5c2      	bpl.n	8001d40 <runMode+0xb8>
    enc_offset[motor].final = -(ROTATION_OFFSET_RADIAN * 2) + enc_offset[motor].zero_calib + manual_offset_radian;
 8001dba:	f8d9 0000 	ldr.w	r0, [r9]
 8001dbe:	f7fe fbc3 	bl	8000548 <__aeabi_f2d>
 8001dc2:	4b73      	ldr	r3, [pc, #460]	; (8001f90 <runMode+0x308>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f7fe fa5f 	bl	8000288 <__aeabi_dsub>
 8001dca:	ec41 0b19 	vmov	d9, r0, r1
 8001dce:	6868      	ldr	r0, [r5, #4]
 8001dd0:	f7fe fbba 	bl	8000548 <__aeabi_f2d>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	ec51 0b19 	vmov	r0, r1, d9
 8001ddc:	f7fe fa56 	bl	800028c <__adddf3>
 8001de0:	f7fe ff02 	bl	8000be8 <__aeabi_d2f>
 8001de4:	ee07 0a90 	vmov	s15, r0
}
 8001de8:	e7b0      	b.n	8001d4c <runMode+0xc4>
    } else if (isPushedSW3()) {
 8001dea:	f7ff fc5d 	bl	80016a8 <isPushedSW3>
 8001dee:	2800      	cmp	r0, #0
 8001df0:	d081      	beq.n	8001cf6 <runMode+0x6e>
      cmd[i].speed = 0;
 8001df2:	ed84 8a00 	vstr	s16, [r4]
 8001df6:	e77e      	b.n	8001cf6 <runMode+0x6e>
 8001df8:	ee18 3a10 	vmov	r3, s16
 8001dfc:	e79e      	b.n	8001d3c <runMode+0xb4>
      p("CS %+5.1f %+5.1f / BV %4.1f ", getCurrentM0(), getCurrentM1(), getBatteryVoltage());
 8001dfe:	f7ff f94b 	bl	8001098 <getCurrentM0>
 8001e02:	ee10 5a10 	vmov	r5, s0
 8001e06:	f7ff f963 	bl	80010d0 <getCurrentM1>
 8001e0a:	ee10 4a10 	vmov	r4, s0
 8001e0e:	f7ff f92b 	bl	8001068 <getBatteryVoltage>
 8001e12:	4628      	mov	r0, r5
 8001e14:	ee10 5a10 	vmov	r5, s0
 8001e18:	f7fe fb96 	bl	8000548 <__aeabi_f2d>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	460b      	mov	r3, r1
 8001e20:	4628      	mov	r0, r5
 8001e22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e26:	f7fe fb8f 	bl	8000548 <__aeabi_f2d>
 8001e2a:	4606      	mov	r6, r0
 8001e2c:	460f      	mov	r7, r1
 8001e2e:	4620      	mov	r0, r4
 8001e30:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001e34:	f7fe fb88 	bl	8000548 <__aeabi_f2d>
 8001e38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001e3c:	e9cd 0100 	strd	r0, r1, [sp]
 8001e40:	4854      	ldr	r0, [pc, #336]	; (8001f94 <runMode+0x30c>)
 8001e42:	f002 f8ed 	bl	8004020 <p>
  can_rx_cnt = 0;
 8001e46:	4b54      	ldr	r3, [pc, #336]	; (8001f98 <runMode+0x310>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
}
 8001e4c:	b00b      	add	sp, #44	; 0x2c
 8001e4e:	ecbd 8b04 	vpop	{d8-d9}
 8001e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p("RPS %+7.3f %+7.3f free %3d ", motor_real[0].rps, motor_real[1].rps, free_wheel_cnt);
 8001e56:	4c51      	ldr	r4, [pc, #324]	; (8001f9c <runMode+0x314>)
 8001e58:	68e0      	ldr	r0, [r4, #12]
 8001e5a:	f7fe fb75 	bl	8000548 <__aeabi_f2d>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001e66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001e68:	9b06      	ldr	r3, [sp, #24]
 8001e6a:	9302      	str	r3, [sp, #8]
 8001e6c:	f7fe fb6c 	bl	8000548 <__aeabi_f2d>
 8001e70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8001e74:	e9cd 0100 	strd	r0, r1, [sp]
 8001e78:	4849      	ldr	r0, [pc, #292]	; (8001fa0 <runMode+0x318>)
 8001e7a:	f002 f8d1 	bl	8004020 <p>
      break;
 8001e7e:	e7e2      	b.n	8001e46 <runMode+0x1be>
      p("out_v %+5.1f %5.1f ", cmd[0].out_v, cmd[1].out_v);
 8001e80:	4c3f      	ldr	r4, [pc, #252]	; (8001f80 <runMode+0x2f8>)
 8001e82:	68a0      	ldr	r0, [r4, #8]
 8001e84:	f7fe fb60 	bl	8000548 <__aeabi_f2d>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	69e0      	ldr	r0, [r4, #28]
 8001e8e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e92:	f7fe fb59 	bl	8000548 <__aeabi_f2d>
 8001e96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001e9a:	e9cd 0100 	strd	r0, r1, [sp]
 8001e9e:	4841      	ldr	r0, [pc, #260]	; (8001fa4 <runMode+0x31c>)
 8001ea0:	f002 f8be 	bl	8004020 <p>
      break;
 8001ea4:	e7cf      	b.n	8001e46 <runMode+0x1be>
      p("p%+3.1f i%+3.1f d%+3.1f k%+3.1f ", pid[0].pid_kp, pid[0].pid_ki, pid[0].pid_kd, motor_real[0].k);
 8001ea6:	4c40      	ldr	r4, [pc, #256]	; (8001fa8 <runMode+0x320>)
 8001ea8:	6860      	ldr	r0, [r4, #4]
 8001eaa:	f7fe fb4d 	bl	8000548 <__aeabi_f2d>
 8001eae:	460b      	mov	r3, r1
 8001eb0:	493a      	ldr	r1, [pc, #232]	; (8001f9c <runMode+0x314>)
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	6948      	ldr	r0, [r1, #20]
 8001eb6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001eba:	f7fe fb45 	bl	8000548 <__aeabi_f2d>
 8001ebe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001ec2:	68a0      	ldr	r0, [r4, #8]
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	4606      	mov	r6, r0
 8001eca:	460f      	mov	r7, r1
 8001ecc:	68e0      	ldr	r0, [r4, #12]
 8001ece:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8001ed2:	f7fe fb39 	bl	8000548 <__aeabi_f2d>
 8001ed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001eda:	e9cd 0100 	strd	r0, r1, [sp]
 8001ede:	4833      	ldr	r0, [pc, #204]	; (8001fac <runMode+0x324>)
 8001ee0:	f002 f89e 	bl	8004020 <p>
      break;
 8001ee4:	e7af      	b.n	8001e46 <runMode+0x1be>
      p("SPD %+6.1f %+6.1f canErr 0x%04x ", cmd[0].speed, cmd[1].speed, getCanError());
 8001ee6:	4c26      	ldr	r4, [pc, #152]	; (8001f80 <runMode+0x2f8>)
 8001ee8:	6820      	ldr	r0, [r4, #0]
 8001eea:	f7fe fb2d 	bl	8000548 <__aeabi_f2d>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	6960      	ldr	r0, [r4, #20]
 8001ef4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001ef8:	f7fe fb26 	bl	8000548 <__aeabi_f2d>
 8001efc:	460d      	mov	r5, r1
 8001efe:	4604      	mov	r4, r0
 8001f00:	f7ff fb0c 	bl	800151c <getCanError>
 8001f04:	4601      	mov	r1, r0
 8001f06:	e9cd 4500 	strd	r4, r5, [sp]
 8001f0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001f0e:	4828      	ldr	r0, [pc, #160]	; (8001fb0 <runMode+0x328>)
 8001f10:	9102      	str	r1, [sp, #8]
 8001f12:	f002 f885 	bl	8004020 <p>
      break;
 8001f16:	e796      	b.n	8001e46 <runMode+0x1be>
      p("loadV %+5.2f %+5.2f canFail %4d ", cmd[0].out_v - pid[0].eff_voltage, cmd[1].out_v - pid[1].eff_voltage, can_send_fail_cnt);
 8001f18:	4d23      	ldr	r5, [pc, #140]	; (8001fa8 <runMode+0x320>)
 8001f1a:	4e19      	ldr	r6, [pc, #100]	; (8001f80 <runMode+0x2f8>)
 8001f1c:	edd5 7a00 	vldr	s15, [r5]
 8001f20:	ed96 7a02 	vldr	s14, [r6, #8]
 8001f24:	4c23      	ldr	r4, [pc, #140]	; (8001fb4 <runMode+0x32c>)
 8001f26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2a:	ee17 0a90 	vmov	r0, s15
 8001f2e:	f7fe fb0b 	bl	8000548 <__aeabi_f2d>
 8001f32:	ed96 7a07 	vldr	s14, [r6, #28]
 8001f36:	edd5 7a0b 	vldr	s15, [r5, #44]	; 0x2c
 8001f3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f3e:	4602      	mov	r2, r0
 8001f40:	460b      	mov	r3, r1
 8001f42:	ee17 0a90 	vmov	r0, s15
 8001f46:	6821      	ldr	r1, [r4, #0]
 8001f48:	9102      	str	r1, [sp, #8]
 8001f4a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001f4e:	f7fe fafb 	bl	8000548 <__aeabi_f2d>
 8001f52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001f56:	e9cd 0100 	strd	r0, r1, [sp]
 8001f5a:	4817      	ldr	r0, [pc, #92]	; (8001fb8 <runMode+0x330>)
 8001f5c:	f002 f860 	bl	8004020 <p>
      can_send_fail_cnt = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	6023      	str	r3, [r4, #0]
      break;
 8001f64:	e76f      	b.n	8001e46 <runMode+0x1be>
 8001f66:	bf00      	nop
 8001f68:	54442d18 	.word	0x54442d18
 8001f6c:	401921fb 	.word	0x401921fb
 8001f70:	20000004 	.word	0x20000004
 8001f74:	20000344 	.word	0x20000344
 8001f78:	200003e0 	.word	0x200003e0
 8001f7c:	00000000 	.word	0x00000000
 8001f80:	200003b4 	.word	0x200003b4
 8001f84:	40a00000 	.word	0x40a00000
 8001f88:	40400000 	.word	0x40400000
 8001f8c:	200004a0 	.word	0x200004a0
 8001f90:	40100000 	.word	0x40100000
 8001f94:	0800c26c 	.word	0x0800c26c
 8001f98:	20000394 	.word	0x20000394
 8001f9c:	20000410 	.word	0x20000410
 8001fa0:	0800c28c 	.word	0x0800c28c
 8001fa4:	0800c2a8 	.word	0x0800c2a8
 8001fa8:	20000444 	.word	0x20000444
 8001fac:	0800c2bc 	.word	0x0800c2bc
 8001fb0:	0800c2e0 	.word	0x0800c2e0
 8001fb4:	20000304 	.word	0x20000304
 8001fb8:	0800c304 	.word	0x0800c304
 8001fbc:	20000400 	.word	0x20000400
 8001fc0:	20000404 	.word	0x20000404
      p("loadCnt %3.2f %3.2f ", (float)pid[0].load_limit_cnt / MOTOR_OVER_LOAD_CNT_LIMIT, (float)pid[1].load_limit_cnt / MOTOR_OVER_LOAD_CNT_LIMIT);
 8001fc4:	4c3e      	ldr	r4, [pc, #248]	; (80020c0 <runMode+0x438>)
 8001fc6:	ed9f 8a3f 	vldr	s16, [pc, #252]	; 80020c4 <runMode+0x43c>
 8001fca:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8001fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd2:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001fd6:	ee17 0a90 	vmov	r0, s15
 8001fda:	f7fe fab5 	bl	8000548 <__aeabi_f2d>
 8001fde:	edd4 7a15 	vldr	s15, [r4, #84]	; 0x54
 8001fe2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001fec:	460b      	mov	r3, r1
 8001fee:	ee17 0a90 	vmov	r0, s15
 8001ff2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001ff6:	f7fe faa7 	bl	8000548 <__aeabi_f2d>
 8001ffa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001ffe:	e9cd 0100 	strd	r0, r1, [sp]
 8002002:	4831      	ldr	r0, [pc, #196]	; (80020c8 <runMode+0x440>)
 8002004:	f002 f80c 	bl	8004020 <p>
      break;
 8002008:	e71d      	b.n	8001e46 <runMode+0x1be>
      p("to %4d %4d", cmd[0].timeout_cnt, cmd[1].timeout_cnt);
 800200a:	4b30      	ldr	r3, [pc, #192]	; (80020cc <runMode+0x444>)
 800200c:	4830      	ldr	r0, [pc, #192]	; (80020d0 <runMode+0x448>)
 800200e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002010:	6919      	ldr	r1, [r3, #16]
 8002012:	f002 f805 	bl	8004020 <p>
      motor_real[0].diff_cnt_max = 0;
 8002016:	482f      	ldr	r0, [pc, #188]	; (80020d4 <runMode+0x44c>)
      ma702[0].diff_max = 0;
 8002018:	492f      	ldr	r1, [pc, #188]	; (80020d8 <runMode+0x450>)
      motor_real[0].diff_cnt_max = 0;
 800201a:	2200      	movs	r2, #0
      motor_real[0].diff_cnt_min = 65535;
 800201c:	f64f 73ff 	movw	r3, #65535	; 0xffff
      ma702[0].diff_min = 65535;
 8002020:	e9c1 3205 	strd	r3, r2, [r1, #20]
      motor_real[0].diff_cnt_max = 0;
 8002024:	6042      	str	r2, [r0, #4]
      motor_real[1].diff_cnt_max = 0;
 8002026:	61c2      	str	r2, [r0, #28]
      motor_real[0].diff_cnt_min = 65535;
 8002028:	6083      	str	r3, [r0, #8]
      motor_real[1].diff_cnt_min = 65535;
 800202a:	6203      	str	r3, [r0, #32]
      break;
 800202c:	e70b      	b.n	8001e46 <runMode+0x1be>
    rps_per_v[0] = calib[0].rps_integral / MOTOR_CALIB_VOLTAGE / MOTOR_CALIB_START_CNT;
 800202e:	4d2b      	ldr	r5, [pc, #172]	; (80020dc <runMode+0x454>)
 8002030:	6a28      	ldr	r0, [r5, #32]
 8002032:	f7fe fa89 	bl	8000548 <__aeabi_f2d>
 8002036:	a320      	add	r3, pc, #128	; (adr r3, 80020b8 <runMode+0x430>)
 8002038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203c:	f7fe fadc 	bl	80005f8 <__aeabi_dmul>
 8002040:	f7fe fdd2 	bl	8000be8 <__aeabi_d2f>
 8002044:	4604      	mov	r4, r0
    rps_per_v[1] = calib[1].rps_integral / MOTOR_CALIB_VOLTAGE / MOTOR_CALIB_START_CNT;
 8002046:	6c68      	ldr	r0, [r5, #68]	; 0x44
 8002048:	f7fe fa7e 	bl	8000548 <__aeabi_f2d>
 800204c:	a31a      	add	r3, pc, #104	; (adr r3, 80020b8 <runMode+0x430>)
 800204e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002052:	f7fe fad1 	bl	80005f8 <__aeabi_dmul>
 8002056:	f7fe fdc7 	bl	8000be8 <__aeabi_d2f>
 800205a:	4605      	mov	r5, r0
    p("\n\nMotor Calib rps/v \n M0 %6.2f\n M1 %6.2f\n\n", rps_per_v[0], rps_per_v[1]);
 800205c:	4620      	mov	r0, r4
 800205e:	f7fe fa73 	bl	8000548 <__aeabi_f2d>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	4628      	mov	r0, r5
 8002068:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800206c:	f7fe fa6c 	bl	8000548 <__aeabi_f2d>
 8002070:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002074:	e9cd 0100 	strd	r0, r1, [sp]
 8002078:	4819      	ldr	r0, [pc, #100]	; (80020e0 <runMode+0x458>)
 800207a:	f001 ffd1 	bl	8004020 <p>
    writeMotorCalibrationValue(rps_per_v[0], rps_per_v[1]);
 800207e:	ee00 5a90 	vmov	s1, r5
 8002082:	ee00 4a10 	vmov	s0, r4
 8002086:	f7ff fad5 	bl	8001634 <writeMotorCalibrationValue>
    HAL_Delay(1000);
 800208a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800208e:	f002 f8b7 	bl	8004200 <HAL_Delay>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002092:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002096:	4913      	ldr	r1, [pc, #76]	; (80020e4 <runMode+0x45c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <runMode+0x460>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800209a:	68ca      	ldr	r2, [r1, #12]
 800209c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020a0:	4313      	orrs	r3, r2
 80020a2:	60cb      	str	r3, [r1, #12]
 80020a4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80020a8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80020aa:	e7fd      	b.n	80020a8 <runMode+0x420>
      p("\n");
 80020ac:	480f      	ldr	r0, [pc, #60]	; (80020ec <runMode+0x464>)
 80020ae:	f001 ffb7 	bl	8004020 <p>
      print_cnt = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	7023      	strb	r3, [r4, #0]
      break;
 80020b6:	e6c6      	b.n	8001e46 <runMode+0x1be>
 80020b8:	5a912e31 	.word	0x5a912e31
 80020bc:	3f2d208a 	.word	0x3f2d208a
 80020c0:	20000444 	.word	0x20000444
 80020c4:	39aec33e 	.word	0x39aec33e
 80020c8:	0800c328 	.word	0x0800c328
 80020cc:	200003b4 	.word	0x200003b4
 80020d0:	0800c340 	.word	0x0800c340
 80020d4:	20000410 	.word	0x20000410
 80020d8:	2000051c 	.word	0x2000051c
 80020dc:	20000344 	.word	0x20000344
 80020e0:	0800c240 	.word	0x0800c240
 80020e4:	e000ed00 	.word	0xe000ed00
 80020e8:	05fa0004 	.word	0x05fa0004
 80020ec:	0800c5c0 	.word	0x0800c5c0

080020f0 <calibrationMode>:
{
 80020f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020f4:	ed2d 8b02 	vpush	{d8}
  p("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 80020f8:	4cab      	ldr	r4, [pc, #684]	; (80023a8 <calibrationMode+0x2b8>)
  p("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 80020fa:	4dac      	ldr	r5, [pc, #688]	; (80023ac <calibrationMode+0x2bc>)
  p("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 80020fc:	6860      	ldr	r0, [r4, #4]
{
 80020fe:	b089      	sub	sp, #36	; 0x24
  p("M0 ave %6.3f cnt %3d M1 ave %6.3f cnt %3d ", calib[0].radian_ave, calib[0].ave_cnt, calib[1].radian_ave, calib[1].ave_cnt);
 8002100:	f7fe fa22 	bl	8000548 <__aeabi_f2d>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800210a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800210c:	9104      	str	r1, [sp, #16]
 800210e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002112:	f7fe fa19 	bl	8000548 <__aeabi_f2d>
 8002116:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800211a:	68a1      	ldr	r1, [r4, #8]
 800211c:	48a4      	ldr	r0, [pc, #656]	; (80023b0 <calibrationMode+0x2c0>)
 800211e:	9100      	str	r1, [sp, #0]
 8002120:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002124:	f001 ff7c 	bl	8004020 <p>
  p("result M0 %6.4f M1 %6.4f ", calib[0].result_cw, calib[1].result_cw);
 8002128:	6920      	ldr	r0, [r4, #16]
 800212a:	f7fe fa0d 	bl	8000548 <__aeabi_f2d>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002134:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002138:	f7fe fa06 	bl	8000548 <__aeabi_f2d>
 800213c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002140:	e9cd 0100 	strd	r0, r1, [sp]
 8002144:	489b      	ldr	r0, [pc, #620]	; (80023b4 <calibrationMode+0x2c4>)
 8002146:	f001 ff6b 	bl	8004020 <p>
  p("M0raw %6d M1raw %6d offset %4.3f\n", ma702[0].enc_raw, ma702[1].enc_raw, manual_offset_radian);
 800214a:	4b9b      	ldr	r3, [pc, #620]	; (80023b8 <calibrationMode+0x2c8>)
 800214c:	6828      	ldr	r0, [r5, #0]
 800214e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002150:	685e      	ldr	r6, [r3, #4]
 8002152:	9206      	str	r2, [sp, #24]
 8002154:	f7fe f9f8 	bl	8000548 <__aeabi_f2d>
 8002158:	9a06      	ldr	r2, [sp, #24]
 800215a:	e9cd 0100 	strd	r0, r1, [sp]
 800215e:	4897      	ldr	r0, [pc, #604]	; (80023bc <calibrationMode+0x2cc>)
 8002160:	4631      	mov	r1, r6
 8002162:	f001 ff5d 	bl	8004020 <p>
  if (calib[0].result_cw_cnt > 5 && calib[1].result_cw_cnt > 5 && calib_rotation_speed > 0)
 8002166:	6963      	ldr	r3, [r4, #20]
 8002168:	2b05      	cmp	r3, #5
 800216a:	dd02      	ble.n	8002172 <calibrationMode+0x82>
 800216c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800216e:	2b05      	cmp	r3, #5
 8002170:	dc0a      	bgt.n	8002188 <calibrationMode+0x98>
  if (calib[0].result_ccw_cnt > 5 && calib[1].result_ccw_cnt > 5)
 8002172:	69e3      	ldr	r3, [r4, #28]
 8002174:	2b05      	cmp	r3, #5
 8002176:	dd02      	ble.n	800217e <calibrationMode+0x8e>
 8002178:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800217a:	2b05      	cmp	r3, #5
 800217c:	dc19      	bgt.n	80021b2 <calibrationMode+0xc2>
}
 800217e:	b009      	add	sp, #36	; 0x24
 8002180:	ecbd 8b02 	vpop	{d8}
 8002184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (calib[0].result_cw_cnt > 5 && calib[1].result_cw_cnt > 5 && calib_rotation_speed > 0)
 8002188:	4b8d      	ldr	r3, [pc, #564]	; (80023c0 <calibrationMode+0x2d0>)
 800218a:	edd3 7a00 	vldr	s15, [r3]
 800218e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002196:	ddec      	ble.n	8002172 <calibrationMode+0x82>
    enc_calibration_mode = true;
 8002198:	4a8a      	ldr	r2, [pc, #552]	; (80023c4 <calibrationMode+0x2d4>)
 800219a:	2101      	movs	r1, #1
 800219c:	7011      	strb	r1, [r2, #0]
    cmd[0].out_v_final = 2.0;
 800219e:	4a8a      	ldr	r2, [pc, #552]	; (80023c8 <calibrationMode+0x2d8>)
 80021a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    calib_rotation_speed = -calib_rotation_speed;
 80021a4:	eef1 7a67 	vneg.f32	s15, s15
    cmd[0].out_v_final = 2.0;
 80021a8:	60d1      	str	r1, [r2, #12]
    cmd[1].out_v_final = 2.0;
 80021aa:	6211      	str	r1, [r2, #32]
    calib_rotation_speed = -calib_rotation_speed;
 80021ac:	edc3 7a00 	vstr	s15, [r3]
 80021b0:	e7df      	b.n	8002172 <calibrationMode+0x82>
    cmd[0].out_v_final = 0;
 80021b2:	f8df a214 	ldr.w	sl, [pc, #532]	; 80023c8 <calibrationMode+0x2d8>
 80021b6:	2300      	movs	r3, #0
    HAL_Delay(1);  // write out uart buffer
 80021b8:	2001      	movs	r0, #1
    cmd[0].out_v_final = 0;
 80021ba:	f8ca 300c 	str.w	r3, [sl, #12]
    cmd[1].out_v_final = 0;
 80021be:	f8ca 3020 	str.w	r3, [sl, #32]
    HAL_Delay(1);  // write out uart buffer
 80021c2:	f002 f81d 	bl	8004200 <HAL_Delay>
    temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 80021c6:	ed94 7a04 	vldr	s14, [r4, #16]
 80021ca:	edd4 7a06 	vldr	s15, [r4, #24]
 80021ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021d2:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80021d6:	ee67 7a88 	vmul.f32	s15, s15, s16
 80021da:	ee17 0a90 	vmov	r0, s15
 80021de:	f7fe f9b3 	bl	8000548 <__aeabi_f2d>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	a16e      	add	r1, pc, #440	; (adr r1, 80023a0 <calibrationMode+0x2b0>)
 80021e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021ec:	f7fe f84c 	bl	8000288 <__aeabi_dsub>
 80021f0:	f7fe fcfa 	bl	8000be8 <__aeabi_d2f>
    temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 80021f4:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 80021f8:	edd4 7a0f 	vldr	s15, [r4, #60]	; 0x3c
 80021fc:	ee77 7a87 	vadd.f32	s15, s15, s14
    temp_offset[0] = (M_PI * 2) - ((calib[0].result_ccw + calib[0].result_cw) / 2);
 8002200:	ee08 0a90 	vmov	s17, r0
    temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8002204:	ee67 7a88 	vmul.f32	s15, s15, s16
 8002208:	ee17 0a90 	vmov	r0, s15
 800220c:	f7fe f99c 	bl	8000548 <__aeabi_f2d>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	a162      	add	r1, pc, #392	; (adr r1, 80023a0 <calibrationMode+0x2b0>)
 8002216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800221a:	f7fe f835 	bl	8000288 <__aeabi_dsub>
 800221e:	f7fe fce3 	bl	8000be8 <__aeabi_d2f>
 8002222:	4603      	mov	r3, r0
    p("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 8002224:	ee18 0a90 	vmov	r0, s17
    temp_offset[1] = (M_PI * 2) - ((calib[1].result_ccw + calib[1].result_cw) / 2);
 8002228:	ee08 3a10 	vmov	s16, r3
    p("elec-centor radian : M0 %6f M1 %6f\n", temp_offset[0], temp_offset[1]);
 800222c:	f7fe f98c 	bl	8000548 <__aeabi_f2d>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	ee18 0a10 	vmov	r0, s16
 8002238:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800223c:	f7fe f984 	bl	8000548 <__aeabi_f2d>
 8002240:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002244:	e9cd 0100 	strd	r0, r1, [sp]
 8002248:	4860      	ldr	r0, [pc, #384]	; (80023cc <calibrationMode+0x2dc>)
 800224a:	f001 fee9 	bl	8004020 <p>
    HAL_Delay(1);  // write out uart buffer
 800224e:	2001      	movs	r0, #1
 8002250:	f001 ffd6 	bl	8004200 <HAL_Delay>
    temp_offset[0] += ROTATION_OFFSET_RADIAN;
 8002254:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8002258:	ee78 8aa7 	vadd.f32	s17, s17, s15
    if (temp_offset[0] > M_PI * 2) {
 800225c:	ee18 0a90 	vmov	r0, s17
 8002260:	f7fe f972 	bl	8000548 <__aeabi_f2d>
 8002264:	a34e      	add	r3, pc, #312	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 8002266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226a:	4606      	mov	r6, r0
 800226c:	460f      	mov	r7, r1
 800226e:	f7fe fc53 	bl	8000b18 <__aeabi_dcmpgt>
 8002272:	b170      	cbz	r0, 8002292 <calibrationMode+0x1a2>
      temp_offset[0] -= M_PI * 2;
 8002274:	a34a      	add	r3, pc, #296	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	4630      	mov	r0, r6
 800227c:	4639      	mov	r1, r7
 800227e:	f7fe f803 	bl	8000288 <__aeabi_dsub>
 8002282:	f7fe fcb1 	bl	8000be8 <__aeabi_d2f>
 8002286:	ee08 0a90 	vmov	s17, r0
      temp_offset[0] += M_PI * 2;
 800228a:	f7fe f95d 	bl	8000548 <__aeabi_f2d>
 800228e:	4606      	mov	r6, r0
 8002290:	460f      	mov	r7, r1
    if (temp_offset[0] < 0) {
 8002292:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800229a:	d50e      	bpl.n	80022ba <calibrationMode+0x1ca>
      temp_offset[0] += M_PI * 2;
 800229c:	a340      	add	r3, pc, #256	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 800229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a2:	4630      	mov	r0, r6
 80022a4:	4639      	mov	r1, r7
 80022a6:	f7fd fff1 	bl	800028c <__adddf3>
 80022aa:	f7fe fc9d 	bl	8000be8 <__aeabi_d2f>
 80022ae:	ee08 0a90 	vmov	s17, r0
    p("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 80022b2:	f7fe f949 	bl	8000548 <__aeabi_f2d>
 80022b6:	4606      	mov	r6, r0
 80022b8:	460f      	mov	r7, r1
    temp_offset[1] += ROTATION_OFFSET_RADIAN;
 80022ba:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80022be:	ee38 8a27 	vadd.f32	s16, s16, s15
    if (temp_offset[1] > M_PI * 2) {
 80022c2:	ee18 0a10 	vmov	r0, s16
 80022c6:	f7fe f93f 	bl	8000548 <__aeabi_f2d>
 80022ca:	a335      	add	r3, pc, #212	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 80022cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d0:	4680      	mov	r8, r0
 80022d2:	4689      	mov	r9, r1
 80022d4:	f7fe fc20 	bl	8000b18 <__aeabi_dcmpgt>
 80022d8:	b170      	cbz	r0, 80022f8 <calibrationMode+0x208>
      temp_offset[1] -= M_PI * 2;
 80022da:	a331      	add	r3, pc, #196	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 80022dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e0:	4640      	mov	r0, r8
 80022e2:	4649      	mov	r1, r9
 80022e4:	f7fd ffd0 	bl	8000288 <__aeabi_dsub>
 80022e8:	f7fe fc7e 	bl	8000be8 <__aeabi_d2f>
 80022ec:	ee08 0a10 	vmov	s16, r0
      temp_offset[1] += M_PI * 2;
 80022f0:	f7fe f92a 	bl	8000548 <__aeabi_f2d>
 80022f4:	4680      	mov	r8, r0
 80022f6:	4689      	mov	r9, r1
    if (temp_offset[1] < 0) {
 80022f8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80022fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002300:	d50e      	bpl.n	8002320 <calibrationMode+0x230>
      temp_offset[1] += M_PI * 2;
 8002302:	a327      	add	r3, pc, #156	; (adr r3, 80023a0 <calibrationMode+0x2b0>)
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	4640      	mov	r0, r8
 800230a:	4649      	mov	r1, r9
 800230c:	f7fd ffbe 	bl	800028c <__adddf3>
 8002310:	f7fe fc6a 	bl	8000be8 <__aeabi_d2f>
 8002314:	ee08 0a10 	vmov	s16, r0
    p("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8002318:	f7fe f916 	bl	8000548 <__aeabi_f2d>
 800231c:	4680      	mov	r8, r0
 800231e:	4689      	mov	r9, r1
    enc_offset[0].zero_calib = temp_offset[0];
 8002320:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 80023d8 <calibrationMode+0x2e8>
    p("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 8002324:	69a0      	ldr	r0, [r4, #24]
    enc_offset[0].zero_calib = temp_offset[0];
 8002326:	edcb 8a01 	vstr	s17, [fp, #4]
    enc_offset[1].zero_calib = temp_offset[1];
 800232a:	ed8b 8a03 	vstr	s16, [fp, #12]
    p("complete calibration!!\nccw %6f cw %6f result user offset M0 %6.3f M1 %6.3f\n", calib[0].result_ccw, calib[0].result_cw, temp_offset[0], temp_offset[1]);
 800232e:	f7fe f90b 	bl	8000548 <__aeabi_f2d>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	6920      	ldr	r0, [r4, #16]
 8002338:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800233c:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002340:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002344:	f7fe f900 	bl	8000548 <__aeabi_f2d>
 8002348:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800234c:	e9cd 0100 	strd	r0, r1, [sp]
 8002350:	481f      	ldr	r0, [pc, #124]	; (80023d0 <calibrationMode+0x2e0>)
 8002352:	f001 fe65 	bl	8004020 <p>
    enc_calibration_mode = false;
 8002356:	491b      	ldr	r1, [pc, #108]	; (80023c4 <calibrationMode+0x2d4>)
    writeEncCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 8002358:	eddb 0a03 	vldr	s1, [fp, #12]
 800235c:	ed9b 0a01 	vldr	s0, [fp, #4]
    manual_offset_radian = 0;
 8002360:	2300      	movs	r3, #0
    enc_calibration_mode = false;
 8002362:	2200      	movs	r2, #0
    manual_offset_radian = 0;
 8002364:	602b      	str	r3, [r5, #0]
    enc_calibration_mode = false;
 8002366:	700a      	strb	r2, [r1, #0]
    cmd[0].out_v_final = 0;
 8002368:	f8ca 300c 	str.w	r3, [sl, #12]
    cmd[1].out_v_final = 0;
 800236c:	f8ca 3020 	str.w	r3, [sl, #32]
    calib[0].result_cw_cnt = 0;
 8002370:	6162      	str	r2, [r4, #20]
    calib[1].result_cw_cnt = 0;
 8002372:	63a2      	str	r2, [r4, #56]	; 0x38
    calib[0].ave_cnt = 0;
 8002374:	60a2      	str	r2, [r4, #8]
    calib[1].ave_cnt = 0;
 8002376:	62e2      	str	r2, [r4, #44]	; 0x2c
    calib[0].radian_ave = 0;
 8002378:	6063      	str	r3, [r4, #4]
    calib[1].radian_ave = 0;
 800237a:	62a3      	str	r3, [r4, #40]	; 0x28
    writeEncCalibrationValue(enc_offset[0].zero_calib, enc_offset[1].zero_calib);
 800237c:	f7ff f950 	bl	8001620 <writeEncCalibrationValue>
    motor_calibration_cnt = MOTOR_CALIB_INIT_CNT;
 8002380:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <calibrationMode+0x2e4>)
 8002382:	f241 3288 	movw	r2, #5000	; 0x1388
    HAL_Delay(1000);
 8002386:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    motor_calibration_cnt = MOTOR_CALIB_INIT_CNT;
 800238a:	601a      	str	r2, [r3, #0]
}
 800238c:	b009      	add	sp, #36	; 0x24
 800238e:	ecbd 8b02 	vpop	{d8}
 8002392:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_Delay(1000);
 8002396:	f001 bf33 	b.w	8004200 <HAL_Delay>
 800239a:	bf00      	nop
 800239c:	f3af 8000 	nop.w
 80023a0:	54442d18 	.word	0x54442d18
 80023a4:	401921fb 	.word	0x401921fb
 80023a8:	20000344 	.word	0x20000344
 80023ac:	20000400 	.word	0x20000400
 80023b0:	0800c34c 	.word	0x0800c34c
 80023b4:	0800c378 	.word	0x0800c378
 80023b8:	2000051c 	.word	0x2000051c
 80023bc:	0800c394 	.word	0x0800c394
 80023c0:	20000000 	.word	0x20000000
 80023c4:	200003dc 	.word	0x200003dc
 80023c8:	200003b4 	.word	0x200003b4
 80023cc:	0800c3b8 	.word	0x0800c3b8
 80023d0:	0800c3dc 	.word	0x0800c3dc
 80023d4:	20000404 	.word	0x20000404
 80023d8:	200003e0 	.word	0x200003e0

080023dc <startCalibrationMode>:
{
 80023dc:	b508      	push	{r3, lr}
  p("calibration mode!\n");
 80023de:	480d      	ldr	r0, [pc, #52]	; (8002414 <startCalibrationMode+0x38>)
 80023e0:	f001 fe1e 	bl	8004020 <p>
  calib_rotation_speed = -calib_rotation_speed;
 80023e4:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <startCalibrationMode+0x3c>)
  enc_calibration_mode = true;
 80023e6:	490d      	ldr	r1, [pc, #52]	; (800241c <startCalibrationMode+0x40>)
  calib_rotation_speed = -calib_rotation_speed;
 80023e8:	edd3 7a00 	vldr	s15, [r3]
  cmd[0].out_v_final = 2.0;
 80023ec:	4a0c      	ldr	r2, [pc, #48]	; (8002420 <startCalibrationMode+0x44>)
  manual_offset_radian = 0;
 80023ee:	480d      	ldr	r0, [pc, #52]	; (8002424 <startCalibrationMode+0x48>)
  enc_calibration_mode = true;
 80023f0:	f04f 0e01 	mov.w	lr, #1
  manual_offset_radian = 0;
 80023f4:	f04f 0c00 	mov.w	ip, #0
  enc_calibration_mode = true;
 80023f8:	f881 e000 	strb.w	lr, [r1]
  calib_rotation_speed = -calib_rotation_speed;
 80023fc:	eef1 7a67 	vneg.f32	s15, s15
  cmd[0].out_v_final = 2.0;
 8002400:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  manual_offset_radian = 0;
 8002404:	f8c0 c000 	str.w	ip, [r0]
  cmd[0].out_v_final = 2.0;
 8002408:	60d1      	str	r1, [r2, #12]
  cmd[1].out_v_final = 2.0;
 800240a:	6211      	str	r1, [r2, #32]
  calib_rotation_speed = -calib_rotation_speed;
 800240c:	edc3 7a00 	vstr	s15, [r3]
}
 8002410:	bd08      	pop	{r3, pc}
 8002412:	bf00      	nop
 8002414:	0800c428 	.word	0x0800c428
 8002418:	20000000 	.word	0x20000000
 800241c:	200003dc 	.word	0x200003dc
 8002420:	200003b4 	.word	0x200003b4
 8002424:	20000400 	.word	0x20000400

08002428 <sendCanData>:
{
 8002428:	b570      	push	{r4, r5, r6, lr}
  sendSpeed(flash.board_id, 0, motor_real[0].rps, (float)ma702[0].enc_raw * 2 * M_PI / 65535);
 800242a:	4c55      	ldr	r4, [pc, #340]	; (8002580 <sendCanData+0x158>)
 800242c:	4e55      	ldr	r6, [pc, #340]	; (8002584 <sendCanData+0x15c>)
 800242e:	edd4 7a01 	vldr	s15, [r4, #4]
 8002432:	4d55      	ldr	r5, [pc, #340]	; (8002588 <sendCanData+0x160>)
 8002434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 8002438:	b082      	sub	sp, #8
  sendSpeed(flash.board_id, 0, motor_real[0].rps, (float)ma702[0].enc_raw * 2 * M_PI / 65535);
 800243a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800243e:	ee17 0a90 	vmov	r0, s15
 8002442:	f7fe f881 	bl	8000548 <__aeabi_f2d>
 8002446:	a34c      	add	r3, pc, #304	; (adr r3, 8002578 <sendCanData+0x150>)
 8002448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244c:	f7fe f8d4 	bl	80005f8 <__aeabi_dmul>
 8002450:	f7fe fbca 	bl	8000be8 <__aeabi_d2f>
 8002454:	ed96 0a03 	vldr	s0, [r6, #12]
 8002458:	ee00 0a90 	vmov	s1, r0
 800245c:	2100      	movs	r1, #0
 800245e:	68a8      	ldr	r0, [r5, #8]
 8002460:	f7fe ffca 	bl	80013f8 <sendSpeed>
  sendSpeed(flash.board_id, 1, motor_real[1].rps, (float)ma702[1].enc_raw * 2 * M_PI / 65535);
 8002464:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
  switch (transfer_cnt) {
 8002468:	4c48      	ldr	r4, [pc, #288]	; (800258c <sendCanData+0x164>)
  sendSpeed(flash.board_id, 1, motor_real[1].rps, (float)ma702[1].enc_raw * 2 * M_PI / 65535);
 800246a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800246e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002472:	ee17 0a90 	vmov	r0, s15
 8002476:	f7fe f867 	bl	8000548 <__aeabi_f2d>
 800247a:	a33f      	add	r3, pc, #252	; (adr r3, 8002578 <sendCanData+0x150>)
 800247c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002480:	f7fe f8ba 	bl	80005f8 <__aeabi_dmul>
 8002484:	f7fe fbb0 	bl	8000be8 <__aeabi_d2f>
 8002488:	ed96 0a09 	vldr	s0, [r6, #36]	; 0x24
 800248c:	ee00 0a90 	vmov	s1, r0
 8002490:	2101      	movs	r1, #1
 8002492:	68a8      	ldr	r0, [r5, #8]
 8002494:	f7fe ffb0 	bl	80013f8 <sendSpeed>
  switch (transfer_cnt) {
 8002498:	6823      	ldr	r3, [r4, #0]
 800249a:	2b32      	cmp	r3, #50	; 0x32
 800249c:	d824      	bhi.n	80024e8 <sendCanData+0xc0>
 800249e:	e8df f003 	tbb	[pc, r3]
 80024a2:	231a      	.short	0x231a
 80024a4:	23412334 	.word	0x23412334
 80024a8:	235b234e 	.word	0x235b234e
 80024ac:	23232327 	.word	0x23232327
 80024b0:	23232323 	.word	0x23232323
 80024b4:	23232323 	.word	0x23232323
 80024b8:	23232323 	.word	0x23232323
 80024bc:	23232323 	.word	0x23232323
 80024c0:	23232323 	.word	0x23232323
 80024c4:	23232323 	.word	0x23232323
 80024c8:	23232323 	.word	0x23232323
 80024cc:	23232323 	.word	0x23232323
 80024d0:	23232323 	.word	0x23232323
 80024d4:	68          	.byte	0x68
 80024d5:	00          	.byte	0x00
      sendVoltage(flash.board_id, 0, getBatteryVoltage());
 80024d6:	68a8      	ldr	r0, [r5, #8]
 80024d8:	9001      	str	r0, [sp, #4]
 80024da:	f7fe fdc5 	bl	8001068 <getBatteryVoltage>
 80024de:	9801      	ldr	r0, [sp, #4]
 80024e0:	2100      	movs	r1, #0
 80024e2:	f7fe ffaf 	bl	8001444 <sendVoltage>
  transfer_cnt++;
 80024e6:	6823      	ldr	r3, [r4, #0]
 80024e8:	3301      	adds	r3, #1
 80024ea:	6023      	str	r3, [r4, #0]
}
 80024ec:	b002      	add	sp, #8
 80024ee:	bd70      	pop	{r4, r5, r6, pc}
      sendTemperature(flash.board_id, 1, getTempM1());
 80024f0:	68a8      	ldr	r0, [r5, #8]
 80024f2:	9001      	str	r0, [sp, #4]
 80024f4:	f7fe fe38 	bl	8001168 <getTempM1>
 80024f8:	9801      	ldr	r0, [sp, #4]
 80024fa:	2101      	movs	r1, #1
 80024fc:	f7fe ffc6 	bl	800148c <sendTemperature>
  transfer_cnt++;
 8002500:	6823      	ldr	r3, [r4, #0]
 8002502:	3301      	adds	r3, #1
 8002504:	6023      	str	r3, [r4, #0]
}
 8002506:	b002      	add	sp, #8
 8002508:	bd70      	pop	{r4, r5, r6, pc}
      sendVoltage(flash.board_id, 1, getBatteryVoltage());
 800250a:	68a8      	ldr	r0, [r5, #8]
 800250c:	9001      	str	r0, [sp, #4]
 800250e:	f7fe fdab 	bl	8001068 <getBatteryVoltage>
 8002512:	9801      	ldr	r0, [sp, #4]
 8002514:	2101      	movs	r1, #1
 8002516:	f7fe ff95 	bl	8001444 <sendVoltage>
  transfer_cnt++;
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	3301      	adds	r3, #1
 800251e:	6023      	str	r3, [r4, #0]
}
 8002520:	b002      	add	sp, #8
 8002522:	bd70      	pop	{r4, r5, r6, pc}
      sendCurrent(flash.board_id, 0, getCurrentM0());
 8002524:	68a8      	ldr	r0, [r5, #8]
 8002526:	9001      	str	r0, [sp, #4]
 8002528:	f7fe fdb6 	bl	8001098 <getCurrentM0>
 800252c:	9801      	ldr	r0, [sp, #4]
 800252e:	2100      	movs	r1, #0
 8002530:	f7fe ffd0 	bl	80014d4 <sendCurrent>
  transfer_cnt++;
 8002534:	6823      	ldr	r3, [r4, #0]
 8002536:	3301      	adds	r3, #1
 8002538:	6023      	str	r3, [r4, #0]
}
 800253a:	b002      	add	sp, #8
 800253c:	bd70      	pop	{r4, r5, r6, pc}
      sendCurrent(flash.board_id, 1, getCurrentM1());
 800253e:	68a8      	ldr	r0, [r5, #8]
 8002540:	9001      	str	r0, [sp, #4]
 8002542:	f7fe fdc5 	bl	80010d0 <getCurrentM1>
 8002546:	9801      	ldr	r0, [sp, #4]
 8002548:	2101      	movs	r1, #1
 800254a:	f7fe ffc3 	bl	80014d4 <sendCurrent>
  transfer_cnt++;
 800254e:	6823      	ldr	r3, [r4, #0]
 8002550:	3301      	adds	r3, #1
 8002552:	6023      	str	r3, [r4, #0]
}
 8002554:	b002      	add	sp, #8
 8002556:	bd70      	pop	{r4, r5, r6, pc}
      sendTemperature(flash.board_id, 0, getTempM0());
 8002558:	68a8      	ldr	r0, [r5, #8]
 800255a:	9001      	str	r0, [sp, #4]
 800255c:	f7fe fdd4 	bl	8001108 <getTempM0>
 8002560:	9801      	ldr	r0, [sp, #4]
 8002562:	2100      	movs	r1, #0
 8002564:	f7fe ff92 	bl	800148c <sendTemperature>
  transfer_cnt++;
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	3301      	adds	r3, #1
 800256c:	6023      	str	r3, [r4, #0]
}
 800256e:	b002      	add	sp, #8
 8002570:	bd70      	pop	{r4, r5, r6, pc}
  switch (transfer_cnt) {
 8002572:	2300      	movs	r3, #0
 8002574:	e7b9      	b.n	80024ea <sendCanData+0xc2>
 8002576:	bf00      	nop
 8002578:	7658a371 	.word	0x7658a371
 800257c:	3f092214 	.word	0x3f092214
 8002580:	2000051c 	.word	0x2000051c
 8002584:	20000410 	.word	0x20000410
 8002588:	20000330 	.word	0x20000330
 800258c:	200004a4 	.word	0x200004a4

08002590 <protect>:
{
 8002590:	b530      	push	{r4, r5, lr}
 8002592:	ed2d 8b02 	vpush	{d8}
 8002596:	b085      	sub	sp, #20
  if (getCurrentM0() > 8.0 || getCurrentM1() > 8.0)
 8002598:	f7fe fd7e 	bl	8001098 <getCurrentM0>
 800259c:	eeb2 8a00 	vmov.f32	s16, #32	; 0x41000000  8.0
 80025a0:	eeb4 0ac8 	vcmpe.f32	s0, s16
 80025a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a8:	f300 80b6 	bgt.w	8002718 <protect+0x188>
 80025ac:	f7fe fd90 	bl	80010d0 <getCurrentM1>
 80025b0:	eeb4 0ac8 	vcmpe.f32	s0, s16
 80025b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b8:	f300 80ae 	bgt.w	8002718 <protect+0x188>
  if (getBatteryVoltage() < BATTERY_UNVER_VOLTAGE) {
 80025bc:	f7fe fd54 	bl	8001068 <getBatteryVoltage>
 80025c0:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80025c4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80025c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025cc:	f100 810a 	bmi.w	80027e4 <protect+0x254>
  if (getTempM0() > MOTOR_OVER_TEMPERATURE || getTempM1() > MOTOR_OVER_TEMPERATURE) {
 80025d0:	f7fe fd9a 	bl	8001108 <getTempM0>
 80025d4:	ed9f 8a9e 	vldr	s16, [pc, #632]	; 8002850 <protect+0x2c0>
 80025d8:	eeb4 0ac8 	vcmpe.f32	s0, s16
 80025dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e0:	dc4a      	bgt.n	8002678 <protect+0xe8>
 80025e2:	f7fe fdc1 	bl	8001168 <getTempM1>
 80025e6:	eeb4 0ac8 	vcmpe.f32	s0, s16
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ee:	dc43      	bgt.n	8002678 <protect+0xe8>
  if (pid[0].load_limit_cnt > MOTOR_OVER_LOAD_CNT_LIMIT || pid[1].load_limit_cnt > MOTOR_OVER_LOAD_CNT_LIMIT)
 80025f0:	4c98      	ldr	r4, [pc, #608]	; (8002854 <protect+0x2c4>)
 80025f2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80025f4:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80025f8:	429a      	cmp	r2, r3
 80025fa:	dc03      	bgt.n	8002604 <protect+0x74>
 80025fc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80025fe:	429a      	cmp	r2, r3
 8002600:	f340 80e6 	ble.w	80027d0 <protect+0x240>
    forceStop();
 8002604:	f001 fbf0 	bl	8003de8 <forceStop>
    p("over load!! %d %d", pid[0].load_limit_cnt, pid[1].load_limit_cnt);
 8002608:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800260a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800260c:	4892      	ldr	r0, [pc, #584]	; (8002858 <protect+0x2c8>)
 800260e:	f001 fd07 	bl	8004020 <p>
    setLedBlue(false);
 8002612:	2000      	movs	r0, #0
 8002614:	f7ff f868 	bl	80016e8 <setLedBlue>
    setLedGreen(false);
 8002618:	2000      	movs	r0, #0
 800261a:	f7ff f86d 	bl	80016f8 <setLedGreen>
    setLedRed(true);
 800261e:	2001      	movs	r0, #1
 8002620:	f7ff f85a 	bl	80016d8 <setLedRed>
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 8002624:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002626:	6d63      	ldr	r3, [r4, #84]	; 0x54
    error_id = OVER_LOAD;
 8002628:	498c      	ldr	r1, [pc, #560]	; (800285c <protect+0x2cc>)
 800262a:	2008      	movs	r0, #8
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 800262c:	429a      	cmp	r2, r3
    error_id = OVER_LOAD;
 800262e:	8008      	strh	r0, [r1, #0]
    if (pid[0].load_limit_cnt > pid[1].load_limit_cnt) {
 8002630:	f300 80d2 	bgt.w	80027d8 <protect+0x248>
      error_value = pid[1].load_limit_cnt;
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      error_info = 1;
 800263c:	2101      	movs	r1, #1
 800263e:	4b88      	ldr	r3, [pc, #544]	; (8002860 <protect+0x2d0>)
 8002640:	4a88      	ldr	r2, [pc, #544]	; (8002864 <protect+0x2d4>)
  while (power_enable_cnt > 0) {
 8002642:	4c89      	ldr	r4, [pc, #548]	; (8002868 <protect+0x2d8>)
  p("reset!!!");
 8002644:	4889      	ldr	r0, [pc, #548]	; (800286c <protect+0x2dc>)
 8002646:	8019      	strh	r1, [r3, #0]
 8002648:	edc2 7a00 	vstr	s15, [r2]
 800264c:	f001 fce8 	bl	8004020 <p>
  while (power_enable_cnt > 0) {
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	b153      	cbz	r3, 800266a <protect+0xda>
    power_enable_cnt--;
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	3b01      	subs	r3, #1
 8002658:	6023      	str	r3, [r4, #0]
    sendCanData();
 800265a:	f7ff fee5 	bl	8002428 <sendCanData>
    HAL_Delay(10);
 800265e:	200a      	movs	r0, #10
 8002660:	f001 fdce 	bl	8004200 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8002664:	6823      	ldr	r3, [r4, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f4      	bne.n	8002654 <protect+0xc4>
}
 800266a:	b005      	add	sp, #20
 800266c:	ecbd 8b02 	vpop	{d8}
 8002670:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  HAL_NVIC_SystemReset();
 8002674:	f003 b98e 	b.w	8005994 <HAL_NVIC_SystemReset>
    forceStop();
 8002678:	f001 fbb6 	bl	8003de8 <forceStop>
    p("motor temperature!! M0 : %4.1f M1 : %4.1f", getTempM0(), getTempM1());
 800267c:	f7fe fd44 	bl	8001108 <getTempM0>
 8002680:	ee10 4a10 	vmov	r4, s0
 8002684:	f7fe fd70 	bl	8001168 <getTempM1>
 8002688:	4620      	mov	r0, r4
 800268a:	ee10 4a10 	vmov	r4, s0
 800268e:	f7fd ff5b 	bl	8000548 <__aeabi_f2d>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4620      	mov	r0, r4
 8002698:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800269c:	f7fd ff54 	bl	8000548 <__aeabi_f2d>
 80026a0:	460d      	mov	r5, r1
 80026a2:	4604      	mov	r4, r0
 80026a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80026a8:	4871      	ldr	r0, [pc, #452]	; (8002870 <protect+0x2e0>)
 80026aa:	e9cd 4500 	strd	r4, r5, [sp]
 80026ae:	f001 fcb7 	bl	8004020 <p>
    setLedBlue(true);
 80026b2:	2001      	movs	r0, #1
 80026b4:	f7ff f818 	bl	80016e8 <setLedBlue>
    setLedGreen(true);
 80026b8:	2001      	movs	r0, #1
 80026ba:	f7ff f81d 	bl	80016f8 <setLedGreen>
    setLedRed(true);
 80026be:	2001      	movs	r0, #1
 80026c0:	f7ff f80a 	bl	80016d8 <setLedRed>
    error_id = MOTOR_OVER_HEAT;
 80026c4:	4b65      	ldr	r3, [pc, #404]	; (800285c <protect+0x2cc>)
 80026c6:	2204      	movs	r2, #4
 80026c8:	801a      	strh	r2, [r3, #0]
    if (getTempM0() > getTempM0()) {
 80026ca:	f7fe fd1d 	bl	8001108 <getTempM0>
 80026ce:	eeb0 8a40 	vmov.f32	s16, s0
 80026d2:	f7fe fd19 	bl	8001108 <getTempM0>
 80026d6:	eeb4 8ac0 	vcmpe.f32	s16, s0
 80026da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026de:	dc71      	bgt.n	80027c4 <protect+0x234>
      error_info = 1;
 80026e0:	4b5f      	ldr	r3, [pc, #380]	; (8002860 <protect+0x2d0>)
 80026e2:	2201      	movs	r2, #1
 80026e4:	801a      	strh	r2, [r3, #0]
      error_value = getTempM1();
 80026e6:	f7fe fd3f 	bl	8001168 <getTempM1>
      error_value = getTempM0();
 80026ea:	4b5e      	ldr	r3, [pc, #376]	; (8002864 <protect+0x2d4>)
  while (power_enable_cnt > 0) {
 80026ec:	4c5e      	ldr	r4, [pc, #376]	; (8002868 <protect+0x2d8>)
  p("reset!!!");
 80026ee:	485f      	ldr	r0, [pc, #380]	; (800286c <protect+0x2dc>)
      error_value = getTempM0();
 80026f0:	ed83 0a00 	vstr	s0, [r3]
  p("reset!!!");
 80026f4:	f001 fc94 	bl	8004020 <p>
  while (power_enable_cnt > 0) {
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	b153      	cbz	r3, 8002712 <protect+0x182>
    power_enable_cnt--;
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	3b01      	subs	r3, #1
 8002700:	6023      	str	r3, [r4, #0]
    sendCanData();
 8002702:	f7ff fe91 	bl	8002428 <sendCanData>
    HAL_Delay(10);
 8002706:	200a      	movs	r0, #10
 8002708:	f001 fd7a 	bl	8004200 <HAL_Delay>
  while (power_enable_cnt > 0) {
 800270c:	6823      	ldr	r3, [r4, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f4      	bne.n	80026fc <protect+0x16c>
  HAL_NVIC_SystemReset();
 8002712:	f003 f93f 	bl	8005994 <HAL_NVIC_SystemReset>
}
 8002716:	e76b      	b.n	80025f0 <protect+0x60>
    forceStop();
 8002718:	f001 fb66 	bl	8003de8 <forceStop>
    p("over current!! : %+6.2f %+6.2f\n", getCurrentM0(), getCurrentM1());
 800271c:	f7fe fcbc 	bl	8001098 <getCurrentM0>
 8002720:	ee10 4a10 	vmov	r4, s0
 8002724:	f7fe fcd4 	bl	80010d0 <getCurrentM1>
 8002728:	4620      	mov	r0, r4
 800272a:	ee10 4a10 	vmov	r4, s0
 800272e:	f7fd ff0b 	bl	8000548 <__aeabi_f2d>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	4620      	mov	r0, r4
 8002738:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800273c:	f7fd ff04 	bl	8000548 <__aeabi_f2d>
 8002740:	460d      	mov	r5, r1
 8002742:	4604      	mov	r4, r0
 8002744:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002748:	484a      	ldr	r0, [pc, #296]	; (8002874 <protect+0x2e4>)
 800274a:	e9cd 4500 	strd	r4, r5, [sp]
 800274e:	f001 fc67 	bl	8004020 <p>
    setLedBlue(false);
 8002752:	2000      	movs	r0, #0
 8002754:	f7fe ffc8 	bl	80016e8 <setLedBlue>
    setLedGreen(true);
 8002758:	2001      	movs	r0, #1
 800275a:	f7fe ffcd 	bl	80016f8 <setLedGreen>
    setLedRed(true);
 800275e:	2001      	movs	r0, #1
 8002760:	f7fe ffba 	bl	80016d8 <setLedRed>
    error_id = OVER_CURRENT;
 8002764:	4b3d      	ldr	r3, [pc, #244]	; (800285c <protect+0x2cc>)
 8002766:	2202      	movs	r2, #2
 8002768:	801a      	strh	r2, [r3, #0]
    if (getCurrentM0() > getCurrentM1()) {
 800276a:	f7fe fc95 	bl	8001098 <getCurrentM0>
 800276e:	eeb0 8a40 	vmov.f32	s16, s0
 8002772:	f7fe fcad 	bl	80010d0 <getCurrentM1>
 8002776:	eeb4 8ac0 	vcmpe.f32	s16, s0
 800277a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277e:	dc1b      	bgt.n	80027b8 <protect+0x228>
      error_info = 1;
 8002780:	4b37      	ldr	r3, [pc, #220]	; (8002860 <protect+0x2d0>)
 8002782:	2201      	movs	r2, #1
 8002784:	801a      	strh	r2, [r3, #0]
      error_value = getCurrentM1();
 8002786:	f7fe fca3 	bl	80010d0 <getCurrentM1>
      error_value = getCurrentM0();
 800278a:	4b36      	ldr	r3, [pc, #216]	; (8002864 <protect+0x2d4>)
  while (power_enable_cnt > 0) {
 800278c:	4c36      	ldr	r4, [pc, #216]	; (8002868 <protect+0x2d8>)
  p("reset!!!");
 800278e:	4837      	ldr	r0, [pc, #220]	; (800286c <protect+0x2dc>)
      error_value = getCurrentM0();
 8002790:	ed83 0a00 	vstr	s0, [r3]
  p("reset!!!");
 8002794:	f001 fc44 	bl	8004020 <p>
  while (power_enable_cnt > 0) {
 8002798:	6823      	ldr	r3, [r4, #0]
 800279a:	b153      	cbz	r3, 80027b2 <protect+0x222>
    power_enable_cnt--;
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	3b01      	subs	r3, #1
 80027a0:	6023      	str	r3, [r4, #0]
    sendCanData();
 80027a2:	f7ff fe41 	bl	8002428 <sendCanData>
    HAL_Delay(10);
 80027a6:	200a      	movs	r0, #10
 80027a8:	f001 fd2a 	bl	8004200 <HAL_Delay>
  while (power_enable_cnt > 0) {
 80027ac:	6823      	ldr	r3, [r4, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f4      	bne.n	800279c <protect+0x20c>
  HAL_NVIC_SystemReset();
 80027b2:	f003 f8ef 	bl	8005994 <HAL_NVIC_SystemReset>
}
 80027b6:	e701      	b.n	80025bc <protect+0x2c>
      error_info = 0;
 80027b8:	4b29      	ldr	r3, [pc, #164]	; (8002860 <protect+0x2d0>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	801a      	strh	r2, [r3, #0]
      error_value = getCurrentM0();
 80027be:	f7fe fc6b 	bl	8001098 <getCurrentM0>
 80027c2:	e7e2      	b.n	800278a <protect+0x1fa>
      error_info = 0;
 80027c4:	4b26      	ldr	r3, [pc, #152]	; (8002860 <protect+0x2d0>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	801a      	strh	r2, [r3, #0]
      error_value = getTempM0();
 80027ca:	f7fe fc9d 	bl	8001108 <getTempM0>
 80027ce:	e78c      	b.n	80026ea <protect+0x15a>
}
 80027d0:	b005      	add	sp, #20
 80027d2:	ecbd 8b02 	vpop	{d8}
 80027d6:	bd30      	pop	{r4, r5, pc}
      error_value = pid[0].load_limit_cnt;
 80027d8:	ee07 2a90 	vmov	s15, r2
      error_info = 0;
 80027dc:	2100      	movs	r1, #0
      error_value = pid[0].load_limit_cnt;
 80027de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e2:	e72c      	b.n	800263e <protect+0xae>
    forceStop();
 80027e4:	f001 fb00 	bl	8003de8 <forceStop>
    p("under operation voltaie!! %6.3f", getBatteryVoltage());
 80027e8:	f7fe fc3e 	bl	8001068 <getBatteryVoltage>
 80027ec:	ee10 0a10 	vmov	r0, s0
 80027f0:	f7fd feaa 	bl	8000548 <__aeabi_f2d>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	481f      	ldr	r0, [pc, #124]	; (8002878 <protect+0x2e8>)
  while (power_enable_cnt > 0) {
 80027fa:	4c1b      	ldr	r4, [pc, #108]	; (8002868 <protect+0x2d8>)
    p("under operation voltaie!! %6.3f", getBatteryVoltage());
 80027fc:	f001 fc10 	bl	8004020 <p>
    setLedBlue(true);
 8002800:	2001      	movs	r0, #1
 8002802:	f7fe ff71 	bl	80016e8 <setLedBlue>
    setLedGreen(false);
 8002806:	2000      	movs	r0, #0
 8002808:	f7fe ff76 	bl	80016f8 <setLedGreen>
    setLedRed(true);
 800280c:	2001      	movs	r0, #1
 800280e:	f7fe ff63 	bl	80016d8 <setLedRed>
    error_id = UNDER_VOLTAGE;
 8002812:	4912      	ldr	r1, [pc, #72]	; (800285c <protect+0x2cc>)
    error_info = 0;
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <protect+0x2d0>)
    error_id = UNDER_VOLTAGE;
 8002816:	2001      	movs	r0, #1
    error_info = 0;
 8002818:	2200      	movs	r2, #0
    error_id = UNDER_VOLTAGE;
 800281a:	8008      	strh	r0, [r1, #0]
    error_info = 0;
 800281c:	801a      	strh	r2, [r3, #0]
    error_value = getBatteryVoltage();
 800281e:	f7fe fc23 	bl	8001068 <getBatteryVoltage>
 8002822:	4b10      	ldr	r3, [pc, #64]	; (8002864 <protect+0x2d4>)
  p("reset!!!");
 8002824:	4811      	ldr	r0, [pc, #68]	; (800286c <protect+0x2dc>)
    error_value = getBatteryVoltage();
 8002826:	ed83 0a00 	vstr	s0, [r3]
  p("reset!!!");
 800282a:	f001 fbf9 	bl	8004020 <p>
  while (power_enable_cnt > 0) {
 800282e:	6823      	ldr	r3, [r4, #0]
 8002830:	b153      	cbz	r3, 8002848 <protect+0x2b8>
    power_enable_cnt--;
 8002832:	6823      	ldr	r3, [r4, #0]
 8002834:	3b01      	subs	r3, #1
 8002836:	6023      	str	r3, [r4, #0]
    sendCanData();
 8002838:	f7ff fdf6 	bl	8002428 <sendCanData>
    HAL_Delay(10);
 800283c:	200a      	movs	r0, #10
 800283e:	f001 fcdf 	bl	8004200 <HAL_Delay>
  while (power_enable_cnt > 0) {
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1f4      	bne.n	8002832 <protect+0x2a2>
  HAL_NVIC_SystemReset();
 8002848:	f003 f8a4 	bl	8005994 <HAL_NVIC_SystemReset>
}
 800284c:	e6c0      	b.n	80025d0 <protect+0x40>
 800284e:	bf00      	nop
 8002850:	42a00000 	.word	0x42a00000
 8002854:	20000444 	.word	0x20000444
 8002858:	0800c4f4 	.word	0x0800c4f4
 800285c:	200003f0 	.word	0x200003f0
 8002860:	200003f2 	.word	0x200003f2
 8002864:	200003f4 	.word	0x200003f4
 8002868:	2000049c 	.word	0x2000049c
 800286c:	0800c47c 	.word	0x0800c47c
 8002870:	0800c4c8 	.word	0x0800c4c8
 8002874:	0800c488 	.word	0x0800c488
 8002878:	0800c4a8 	.word	0x0800c4a8
 800287c:	00000000 	.word	0x00000000

08002880 <SystemClock_Config>:
{
 8002880:	b510      	push	{r4, lr}
 8002882:	b0a0      	sub	sp, #128	; 0x80
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002884:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002886:	223c      	movs	r2, #60	; 0x3c
 8002888:	a810      	add	r0, sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800288a:	e9cd 110b 	strd	r1, r1, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800288e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002892:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002896:	9108      	str	r1, [sp, #32]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002898:	9101      	str	r1, [sp, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800289a:	9109      	str	r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800289c:	f007 fbce 	bl	800a03c <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028a0:	2201      	movs	r2, #1
 80028a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ac:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80028b6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028b8:	e9cd 420d 	strd	r4, r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028bc:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028be:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80028c0:	f003 fc30 	bl	8006124 <HAL_RCC_OscConfig>
 80028c4:	b108      	cbz	r0, 80028ca <SystemClock_Config+0x4a>
  __ASM volatile ("cpsid i" : : : "memory");
 80028c6:	b672      	cpsid	i
  while (1) {
 80028c8:	e7fe      	b.n	80028c8 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80028ca:	220f      	movs	r2, #15
 80028cc:	4603      	mov	r3, r0
 80028ce:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80028d0:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80028d6:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028d8:	e9cd 3203 	strd	r3, r2, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028dc:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028de:	9205      	str	r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80028e0:	f003 fee8 	bl	80066b4 <HAL_RCC_ClockConfig>
 80028e4:	4603      	mov	r3, r0
 80028e6:	b108      	cbz	r0, 80028ec <SystemClock_Config+0x6c>
 80028e8:	b672      	cpsid	i
  while (1) {
 80028ea:	e7fe      	b.n	80028ea <SystemClock_Config+0x6a>
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80028ec:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8002918 <SystemClock_Config+0x98>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 80028f0:	f243 1101 	movw	r1, #12545	; 0x3101
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 80028f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80028f8:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80028fa:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_TIM1 | RCC_PERIPHCLK_TIM8 | RCC_PERIPHCLK_ADC34;
 80028fe:	9110      	str	r1, [sp, #64]	; 0x40
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002900:	9312      	str	r3, [sp, #72]	; 0x48
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002902:	921a      	str	r2, [sp, #104]	; 0x68
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002904:	f004 f820 	bl	8006948 <HAL_RCCEx_PeriphCLKConfig>
 8002908:	b108      	cbz	r0, 800290e <SystemClock_Config+0x8e>
 800290a:	b672      	cpsid	i
  while (1) {
 800290c:	e7fe      	b.n	800290c <SystemClock_Config+0x8c>
}
 800290e:	b020      	add	sp, #128	; 0x80
 8002910:	bd10      	pop	{r4, pc}
 8002912:	bf00      	nop
 8002914:	f3af 8000 	nop.w
	...

08002920 <main>:
{
 8002920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002924:	ed2d 8b02 	vpush	{d8}
 8002928:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 800292a:	f001 fc45 	bl	80041b8 <HAL_Init>
  SystemClock_Config();
 800292e:	f7ff ffa7 	bl	8002880 <SystemClock_Config>
  MX_GPIO_Init();
 8002932:	f7fe fee9 	bl	8001708 <MX_GPIO_Init>
  MX_DMA_Init();
 8002936:	f7fe fdff 	bl	8001538 <MX_DMA_Init>
  MX_ADC1_Init();
 800293a:	f7fe f9a5 	bl	8000c88 <MX_ADC1_Init>
  MX_ADC2_Init();
 800293e:	f7fe fa25 	bl	8000d8c <MX_ADC2_Init>
  MX_ADC3_Init();
 8002942:	f7fe fa7d 	bl	8000e40 <MX_ADC3_Init>
  MX_CAN_Init();
 8002946:	f7fe fc97 	bl	8001278 <MX_CAN_Init>
  MX_SPI1_Init();
 800294a:	f000 fcef 	bl	800332c <MX_SPI1_Init>
  MX_TIM1_Init();
 800294e:	f001 f813 	bl	8003978 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002952:	f001 f899 	bl	8003a88 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002956:	f001 fa97 	bl	8003e88 <MX_USART1_UART_Init>
  initFirstSin();
 800295a:	f001 f91d 	bl	8003b98 <initFirstSin>
  setLedRed(true);
 800295e:	2001      	movs	r0, #1
 8002960:	f7fe feba 	bl	80016d8 <setLedRed>
  setLedGreen(true);
 8002964:	2001      	movs	r0, #1
 8002966:	f7fe fec7 	bl	80016f8 <setLedGreen>
  setLedBlue(true);
 800296a:	2001      	movs	r0, #1
 800296c:	f7fe febc 	bl	80016e8 <setLedBlue>
  HAL_Delay(100);
 8002970:	2064      	movs	r0, #100	; 0x64
 8002972:	f001 fc45 	bl	8004200 <HAL_Delay>
    pid[i].pid_kp = 0.2;
 8002976:	f8df b3c8 	ldr.w	fp, [pc, #968]	; 8002d40 <main+0x420>
    enc_offset[i].zero_calib = flash.calib[i];
 800297a:	4dcc      	ldr	r5, [pc, #816]	; (8002cac <main+0x38c>)
  loadFlashData();
 800297c:	f7fe fe68 	bl	8001650 <loadFlashData>
  p("** Orion VV driver V1 (2) start! **\n");
 8002980:	48cb      	ldr	r0, [pc, #812]	; (8002cb0 <main+0x390>)
 8002982:	f001 fb4d 	bl	8004020 <p>
    pid[i].pid_kp = 0.2;
 8002986:	4acb      	ldr	r2, [pc, #812]	; (8002cb4 <main+0x394>)
 8002988:	f8cb 2004 	str.w	r2, [fp, #4]
    pid[i].pid_ki = 0.3;
 800298c:	4aca      	ldr	r2, [pc, #808]	; (8002cb8 <main+0x398>)
    cmd[i].speed = 0;
 800298e:	49cb      	ldr	r1, [pc, #812]	; (8002cbc <main+0x39c>)
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 8002990:	ed95 8a03 	vldr	s16, [r5, #12]
    pid[i].pid_ki = 0.3;
 8002994:	f8cb 200c 	str.w	r2, [fp, #12]
    pid[i].error_integral_limit = 2.0;
 8002998:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 800299c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    pid[i].error_integral_limit = 2.0;
 80029a0:	f8cb 201c 	str.w	r2, [fp, #28]
    pid[i].diff_voltage_limit = 2.0;
 80029a4:	f8cb 2024 	str.w	r2, [fp, #36]	; 0x24
    cmd[i].timeout_cnt = -1;
 80029a8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ac:	610a      	str	r2, [r1, #16]
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80029ae:	eeb4 8ae7 	vcmpe.f32	s16, s15
    enc_offset[i].zero_calib = flash.calib[i];
 80029b2:	4ac3      	ldr	r2, [pc, #780]	; (8002cc0 <main+0x3a0>)
 80029b4:	6828      	ldr	r0, [r5, #0]
 80029b6:	6050      	str	r0, [r2, #4]
    pid[i].pid_kd = 0.0;
 80029b8:	2300      	movs	r3, #0
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80029ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    pid[i].pid_kd = 0.0;
 80029be:	f8cb 3008 	str.w	r3, [fp, #8]
    cmd[i].speed = 0;
 80029c2:	600b      	str	r3, [r1, #0]
    cmd[i].out_v = 0;
 80029c4:	608b      	str	r3, [r1, #8]
    cmd[i].out_v_final = 0;
 80029c6:	60cb      	str	r3, [r1, #12]
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80029c8:	f340 8482 	ble.w	80032d0 <main+0x9b0>
      motor_param[i].voltage_per_rps = 1 / flash.rps_per_v[i];
 80029cc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80029d0:	ee87 7a88 	vdiv.f32	s14, s15, s16
    cmd[i].speed = 0;
 80029d4:	4eb9      	ldr	r6, [pc, #740]	; (8002cbc <main+0x39c>)
    enc_offset[i].zero_calib = flash.calib[i];
 80029d6:	686c      	ldr	r4, [r5, #4]
    pid[i].pid_kp = 0.2;
 80029d8:	49b6      	ldr	r1, [pc, #728]	; (8002cb4 <main+0x394>)
    enc_offset[i].zero_calib = flash.calib[i];
 80029da:	60d4      	str	r4, [r2, #12]
    pid[i].pid_kd = 0.0;
 80029dc:	2300      	movs	r3, #0
    pid[i].error_integral_limit = 2.0;
 80029de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    pid[i].pid_kd = 0.0;
 80029e2:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
    cmd[i].speed = 0;
 80029e6:	6173      	str	r3, [r6, #20]
    cmd[i].out_v = 0;
 80029e8:	61f3      	str	r3, [r6, #28]
    cmd[i].out_v_final = 0;
 80029ea:	6233      	str	r3, [r6, #32]
 80029ec:	4bb5      	ldr	r3, [pc, #724]	; (8002cc4 <main+0x3a4>)
    pid[i].pid_kp = 0.2;
 80029ee:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
    pid[i].error_integral_limit = 2.0;
 80029f2:	f8cb 2048 	str.w	r2, [fp, #72]	; 0x48
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80029f6:	edd5 8a04 	vldr	s17, [r5, #16]
    pid[i].pid_ki = 0.3;
 80029fa:	49af      	ldr	r1, [pc, #700]	; (8002cb8 <main+0x398>)
    pid[i].diff_voltage_limit = 2.0;
 80029fc:	f8cb 2050 	str.w	r2, [fp, #80]	; 0x50
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 8002a00:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002a04:	eef4 8ae7 	vcmpe.f32	s17, s15
    cmd[i].timeout_cnt = -1;
 8002a08:	f04f 32ff 	mov.w	r2, #4294967295
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 8002a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a10:	ed83 7a00 	vstr	s14, [r3]
    pid[i].pid_ki = 0.3;
 8002a14:	f8cb 1038 	str.w	r1, [fp, #56]	; 0x38
    cmd[i].timeout_cnt = -1;
 8002a18:	6272      	str	r2, [r6, #36]	; 0x24
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 8002a1a:	f340 844d 	ble.w	80032b8 <main+0x998>
      motor_param[i].voltage_per_rps = 1 / flash.rps_per_v[i];
 8002a1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a22:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8002a26:	edc3 7a01 	vstr	s15, [r3, #4]
  p("CAN ADDR 0x%03x, enc offset M0 %6.3f M1 %6.3f , RPS/V M0 %6.3f M1 %6.3f\n", flash.board_id, flash.calib[0], flash.calib[1], flash.rps_per_v[0], flash.rps_per_v[1]);
 8002a2a:	f7fd fd8d 	bl	8000548 <__aeabi_f2d>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	ee18 0a90 	vmov	r0, s17
 8002a36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002a3a:	f7fd fd85 	bl	8000548 <__aeabi_f2d>
 8002a3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a42:	ee18 0a10 	vmov	r0, s16
 8002a46:	f7fd fd7f 	bl	8000548 <__aeabi_f2d>
 8002a4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a4e:	4620      	mov	r0, r4
 8002a50:	f7fd fd7a 	bl	8000548 <__aeabi_f2d>
 8002a54:	e9cd 0100 	strd	r0, r1, [sp]
 8002a58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002a5c:	68a9      	ldr	r1, [r5, #8]
 8002a5e:	489a      	ldr	r0, [pc, #616]	; (8002cc8 <main+0x3a8>)
 8002a60:	f001 fade 	bl	8004020 <p>
  if (isPushedSW1()) {
 8002a64:	f7fe fe08 	bl	8001678 <isPushedSW1>
 8002a68:	2800      	cmp	r0, #0
 8002a6a:	f000 8412 	beq.w	8003292 <main+0x972>
    flash.board_id = 0;
 8002a6e:	2000      	movs	r0, #0
 8002a70:	60a8      	str	r0, [r5, #8]
    writeCanBoardID(flash.board_id);
 8002a72:	f7fe fdc7 	bl	8001604 <writeCanBoardID>
    p("sed board id %d\n", flash.board_id);
 8002a76:	4895      	ldr	r0, [pc, #596]	; (8002ccc <main+0x3ac>)
 8002a78:	68a9      	ldr	r1, [r5, #8]
 8002a7a:	f001 fad1 	bl	8004020 <p>
    HAL_Delay(1000);
 8002a7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a82:	f001 fbbd 	bl	8004200 <HAL_Delay>
  if (isPushedSW4()) {
 8002a86:	f7fe fe1b 	bl	80016c0 <isPushedSW4>
 8002a8a:	2800      	cmp	r0, #0
 8002a8c:	f000 83f0 	beq.w	8003270 <main+0x950>
    startCalibrationMode();
 8002a90:	f7ff fca4 	bl	80023dc <startCalibrationMode>
    p("enc calibration mode!!\n");
 8002a94:	488e      	ldr	r0, [pc, #568]	; (8002cd0 <main+0x3b0>)
 8002a96:	f001 fac3 	bl	8004020 <p>
    while (isPushedSW4())
 8002a9a:	f7fe fe11 	bl	80016c0 <isPushedSW4>
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	d1fb      	bne.n	8002a9a <main+0x17a>
  __HAL_SPI_ENABLE(&hspi1);
 8002aa2:	4b8c      	ldr	r3, [pc, #560]	; (8002cd4 <main+0x3b4>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002aa4:	488c      	ldr	r0, [pc, #560]	; (8002cd8 <main+0x3b8>)
  __HAL_SPI_ENABLE(&hspi1);
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	6813      	ldr	r3, [r2, #0]
 8002aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002aae:	6013      	str	r3, [r2, #0]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8002ab0:	2180      	movs	r1, #128	; 0x80
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f003 fb30 	bl	8006118 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8002ab8:	2201      	movs	r2, #1
 8002aba:	4887      	ldr	r0, [pc, #540]	; (8002cd8 <main+0x3b8>)
 8002abc:	2140      	movs	r1, #64	; 0x40
 8002abe:	f003 fb2b 	bl	8006118 <HAL_GPIO_WritePin>
  p("id = 0x00,reg = 0x%02x\n", readRegisterMA702(1, 0));  // Z offset-L
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	2001      	movs	r0, #1
 8002ac6:	f000 fc9b 	bl	8003400 <readRegisterMA702>
 8002aca:	4601      	mov	r1, r0
 8002acc:	4883      	ldr	r0, [pc, #524]	; (8002cdc <main+0x3bc>)
 8002ace:	f001 faa7 	bl	8004020 <p>
  HAL_Delay(1);
 8002ad2:	2001      	movs	r0, #1
 8002ad4:	f001 fb94 	bl	8004200 <HAL_Delay>
  p("id = 0x01,reg = 0x%02x\n", readRegisterMA702(1, 1));  // Z offset-H
 8002ad8:	2101      	movs	r1, #1
 8002ada:	4608      	mov	r0, r1
 8002adc:	f000 fc90 	bl	8003400 <readRegisterMA702>
 8002ae0:	4601      	mov	r1, r0
 8002ae2:	487f      	ldr	r0, [pc, #508]	; (8002ce0 <main+0x3c0>)
 8002ae4:	f001 fa9c 	bl	8004020 <p>
  HAL_Delay(1);
 8002ae8:	2001      	movs	r0, #1
 8002aea:	f001 fb89 	bl	8004200 <HAL_Delay>
  p("id = 0x02,reg = 0x%02x\n", readRegisterMA702(1, 2));  // BCT (off-axis param)
 8002aee:	2102      	movs	r1, #2
 8002af0:	2001      	movs	r0, #1
 8002af2:	f000 fc85 	bl	8003400 <readRegisterMA702>
 8002af6:	4601      	mov	r1, r0
 8002af8:	487a      	ldr	r0, [pc, #488]	; (8002ce4 <main+0x3c4>)
 8002afa:	f001 fa91 	bl	8004020 <p>
  HAL_Delay(1);
 8002afe:	2001      	movs	r0, #1
 8002b00:	f001 fb7e 	bl	8004200 <HAL_Delay>
  p("id = 0x03,reg = 0x%02x\n", readRegisterMA702(1, 3));  // ETY,ETX
 8002b04:	2103      	movs	r1, #3
 8002b06:	2001      	movs	r0, #1
 8002b08:	f000 fc7a 	bl	8003400 <readRegisterMA702>
 8002b0c:	4601      	mov	r1, r0
 8002b0e:	4876      	ldr	r0, [pc, #472]	; (8002ce8 <main+0x3c8>)
 8002b10:	f001 fa86 	bl	8004020 <p>
  HAL_Delay(1);
 8002b14:	2001      	movs	r0, #1
 8002b16:	f001 fb73 	bl	8004200 <HAL_Delay>
  p("id = 0x04,reg = 0x%02x\n", readRegisterMA702(1, 4));  // PPT-L/ILIP
 8002b1a:	2104      	movs	r1, #4
 8002b1c:	2001      	movs	r0, #1
 8002b1e:	f000 fc6f 	bl	8003400 <readRegisterMA702>
 8002b22:	4601      	mov	r1, r0
 8002b24:	4871      	ldr	r0, [pc, #452]	; (8002cec <main+0x3cc>)
 8002b26:	f001 fa7b 	bl	8004020 <p>
  HAL_Delay(1);
 8002b2a:	2001      	movs	r0, #1
 8002b2c:	f001 fb68 	bl	8004200 <HAL_Delay>
  p("id = 0x05,reg = 0x%02x\n", readRegisterMA702(1, 5));  // PPT-H
 8002b30:	2105      	movs	r1, #5
 8002b32:	2001      	movs	r0, #1
 8002b34:	f000 fc64 	bl	8003400 <readRegisterMA702>
 8002b38:	4601      	mov	r1, r0
 8002b3a:	486d      	ldr	r0, [pc, #436]	; (8002cf0 <main+0x3d0>)
 8002b3c:	f001 fa70 	bl	8004020 <p>
  HAL_Delay(1);
 8002b40:	2001      	movs	r0, #1
 8002b42:	f001 fb5d 	bl	8004200 <HAL_Delay>
  p("id = 0x06,reg = 0x%02x\n", readRegisterMA702(1, 6));  // MGLT/MGHT
 8002b46:	2106      	movs	r1, #6
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f000 fc59 	bl	8003400 <readRegisterMA702>
 8002b4e:	4601      	mov	r1, r0
 8002b50:	4868      	ldr	r0, [pc, #416]	; (8002cf4 <main+0x3d4>)
 8002b52:	f001 fa65 	bl	8004020 <p>
  HAL_Delay(1);
 8002b56:	2001      	movs	r0, #1
 8002b58:	f001 fb52 	bl	8004200 <HAL_Delay>
  p("id = 0x09,reg = 0x%02x\n", readRegisterMA702(1, 9));  // RD
 8002b5c:	2109      	movs	r1, #9
 8002b5e:	2001      	movs	r0, #1
 8002b60:	f000 fc4e 	bl	8003400 <readRegisterMA702>
 8002b64:	4601      	mov	r1, r0
 8002b66:	4864      	ldr	r0, [pc, #400]	; (8002cf8 <main+0x3d8>)
 8002b68:	f001 fa5a 	bl	8004020 <p>
  HAL_Delay(1);
 8002b6c:	2001      	movs	r0, #1
 8002b6e:	f001 fb47 	bl	8004200 <HAL_Delay>
  p("id = 0x0E,reg = 0x%02x\n", readRegisterMA702(1, 0xE));  // FW
 8002b72:	210e      	movs	r1, #14
 8002b74:	2001      	movs	r0, #1
 8002b76:	f000 fc43 	bl	8003400 <readRegisterMA702>
 8002b7a:	4601      	mov	r1, r0
 8002b7c:	485f      	ldr	r0, [pc, #380]	; (8002cfc <main+0x3dc>)
 8002b7e:	f001 fa4f 	bl	8004020 <p>
  HAL_Delay(1);
 8002b82:	2001      	movs	r0, #1
 8002b84:	f001 fb3c 	bl	8004200 <HAL_Delay>
  p("id = 0x10,reg = 0x%02x\n", readRegisterMA702(1, 0x10));  // HYS
 8002b88:	2110      	movs	r1, #16
 8002b8a:	2001      	movs	r0, #1
 8002b8c:	f000 fc38 	bl	8003400 <readRegisterMA702>
 8002b90:	4601      	mov	r1, r0
 8002b92:	485b      	ldr	r0, [pc, #364]	; (8002d00 <main+0x3e0>)
 8002b94:	f001 fa44 	bl	8004020 <p>
  HAL_Delay(1);
 8002b98:	2001      	movs	r0, #1
 8002b9a:	f001 fb31 	bl	8004200 <HAL_Delay>
  p("id = 0x1B,reg = 0x%02x\n", readRegisterMA702(1, 0x1B));  // MGH&L
 8002b9e:	211b      	movs	r1, #27
 8002ba0:	2001      	movs	r0, #1
 8002ba2:	f000 fc2d 	bl	8003400 <readRegisterMA702>
 8002ba6:	4601      	mov	r1, r0
 8002ba8:	4856      	ldr	r0, [pc, #344]	; (8002d04 <main+0x3e4>)
 8002baa:	f001 fa39 	bl	8004020 <p>
  HAL_Delay(1);
 8002bae:	2001      	movs	r0, #1
 8002bb0:	f001 fb26 	bl	8004200 <HAL_Delay>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	4854      	ldr	r0, [pc, #336]	; (8002d08 <main+0x3e8>)
 8002bb8:	f001 fd82 	bl	80046c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4853      	ldr	r0, [pc, #332]	; (8002d0c <main+0x3ec>)
 8002bc0:	f001 fd7e 	bl	80046c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	4852      	ldr	r0, [pc, #328]	; (8002d10 <main+0x3f0>)
 8002bc8:	f001 fd7a 	bl	80046c0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8002bcc:	484e      	ldr	r0, [pc, #312]	; (8002d08 <main+0x3e8>)
 8002bce:	f001 fcdf 	bl	8004590 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8002bd2:	484e      	ldr	r0, [pc, #312]	; (8002d0c <main+0x3ec>)
 8002bd4:	f001 fcdc 	bl	8004590 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8002bd8:	484d      	ldr	r0, [pc, #308]	; (8002d10 <main+0x3f0>)
 8002bda:	f001 fcd9 	bl	8004590 <HAL_ADC_Start>
  htim1.Instance->CNT = 0;
 8002bde:	484d      	ldr	r0, [pc, #308]	; (8002d14 <main+0x3f4>)
  htim8.Instance->CNT = 10;
 8002be0:	4b4d      	ldr	r3, [pc, #308]	; (8002d18 <main+0x3f8>)
  htim1.Instance->CNT = 0;
 8002be2:	6802      	ldr	r2, [r0, #0]
  htim8.Instance->CNT = 10;
 8002be4:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CNT = 0;
 8002be6:	2400      	movs	r4, #0
 8002be8:	6254      	str	r4, [r2, #36]	; 0x24
  htim8.Instance->CNT = 10;
 8002bea:	220a      	movs	r2, #10
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start_IT(&htim1);
 8002bee:	f004 f8b1 	bl	8006d54 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	4949      	ldr	r1, [pc, #292]	; (8002d1c <main+0x3fc>)
 8002bf6:	484a      	ldr	r0, [pc, #296]	; (8002d20 <main+0x400>)
 8002bf8:	f005 fc46 	bl	8008488 <HAL_UART_Receive_IT>
  p("waiting startup voltage.... : %3.1fV\n", BATTERY_UNVER_VOLTAGE + 2);
 8002bfc:	4b49      	ldr	r3, [pc, #292]	; (8002d24 <main+0x404>)
 8002bfe:	484a      	ldr	r0, [pc, #296]	; (8002d28 <main+0x408>)
 8002c00:	2200      	movs	r2, #0
    if (getBatteryVoltage() > BATTERY_UNVER_VOLTAGE + 2.0) {
 8002c02:	eeb3 8a06 	vmov.f32	s16, #54	; 0x41b00000  22.0
  p("waiting startup voltage.... : %3.1fV\n", BATTERY_UNVER_VOLTAGE + 2);
 8002c06:	f001 fa0b 	bl	8004020 <p>
    HAL_Delay(1);
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f001 faf8 	bl	8004200 <HAL_Delay>
    if (getBatteryVoltage() > BATTERY_UNVER_VOLTAGE + 2.0) {
 8002c10:	f7fe fa2a 	bl	8001068 <getBatteryVoltage>
 8002c14:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8002c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      over_startup_voltage = 0;
 8002c1c:	bfd8      	it	le
 8002c1e:	2400      	movle	r4, #0
    if (getBatteryVoltage() > BATTERY_UNVER_VOLTAGE + 2.0) {
 8002c20:	ddf3      	ble.n	8002c0a <main+0x2ea>
      over_startup_voltage++;
 8002c22:	3401      	adds	r4, #1
  while (over_startup_voltage < 500) {
 8002c24:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 8002c28:	d1ef      	bne.n	8002c0a <main+0x2ea>
  HAL_TIM_PWM_Init(&htim8);
 8002c2a:	483b      	ldr	r0, [pc, #236]	; (8002d18 <main+0x3f8>)
 8002c2c:	4f3f      	ldr	r7, [pc, #252]	; (8002d2c <main+0x40c>)
 8002c2e:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8002d1c <main+0x3fc>
 8002c32:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8002d44 <main+0x424>
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002c36:	ed9f 8a3e 	vldr	s16, [pc, #248]	; 8002d30 <main+0x410>
 8002c3a:	4c3e      	ldr	r4, [pc, #248]	; (8002d34 <main+0x414>)
 8002c3c:	4e3e      	ldr	r6, [pc, #248]	; (8002d38 <main+0x418>)
 8002c3e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8002d48 <main+0x428>
        manual_offset_radian = 0;
 8002c42:	eddf 8a3e 	vldr	s17, [pc, #248]	; 8002d3c <main+0x41c>
  HAL_TIM_PWM_Init(&htim8);
 8002c46:	f004 f8d7 	bl	8006df8 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4832      	ldr	r0, [pc, #200]	; (8002d18 <main+0x3f8>)
 8002c4e:	f004 f95b 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002c52:	2100      	movs	r1, #0
 8002c54:	4830      	ldr	r0, [pc, #192]	; (8002d18 <main+0x3f8>)
 8002c56:	f004 fcb1 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002c5a:	2104      	movs	r1, #4
 8002c5c:	482e      	ldr	r0, [pc, #184]	; (8002d18 <main+0x3f8>)
 8002c5e:	f004 f953 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8002c62:	2104      	movs	r1, #4
 8002c64:	482c      	ldr	r0, [pc, #176]	; (8002d18 <main+0x3f8>)
 8002c66:	f004 fca9 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002c6a:	2108      	movs	r1, #8
 8002c6c:	482a      	ldr	r0, [pc, #168]	; (8002d18 <main+0x3f8>)
 8002c6e:	f004 f94b 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8002c72:	2108      	movs	r1, #8
 8002c74:	4828      	ldr	r0, [pc, #160]	; (8002d18 <main+0x3f8>)
 8002c76:	f004 fca1 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Init(&htim1);
 8002c7a:	4826      	ldr	r0, [pc, #152]	; (8002d14 <main+0x3f4>)
 8002c7c:	f004 f8bc 	bl	8006df8 <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002c80:	2100      	movs	r1, #0
 8002c82:	4824      	ldr	r0, [pc, #144]	; (8002d14 <main+0x3f4>)
 8002c84:	f004 f940 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4822      	ldr	r0, [pc, #136]	; (8002d14 <main+0x3f4>)
 8002c8c:	f004 fc96 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002c90:	2104      	movs	r1, #4
 8002c92:	4820      	ldr	r0, [pc, #128]	; (8002d14 <main+0x3f4>)
 8002c94:	f004 f938 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002c98:	2104      	movs	r1, #4
 8002c9a:	481e      	ldr	r0, [pc, #120]	; (8002d14 <main+0x3f4>)
 8002c9c:	f004 fc8e 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002ca0:	2108      	movs	r1, #8
 8002ca2:	481c      	ldr	r0, [pc, #112]	; (8002d14 <main+0x3f4>)
 8002ca4:	f004 f930 	bl	8006f08 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002ca8:	2108      	movs	r1, #8
 8002caa:	e04f      	b.n	8002d4c <main+0x42c>
 8002cac:	20000330 	.word	0x20000330
 8002cb0:	0800c508 	.word	0x0800c508
 8002cb4:	3e4ccccd 	.word	0x3e4ccccd
 8002cb8:	3e99999a 	.word	0x3e99999a
 8002cbc:	200003b4 	.word	0x200003b4
 8002cc0:	200003e0 	.word	0x200003e0
 8002cc4:	20000408 	.word	0x20000408
 8002cc8:	0800c530 	.word	0x0800c530
 8002ccc:	0800c57c 	.word	0x0800c57c
 8002cd0:	0800c590 	.word	0x0800c590
 8002cd4:	200004b8 	.word	0x200004b8
 8002cd8:	48000400 	.word	0x48000400
 8002cdc:	0800c5c4 	.word	0x0800c5c4
 8002ce0:	0800c5dc 	.word	0x0800c5dc
 8002ce4:	0800c5f4 	.word	0x0800c5f4
 8002ce8:	0800c60c 	.word	0x0800c60c
 8002cec:	0800c624 	.word	0x0800c624
 8002cf0:	0800c63c 	.word	0x0800c63c
 8002cf4:	0800c654 	.word	0x0800c654
 8002cf8:	0800c66c 	.word	0x0800c66c
 8002cfc:	0800c684 	.word	0x0800c684
 8002d00:	0800c69c 	.word	0x0800c69c
 8002d04:	0800c6b4 	.word	0x0800c6b4
 8002d08:	20000214 	.word	0x20000214
 8002d0c:	20000264 	.word	0x20000264
 8002d10:	200002b4 	.word	0x200002b4
 8002d14:	20000568 	.word	0x20000568
 8002d18:	200005b4 	.word	0x200005b4
 8002d1c:	200004a8 	.word	0x200004a8
 8002d20:	20001968 	.word	0x20001968
 8002d24:	40360000 	.word	0x40360000
 8002d28:	0800c6cc 	.word	0x0800c6cc
 8002d2c:	200004b2 	.word	0x200004b2
 8002d30:	3c7a0000 	.word	0x3c7a0000
 8002d34:	20000410 	.word	0x20000410
 8002d38:	2000051c 	.word	0x2000051c
 8002d3c:	00000000 	.word	0x00000000
 8002d40:	20000444 	.word	0x20000444
 8002d44:	200003dc 	.word	0x200003dc
 8002d48:	200003fc 	.word	0x200003fc
 8002d4c:	48ca      	ldr	r0, [pc, #808]	; (8003078 <main+0x758>)
 8002d4e:	f004 fc35 	bl	80075bc <HAL_TIMEx_PWMN_Start>
  CAN_Filter_Init(flash.board_id);
 8002d52:	8928      	ldrh	r0, [r5, #8]
 8002d54:	4dc9      	ldr	r5, [pc, #804]	; (800307c <main+0x75c>)
 8002d56:	f7fe fb03 	bl	8001360 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8002d5a:	48c9      	ldr	r0, [pc, #804]	; (8003080 <main+0x760>)
 8002d5c:	f002 fb3e 	bl	80053dc <HAL_CAN_Start>
  p("start main loop!\n");
 8002d60:	48c8      	ldr	r0, [pc, #800]	; (8003084 <main+0x764>)
 8002d62:	f001 f95d 	bl	8004020 <p>
  setLedRed(false);
 8002d66:	2000      	movs	r0, #0
 8002d68:	f7fe fcb6 	bl	80016d8 <setLedRed>
  setLedGreen(false);
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f7fe fcc3 	bl	80016f8 <setLedGreen>
  setLedBlue(false);
 8002d72:	2000      	movs	r0, #0
 8002d74:	f7fe fcb8 	bl	80016e8 <setLedBlue>
  if (uart_rx_flag) {
 8002d78:	783b      	ldrb	r3, [r7, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d168      	bne.n	8002e50 <main+0x530>
  int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002d7e:	6871      	ldr	r1, [r6, #4]
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	1a5b      	subs	r3, r3, r1
  if (temp < -HARF_OF_ENC_CNT_MAX) {
 8002d84:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8002d88:	f280 810f 	bge.w	8002faa <main+0x68a>
    temp += ENC_CNT_MAX;
 8002d8c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8002d90:	6862      	ldr	r2, [r4, #4]
  motor_real[motor].pre_enc_cnt_raw = ma702[motor].enc_raw;
 8002d92:	6021      	str	r1, [r4, #0]
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8002d94:	2a00      	cmp	r2, #0
 8002d96:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8002d9a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8002d9e:	bfb8      	it	lt
 8002da0:	4252      	neglt	r2, r2
 8002da2:	4282      	cmp	r2, r0
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002da4:	68a2      	ldr	r2, [r4, #8]
    motor_real[motor].diff_cnt_max = temp;
 8002da6:	bfb8      	it	lt
 8002da8:	6063      	strlt	r3, [r4, #4]
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002daa:	2a00      	cmp	r2, #0
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dac:	ee07 3a90 	vmov	s15, r3
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002db0:	bfb8      	it	lt
 8002db2:	4252      	neglt	r2, r2
 8002db4:	4290      	cmp	r0, r2
    motor_real[motor].diff_cnt_min = temp;
 8002db6:	bfb8      	it	lt
 8002db8:	60a3      	strlt	r3, [r4, #8]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002dbe:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002dc0:	69a3      	ldr	r3, [r4, #24]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dc2:	ee67 7a88 	vmul.f32	s15, s15, s16
  int temp = motor_real[motor].pre_enc_cnt_raw - ma702[motor].enc_raw;
 8002dc6:	1a5b      	subs	r3, r3, r1
  if (temp < -HARF_OF_ENC_CNT_MAX) {
 8002dc8:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dcc:	edc4 7a03 	vstr	s15, [r4, #12]
  motor_real[motor].pre_rps = motor_real[motor].rps;
 8002dd0:	edc4 7a04 	vstr	s15, [r4, #16]
  if (temp < -HARF_OF_ENC_CNT_MAX) {
 8002dd4:	f280 80e3 	bge.w	8002f9e <main+0x67e>
    temp += ENC_CNT_MAX;
 8002dd8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8002ddc:	69e2      	ldr	r2, [r4, #28]
  motor_real[motor].pre_enc_cnt_raw = ma702[motor].enc_raw;
 8002dde:	61a1      	str	r1, [r4, #24]
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8002de0:	2a00      	cmp	r2, #0
 8002de2:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 8002de6:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dea:	ee07 3a90 	vmov	s15, r3
  if (abs(motor_real[motor].diff_cnt_max) < abs(temp)) {
 8002dee:	bfb8      	it	lt
 8002df0:	4252      	neglt	r2, r2
 8002df2:	4282      	cmp	r2, r0
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002df4:	6a22      	ldr	r2, [r4, #32]
    motor_real[motor].diff_cnt_max = temp;
 8002df6:	bfb8      	it	lt
 8002df8:	61e3      	strlt	r3, [r4, #28]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002dfe:	2a00      	cmp	r2, #0
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002e00:	ee67 7a88 	vmul.f32	s15, s15, s16
  if (abs(motor_real[motor].diff_cnt_min) > abs(temp)) {
 8002e04:	bfb8      	it	lt
 8002e06:	4252      	neglt	r2, r2
 8002e08:	4290      	cmp	r0, r2
    motor_real[motor].diff_cnt_min = temp;
 8002e0a:	bfb8      	it	lt
 8002e0c:	6223      	strlt	r3, [r4, #32]
  motor_real[motor].rps = (float)temp / ENC_CNT_MAX * 1000;
 8002e0e:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  motor_real[motor].pre_rps = motor_real[motor].rps;
 8002e12:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
    sendCanData();
 8002e16:	f7ff fb07 	bl	8002428 <sendCanData>
    if (enc_calibration_mode) {
 8002e1a:	f898 3000 	ldrb.w	r3, [r8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 80ba 	beq.w	8002f98 <main+0x678>
      calibrationMode();
 8002e24:	f7ff f964 	bl	80020f0 <calibrationMode>
    protect();
 8002e28:	f7ff fbb2 	bl	8002590 <protect>
    setLedRed(true);
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	f7fe fc53 	bl	80016d8 <setLedRed>
    main_loop_remain_counter = INTERRUPT_KHZ_1MS - interrupt_timer_cnt;
 8002e32:	682b      	ldr	r3, [r5, #0]
 8002e34:	f1c3 0314 	rsb	r3, r3, #20
 8002e38:	f8c9 3000 	str.w	r3, [r9]
    while (interrupt_timer_cnt <= INTERRUPT_KHZ_1MS)
 8002e3c:	682b      	ldr	r3, [r5, #0]
 8002e3e:	2b14      	cmp	r3, #20
 8002e40:	d9fc      	bls.n	8002e3c <main+0x51c>
    interrupt_timer_cnt = 0;
 8002e42:	2000      	movs	r0, #0
 8002e44:	6028      	str	r0, [r5, #0]
    setLedRed(false);
 8002e46:	f7fe fc47 	bl	80016d8 <setLedRed>
  if (uart_rx_flag) {
 8002e4a:	783b      	ldrb	r3, [r7, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d096      	beq.n	8002d7e <main+0x45e>
    uart_rx_flag = false;
 8002e50:	2300      	movs	r3, #0
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8002e52:	488d      	ldr	r0, [pc, #564]	; (8003088 <main+0x768>)
    uart_rx_flag = false;
 8002e54:	703b      	strb	r3, [r7, #0]
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8002e56:	2201      	movs	r2, #1
 8002e58:	4651      	mov	r1, sl
 8002e5a:	f005 fb15 	bl	8008488 <HAL_UART_Receive_IT>
    switch (uart_rx_buf[0]) {
 8002e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8002e62:	3b30      	subs	r3, #48	; 0x30
 8002e64:	2b49      	cmp	r3, #73	; 0x49
 8002e66:	d88a      	bhi.n	8002d7e <main+0x45e>
 8002e68:	a201      	add	r2, pc, #4	; (adr r2, 8002e70 <main+0x550>)
 8002e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e6e:	bf00      	nop
 8002e70:	08003265 	.word	0x08003265
 8002e74:	08002d7f 	.word	0x08002d7f
 8002e78:	08002d7f 	.word	0x08002d7f
 8002e7c:	08002d7f 	.word	0x08002d7f
 8002e80:	08002d7f 	.word	0x08002d7f
 8002e84:	08002d7f 	.word	0x08002d7f
 8002e88:	08002d7f 	.word	0x08002d7f
 8002e8c:	08002d7f 	.word	0x08002d7f
 8002e90:	08002d7f 	.word	0x08002d7f
 8002e94:	08002d7f 	.word	0x08002d7f
 8002e98:	08002d7f 	.word	0x08002d7f
 8002e9c:	08002d7f 	.word	0x08002d7f
 8002ea0:	08002d7f 	.word	0x08002d7f
 8002ea4:	08002d7f 	.word	0x08002d7f
 8002ea8:	08002d7f 	.word	0x08002d7f
 8002eac:	08002d7f 	.word	0x08002d7f
 8002eb0:	08002d7f 	.word	0x08002d7f
 8002eb4:	08002d7f 	.word	0x08002d7f
 8002eb8:	08002d7f 	.word	0x08002d7f
 8002ebc:	08002d7f 	.word	0x08002d7f
 8002ec0:	08002d7f 	.word	0x08002d7f
 8002ec4:	08002d7f 	.word	0x08002d7f
 8002ec8:	08002d7f 	.word	0x08002d7f
 8002ecc:	08002d7f 	.word	0x08002d7f
 8002ed0:	08002d7f 	.word	0x08002d7f
 8002ed4:	08002d7f 	.word	0x08002d7f
 8002ed8:	08002d7f 	.word	0x08002d7f
 8002edc:	08002d7f 	.word	0x08002d7f
 8002ee0:	08002d7f 	.word	0x08002d7f
 8002ee4:	08002d7f 	.word	0x08002d7f
 8002ee8:	08002d7f 	.word	0x08002d7f
 8002eec:	08002d7f 	.word	0x08002d7f
 8002ef0:	08002d7f 	.word	0x08002d7f
 8002ef4:	08002d7f 	.word	0x08002d7f
 8002ef8:	08002d7f 	.word	0x08002d7f
 8002efc:	08002d7f 	.word	0x08002d7f
 8002f00:	08002d7f 	.word	0x08002d7f
 8002f04:	08002d7f 	.word	0x08002d7f
 8002f08:	08002d7f 	.word	0x08002d7f
 8002f0c:	08002d7f 	.word	0x08002d7f
 8002f10:	08002d7f 	.word	0x08002d7f
 8002f14:	08002d7f 	.word	0x08002d7f
 8002f18:	08002d7f 	.word	0x08002d7f
 8002f1c:	08002d7f 	.word	0x08002d7f
 8002f20:	08002d7f 	.word	0x08002d7f
 8002f24:	08002d7f 	.word	0x08002d7f
 8002f28:	08002d7f 	.word	0x08002d7f
 8002f2c:	08002d7f 	.word	0x08002d7f
 8002f30:	08002d7f 	.word	0x08002d7f
 8002f34:	08003249 	.word	0x08003249
 8002f38:	08002d7f 	.word	0x08002d7f
 8002f3c:	0800321d 	.word	0x0800321d
 8002f40:	080031ed 	.word	0x080031ed
 8002f44:	080031a5 	.word	0x080031a5
 8002f48:	08003175 	.word	0x08003175
 8002f4c:	08003145 	.word	0x08003145
 8002f50:	08003117 	.word	0x08003117
 8002f54:	08002d7f 	.word	0x08002d7f
 8002f58:	08002d7f 	.word	0x08002d7f
 8002f5c:	08002d7f 	.word	0x08002d7f
 8002f60:	08002d7f 	.word	0x08002d7f
 8002f64:	08002d7f 	.word	0x08002d7f
 8002f68:	080030f9 	.word	0x080030f9
 8002f6c:	08002d7f 	.word	0x08002d7f
 8002f70:	08002d7f 	.word	0x08002d7f
 8002f74:	080030dd 	.word	0x080030dd
 8002f78:	08003095 	.word	0x08003095
 8002f7c:	08003057 	.word	0x08003057
 8002f80:	0800300f 	.word	0x0800300f
 8002f84:	08002d7f 	.word	0x08002d7f
 8002f88:	08002d7f 	.word	0x08002d7f
 8002f8c:	08002fe5 	.word	0x08002fe5
 8002f90:	08002d7f 	.word	0x08002d7f
 8002f94:	08002fb7 	.word	0x08002fb7
      runMode();
 8002f98:	f7fe fe76 	bl	8001c88 <runMode>
 8002f9c:	e744      	b.n	8002e28 <main+0x508>
  } else if (temp > HARF_OF_ENC_CNT_MAX) {
 8002f9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8002fa2:	bfc8      	it	gt
 8002fa4:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 8002fa8:	e718      	b.n	8002ddc <main+0x4bc>
  } else if (temp > HARF_OF_ENC_CNT_MAX) {
 8002faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8002fae:	bfc8      	it	gt
 8002fb0:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 8002fb4:	e6ec      	b.n	8002d90 <main+0x470>
        motor_real[0].k += 0.1;
 8002fb6:	6960      	ldr	r0, [r4, #20]
 8002fb8:	f7fd fac6 	bl	8000548 <__aeabi_f2d>
 8002fbc:	a32c      	add	r3, pc, #176	; (adr r3, 8003070 <main+0x750>)
 8002fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc2:	f7fd f963 	bl	800028c <__adddf3>
 8002fc6:	f7fd fe0f 	bl	8000be8 <__aeabi_d2f>
 8002fca:	6160      	str	r0, [r4, #20]
        motor_real[1].k += 0.1;
 8002fcc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002fce:	f7fd fabb 	bl	8000548 <__aeabi_f2d>
 8002fd2:	a327      	add	r3, pc, #156	; (adr r3, 8003070 <main+0x750>)
 8002fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd8:	f7fd f958 	bl	800028c <__adddf3>
 8002fdc:	f7fd fe04 	bl	8000be8 <__aeabi_d2f>
 8002fe0:	62e0      	str	r0, [r4, #44]	; 0x2c
        break;
 8002fe2:	e6cc      	b.n	8002d7e <main+0x45e>
        cmd[0].speed += 0.5;
 8002fe4:	4b29      	ldr	r3, [pc, #164]	; (800308c <main+0x76c>)
 8002fe6:	ed93 7a00 	vldr	s14, [r3]
        cmd[1].speed += 0.5;
 8002fea:	edd3 7a05 	vldr	s15, [r3, #20]
        cmd[0].speed += 0.5;
 8002fee:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002ff2:	ee37 7a26 	vadd.f32	s14, s14, s13
        cmd[1].speed += 0.5;
 8002ff6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        cmd[1].speed -= 0.5;
 8002ffa:	461a      	mov	r2, r3
        cmd[0].speed -= 0.5;
 8002ffc:	ed83 7a00 	vstr	s14, [r3]
        cmd[1].speed -= 0.5;
 8003000:	edc3 7a05 	vstr	s15, [r3, #20]
        cmd[0].timeout_cnt = -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
 8003008:	6113      	str	r3, [r2, #16]
        cmd[1].timeout_cnt = -1;
 800300a:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800300c:	e6b7      	b.n	8002d7e <main+0x45e>
        pid[0].pid_kd += 0.1;
 800300e:	f8db 0008 	ldr.w	r0, [fp, #8]
 8003012:	f7fd fa99 	bl	8000548 <__aeabi_f2d>
 8003016:	a316      	add	r3, pc, #88	; (adr r3, 8003070 <main+0x750>)
 8003018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301c:	f7fd f936 	bl	800028c <__adddf3>
 8003020:	f7fd fde2 	bl	8000be8 <__aeabi_d2f>
 8003024:	9006      	str	r0, [sp, #24]
 8003026:	f8cb 0008 	str.w	r0, [fp, #8]
        pid[1].pid_kd += 0.1;
 800302a:	f8db 0034 	ldr.w	r0, [fp, #52]	; 0x34
 800302e:	f7fd fa8b 	bl	8000548 <__aeabi_f2d>
 8003032:	a30f      	add	r3, pc, #60	; (adr r3, 8003070 <main+0x750>)
 8003034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003038:	f7fd f928 	bl	800028c <__adddf3>
        pid[1].pid_kd -= 0.1;
 800303c:	f7fd fdd4 	bl	8000be8 <__aeabi_d2f>
 8003040:	f8cb 0034 	str.w	r0, [fp, #52]	; 0x34
        p("\nKD %+5.2f\n", pid[0].pid_kd);
 8003044:	9806      	ldr	r0, [sp, #24]
 8003046:	f7fd fa7f 	bl	8000548 <__aeabi_f2d>
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	4810      	ldr	r0, [pc, #64]	; (8003090 <main+0x770>)
 8003050:	f000 ffe6 	bl	8004020 <p>
        break;
 8003054:	e693      	b.n	8002d7e <main+0x45e>
        cmd[0].speed -= 0.5;
 8003056:	4b0d      	ldr	r3, [pc, #52]	; (800308c <main+0x76c>)
 8003058:	ed93 7a00 	vldr	s14, [r3]
        cmd[1].speed -= 0.5;
 800305c:	edd3 7a05 	vldr	s15, [r3, #20]
        cmd[0].speed -= 0.5;
 8003060:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8003064:	ee37 7a66 	vsub.f32	s14, s14, s13
        cmd[1].speed -= 0.5;
 8003068:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800306c:	e7c5      	b.n	8002ffa <main+0x6da>
 800306e:	bf00      	nop
 8003070:	9999999a 	.word	0x9999999a
 8003074:	3fb99999 	.word	0x3fb99999
 8003078:	20000568 	.word	0x20000568
 800307c:	200003f8 	.word	0x200003f8
 8003080:	20000308 	.word	0x20000308
 8003084:	0800c6f4 	.word	0x0800c6f4
 8003088:	20001968 	.word	0x20001968
 800308c:	200003b4 	.word	0x200003b4
 8003090:	0800c460 	.word	0x0800c460
        pid[0].pid_ki += 0.1;
 8003094:	f8db 000c 	ldr.w	r0, [fp, #12]
 8003098:	f7fd fa56 	bl	8000548 <__aeabi_f2d>
 800309c:	a394      	add	r3, pc, #592	; (adr r3, 80032f0 <main+0x9d0>)
 800309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a2:	f7fd f8f3 	bl	800028c <__adddf3>
 80030a6:	f7fd fd9f 	bl	8000be8 <__aeabi_d2f>
 80030aa:	9006      	str	r0, [sp, #24]
 80030ac:	f8cb 000c 	str.w	r0, [fp, #12]
        pid[1].pid_ki += 0.1;
 80030b0:	f8db 0038 	ldr.w	r0, [fp, #56]	; 0x38
 80030b4:	f7fd fa48 	bl	8000548 <__aeabi_f2d>
 80030b8:	a38d      	add	r3, pc, #564	; (adr r3, 80032f0 <main+0x9d0>)
 80030ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030be:	f7fd f8e5 	bl	800028c <__adddf3>
        pid[1].pid_ki -= 0.1;
 80030c2:	f7fd fd91 	bl	8000be8 <__aeabi_d2f>
 80030c6:	f8cb 0038 	str.w	r0, [fp, #56]	; 0x38
        p("\nKI %+5.2f\n", pid[0].pid_ki);
 80030ca:	9806      	ldr	r0, [sp, #24]
 80030cc:	f7fd fa3c 	bl	8000548 <__aeabi_f2d>
 80030d0:	4602      	mov	r2, r0
 80030d2:	460b      	mov	r3, r1
 80030d4:	4888      	ldr	r0, [pc, #544]	; (80032f8 <main+0x9d8>)
 80030d6:	f000 ffa3 	bl	8004020 <p>
        break;
 80030da:	e650      	b.n	8002d7e <main+0x45e>
        manual_offset_radian += 0.01;
 80030dc:	4b87      	ldr	r3, [pc, #540]	; (80032fc <main+0x9dc>)
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	f7fd fa32 	bl	8000548 <__aeabi_f2d>
 80030e4:	a380      	add	r3, pc, #512	; (adr r3, 80032e8 <main+0x9c8>)
 80030e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ea:	f7fd f8cf 	bl	800028c <__adddf3>
 80030ee:	f7fd fd7b 	bl	8000be8 <__aeabi_d2f>
 80030f2:	4b82      	ldr	r3, [pc, #520]	; (80032fc <main+0x9dc>)
 80030f4:	6018      	str	r0, [r3, #0]
        break;
 80030f6:	e642      	b.n	8002d7e <main+0x45e>
        p("run mode!\n");
 80030f8:	4881      	ldr	r0, [pc, #516]	; (8003300 <main+0x9e0>)
 80030fa:	f000 ff91 	bl	8004020 <p>
        manual_offset_radian = 0;
 80030fe:	4b7f      	ldr	r3, [pc, #508]	; (80032fc <main+0x9dc>)
 8003100:	edc3 8a00 	vstr	s17, [r3]
        cmd[0].out_v = 0;
 8003104:	4b7f      	ldr	r3, [pc, #508]	; (8003304 <main+0x9e4>)
 8003106:	edc3 8a02 	vstr	s17, [r3, #8]
        cmd[1].out_v = 0;
 800310a:	edc3 8a07 	vstr	s17, [r3, #28]
        enc_calibration_mode = false;
 800310e:	2300      	movs	r3, #0
 8003110:	f888 3000 	strb.w	r3, [r8]
        break;
 8003114:	e633      	b.n	8002d7e <main+0x45e>
        motor_real[0].k -= 0.1;
 8003116:	6960      	ldr	r0, [r4, #20]
 8003118:	f7fd fa16 	bl	8000548 <__aeabi_f2d>
 800311c:	a374      	add	r3, pc, #464	; (adr r3, 80032f0 <main+0x9d0>)
 800311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003122:	f7fd f8b1 	bl	8000288 <__aeabi_dsub>
 8003126:	f7fd fd5f 	bl	8000be8 <__aeabi_d2f>
 800312a:	6160      	str	r0, [r4, #20]
        motor_real[1].k -= 0.1;
 800312c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800312e:	f7fd fa0b 	bl	8000548 <__aeabi_f2d>
 8003132:	a36f      	add	r3, pc, #444	; (adr r3, 80032f0 <main+0x9d0>)
 8003134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003138:	f7fd f8a6 	bl	8000288 <__aeabi_dsub>
 800313c:	f7fd fd54 	bl	8000be8 <__aeabi_d2f>
 8003140:	62e0      	str	r0, [r4, #44]	; 0x2c
        break;
 8003142:	e61c      	b.n	8002d7e <main+0x45e>
        pid[0].pid_kd -= 0.1;
 8003144:	f8db 0008 	ldr.w	r0, [fp, #8]
 8003148:	f7fd f9fe 	bl	8000548 <__aeabi_f2d>
 800314c:	a368      	add	r3, pc, #416	; (adr r3, 80032f0 <main+0x9d0>)
 800314e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003152:	f7fd f899 	bl	8000288 <__aeabi_dsub>
 8003156:	f7fd fd47 	bl	8000be8 <__aeabi_d2f>
 800315a:	9006      	str	r0, [sp, #24]
 800315c:	f8cb 0008 	str.w	r0, [fp, #8]
        pid[1].pid_kd -= 0.1;
 8003160:	f8db 0034 	ldr.w	r0, [fp, #52]	; 0x34
 8003164:	f7fd f9f0 	bl	8000548 <__aeabi_f2d>
 8003168:	a361      	add	r3, pc, #388	; (adr r3, 80032f0 <main+0x9d0>)
 800316a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316e:	f7fd f88b 	bl	8000288 <__aeabi_dsub>
 8003172:	e763      	b.n	800303c <main+0x71c>
        pid[0].pid_ki -= 0.1;
 8003174:	f8db 000c 	ldr.w	r0, [fp, #12]
 8003178:	f7fd f9e6 	bl	8000548 <__aeabi_f2d>
 800317c:	a35c      	add	r3, pc, #368	; (adr r3, 80032f0 <main+0x9d0>)
 800317e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003182:	f7fd f881 	bl	8000288 <__aeabi_dsub>
 8003186:	f7fd fd2f 	bl	8000be8 <__aeabi_d2f>
 800318a:	9006      	str	r0, [sp, #24]
 800318c:	f8cb 000c 	str.w	r0, [fp, #12]
        pid[1].pid_ki -= 0.1;
 8003190:	f8db 0038 	ldr.w	r0, [fp, #56]	; 0x38
 8003194:	f7fd f9d8 	bl	8000548 <__aeabi_f2d>
 8003198:	a355      	add	r3, pc, #340	; (adr r3, 80032f0 <main+0x9d0>)
 800319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319e:	f7fd f873 	bl	8000288 <__aeabi_dsub>
 80031a2:	e78e      	b.n	80030c2 <main+0x7a2>
        pid[0].pid_kp += 0.1;
 80031a4:	f8db 0004 	ldr.w	r0, [fp, #4]
 80031a8:	f7fd f9ce 	bl	8000548 <__aeabi_f2d>
 80031ac:	a350      	add	r3, pc, #320	; (adr r3, 80032f0 <main+0x9d0>)
 80031ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b2:	f7fd f86b 	bl	800028c <__adddf3>
 80031b6:	f7fd fd17 	bl	8000be8 <__aeabi_d2f>
 80031ba:	9006      	str	r0, [sp, #24]
 80031bc:	f8cb 0004 	str.w	r0, [fp, #4]
        pid[1].pid_kp += 0.1;
 80031c0:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 80031c4:	f7fd f9c0 	bl	8000548 <__aeabi_f2d>
 80031c8:	a349      	add	r3, pc, #292	; (adr r3, 80032f0 <main+0x9d0>)
 80031ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ce:	f7fd f85d 	bl	800028c <__adddf3>
        pid[1].pid_kp -= 0.1;
 80031d2:	f7fd fd09 	bl	8000be8 <__aeabi_d2f>
 80031d6:	f8cb 0030 	str.w	r0, [fp, #48]	; 0x30
        p("\nKP %+5.2f\n", pid[0].pid_kp);
 80031da:	9806      	ldr	r0, [sp, #24]
 80031dc:	f7fd f9b4 	bl	8000548 <__aeabi_f2d>
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4848      	ldr	r0, [pc, #288]	; (8003308 <main+0x9e8>)
 80031e6:	f000 ff1b 	bl	8004020 <p>
        break;
 80031ea:	e5c8      	b.n	8002d7e <main+0x45e>
        pid[0].pid_kp -= 0.1;
 80031ec:	f8db 0004 	ldr.w	r0, [fp, #4]
 80031f0:	f7fd f9aa 	bl	8000548 <__aeabi_f2d>
 80031f4:	a33e      	add	r3, pc, #248	; (adr r3, 80032f0 <main+0x9d0>)
 80031f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fa:	f7fd f845 	bl	8000288 <__aeabi_dsub>
 80031fe:	f7fd fcf3 	bl	8000be8 <__aeabi_d2f>
 8003202:	9006      	str	r0, [sp, #24]
 8003204:	f8cb 0004 	str.w	r0, [fp, #4]
        pid[1].pid_kp -= 0.1;
 8003208:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 800320c:	f7fd f99c 	bl	8000548 <__aeabi_f2d>
 8003210:	a337      	add	r3, pc, #220	; (adr r3, 80032f0 <main+0x9d0>)
 8003212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003216:	f7fd f837 	bl	8000288 <__aeabi_dsub>
 800321a:	e7da      	b.n	80031d2 <main+0x8b2>
  p("calibration mode!\n");
 800321c:	483b      	ldr	r0, [pc, #236]	; (800330c <main+0x9ec>)
 800321e:	f000 feff 	bl	8004020 <p>
  calib_rotation_speed = -calib_rotation_speed;
 8003222:	4b3b      	ldr	r3, [pc, #236]	; (8003310 <main+0x9f0>)
  manual_offset_radian = 0;
 8003224:	4a35      	ldr	r2, [pc, #212]	; (80032fc <main+0x9dc>)
  calib_rotation_speed = -calib_rotation_speed;
 8003226:	edd3 7a00 	vldr	s15, [r3]
  manual_offset_radian = 0;
 800322a:	edc2 8a00 	vstr	s17, [r2]
  calib_rotation_speed = -calib_rotation_speed;
 800322e:	eef1 7a67 	vneg.f32	s15, s15
  cmd[0].out_v_final = 2.0;
 8003232:	4a34      	ldr	r2, [pc, #208]	; (8003304 <main+0x9e4>)
  calib_rotation_speed = -calib_rotation_speed;
 8003234:	edc3 7a00 	vstr	s15, [r3]
  cmd[0].out_v_final = 2.0;
 8003238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800323c:	60d3      	str	r3, [r2, #12]
  cmd[1].out_v_final = 2.0;
 800323e:	6213      	str	r3, [r2, #32]
  enc_calibration_mode = true;
 8003240:	2301      	movs	r3, #1
 8003242:	f888 3000 	strb.w	r3, [r8]
}
 8003246:	e59a      	b.n	8002d7e <main+0x45e>
        manual_offset_radian -= 0.01;
 8003248:	4b2c      	ldr	r3, [pc, #176]	; (80032fc <main+0x9dc>)
 800324a:	6818      	ldr	r0, [r3, #0]
 800324c:	f7fd f97c 	bl	8000548 <__aeabi_f2d>
 8003250:	a325      	add	r3, pc, #148	; (adr r3, 80032e8 <main+0x9c8>)
 8003252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003256:	f7fd f817 	bl	8000288 <__aeabi_dsub>
 800325a:	f7fd fcc5 	bl	8000be8 <__aeabi_d2f>
 800325e:	4b27      	ldr	r3, [pc, #156]	; (80032fc <main+0x9dc>)
 8003260:	6018      	str	r0, [r3, #0]
        break;
 8003262:	e58c      	b.n	8002d7e <main+0x45e>
        p("enter sleep!\n");
 8003264:	482b      	ldr	r0, [pc, #172]	; (8003314 <main+0x9f4>)
 8003266:	f000 fedb 	bl	8004020 <p>
        forceStop();
 800326a:	f000 fdbd 	bl	8003de8 <forceStop>
        while (1)
 800326e:	e7fe      	b.n	800326e <main+0x94e>
  } else if (isPushedSW3()) {
 8003270:	f7fe fa1a 	bl	80016a8 <isPushedSW3>
 8003274:	2800      	cmp	r0, #0
 8003276:	f43f ac14 	beq.w	8002aa2 <main+0x182>
    p("motor calibration mode!!\n");
 800327a:	4827      	ldr	r0, [pc, #156]	; (8003318 <main+0x9f8>)
 800327c:	f000 fed0 	bl	8004020 <p>
    motor_calibration_cnt = MOTOR_CALIB_INIT_CNT;
 8003280:	4b26      	ldr	r3, [pc, #152]	; (800331c <main+0x9fc>)
 8003282:	f241 3288 	movw	r2, #5000	; 0x1388
 8003286:	601a      	str	r2, [r3, #0]
    while (isPushedSW3())
 8003288:	f7fe fa0e 	bl	80016a8 <isPushedSW3>
 800328c:	2800      	cmp	r0, #0
 800328e:	d1fb      	bne.n	8003288 <main+0x968>
 8003290:	e407      	b.n	8002aa2 <main+0x182>
  } else if (isPushedSW2()) {
 8003292:	f7fe f9fd 	bl	8001690 <isPushedSW2>
 8003296:	2800      	cmp	r0, #0
 8003298:	f43f abf5 	beq.w	8002a86 <main+0x166>
    flash.board_id = 1;
 800329c:	2001      	movs	r0, #1
 800329e:	60a8      	str	r0, [r5, #8]
    writeCanBoardID(flash.board_id);
 80032a0:	f7fe f9b0 	bl	8001604 <writeCanBoardID>
    p("sed board id %d\n", flash.board_id);
 80032a4:	481e      	ldr	r0, [pc, #120]	; (8003320 <main+0xa00>)
 80032a6:	68a9      	ldr	r1, [r5, #8]
 80032a8:	f000 feba 	bl	8004020 <p>
    HAL_Delay(1000);
 80032ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032b0:	f000 ffa6 	bl	8004200 <HAL_Delay>
 80032b4:	f7ff bbe7 	b.w	8002a86 <main+0x166>
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80032b8:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80032bc:	eef4 8ae7 	vcmpe.f32	s17, s15
 80032c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c4:	f53f abab 	bmi.w	8002a1e <main+0xfe>
      motor_param[i].voltage_per_rps = V_PER_RPS_DEFAULT;
 80032c8:	eddf 7a16 	vldr	s15, [pc, #88]	; 8003324 <main+0xa04>
 80032cc:	f7ff bbab 	b.w	8002a26 <main+0x106>
    if (flash.rps_per_v[i] > 1 || flash.rps_per_v[i] < 10) {
 80032d0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80032d4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80032d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032dc:	f53f ab76 	bmi.w	80029cc <main+0xac>
      motor_param[i].voltage_per_rps = V_PER_RPS_DEFAULT;
 80032e0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003324 <main+0xa04>
 80032e4:	f7ff bb76 	b.w	80029d4 <main+0xb4>
 80032e8:	47ae147b 	.word	0x47ae147b
 80032ec:	3f847ae1 	.word	0x3f847ae1
 80032f0:	9999999a 	.word	0x9999999a
 80032f4:	3fb99999 	.word	0x3fb99999
 80032f8:	0800c454 	.word	0x0800c454
 80032fc:	20000400 	.word	0x20000400
 8003300:	0800c43c 	.word	0x0800c43c
 8003304:	200003b4 	.word	0x200003b4
 8003308:	0800c448 	.word	0x0800c448
 800330c:	0800c428 	.word	0x0800c428
 8003310:	20000000 	.word	0x20000000
 8003314:	0800c46c 	.word	0x0800c46c
 8003318:	0800c5a8 	.word	0x0800c5a8
 800331c:	20000404 	.word	0x20000404
 8003320:	0800c57c 	.word	0x0800c57c
 8003324:	3e19999a 	.word	0x3e19999a

08003328 <Error_Handler>:
 8003328:	b672      	cpsid	i
  while (1) {
 800332a:	e7fe      	b.n	800332a <Error_Handler+0x2>

0800332c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800332c:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800332e:	4811      	ldr	r0, [pc, #68]	; (8003374 <MX_SPI1_Init+0x48>)
 8003330:	4c11      	ldr	r4, [pc, #68]	; (8003378 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003332:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003336:	e9c0 4200 	strd	r4, r2, [r0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800333a:	2202      	movs	r2, #2
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800333c:	2300      	movs	r3, #0
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800333e:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003342:	2401      	movs	r4, #1
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003344:	6102      	str	r2, [r0, #16]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003346:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800334a:	e9c0 3102 	strd	r3, r1, [r0, #8]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800334e:	e9c0 4205 	strd	r4, r2, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003352:	2108      	movs	r1, #8
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8003354:	2207      	movs	r2, #7
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003356:	e9c0 1307 	strd	r1, r3, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800335a:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800335e:	e9c0 230b 	strd	r2, r3, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003362:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003364:	f003 fbfc 	bl	8006b60 <HAL_SPI_Init>
 8003368:	b900      	cbnz	r0, 800336c <MX_SPI1_Init+0x40>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800336a:	bd10      	pop	{r4, pc}
 800336c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003370:	f7ff bfda 	b.w	8003328 <Error_Handler>
 8003374:	200004b8 	.word	0x200004b8
 8003378:	40013000 	.word	0x40013000

0800337c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800337c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 800337e:	4a1e      	ldr	r2, [pc, #120]	; (80033f8 <HAL_SPI_MspInit+0x7c>)
 8003380:	6801      	ldr	r1, [r0, #0]
{
 8003382:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003384:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI1)
 8003386:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800338c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003390:	9306      	str	r3, [sp, #24]
  if(spiHandle->Instance==SPI1)
 8003392:	d001      	beq.n	8003398 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003394:	b009      	add	sp, #36	; 0x24
 8003396:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003398:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800339c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033a0:	2403      	movs	r4, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033a2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a4:	4815      	ldr	r0, [pc, #84]	; (80033fc <HAL_SPI_MspInit+0x80>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033aa:	619a      	str	r2, [r3, #24]
 80033ac:	699a      	ldr	r2, [r3, #24]
 80033ae:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80033b2:	9200      	str	r2, [sp, #0]
 80033b4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80033bc:	615a      	str	r2, [r3, #20]
 80033be:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033c0:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033c6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033c8:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ca:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80033cc:	2228      	movs	r2, #40	; 0x28
 80033ce:	2302      	movs	r3, #2
 80033d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033d4:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d6:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d8:	f002 fdb0 	bl	8005f3c <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033dc:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80033de:	2210      	movs	r2, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e0:	4806      	ldr	r0, [pc, #24]	; (80033fc <HAL_SPI_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80033e2:	9202      	str	r2, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033e6:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033ea:	e9cd 4505 	strd	r4, r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ee:	f002 fda5 	bl	8005f3c <HAL_GPIO_Init>
}
 80033f2:	b009      	add	sp, #36	; 0x24
 80033f4:	bd30      	pop	{r4, r5, pc}
 80033f6:	bf00      	nop
 80033f8:	40013000 	.word	0x40013000
 80033fc:	48000400 	.word	0x48000400

08003400 <readRegisterMA702>:
}

volatile static uint32_t delay_cnt = 0;

uint8_t readRegisterMA702(uint8_t enc, uint8_t address)
{
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	460e      	mov	r6, r1
  if (enc == 0)
 8003404:	4604      	mov	r4, r0
 8003406:	2800      	cmp	r0, #0
 8003408:	d14c      	bne.n	80034a4 <readRegisterMA702+0xa4>
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800340a:	482d      	ldr	r0, [pc, #180]	; (80034c0 <readRegisterMA702+0xc0>)
 800340c:	4622      	mov	r2, r4
 800340e:	2140      	movs	r1, #64	; 0x40
 8003410:	f002 fe82 	bl	8006118 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }

  hspi1.Instance->DR = 0x4000 | ((address & 0x1F) << 8);
 8003414:	4d2b      	ldr	r5, [pc, #172]	; (80034c4 <readRegisterMA702+0xc4>)
 8003416:	0236      	lsls	r6, r6, #8
 8003418:	682a      	ldr	r2, [r5, #0]
 800341a:	f406 56f8 	and.w	r6, r6, #7936	; 0x1f00
 800341e:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8003422:	60d6      	str	r6, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 8003424:	6893      	ldr	r3, [r2, #8]
 8003426:	07d9      	lsls	r1, r3, #31
 8003428:	d5fc      	bpl.n	8003424 <readRegisterMA702+0x24>
  {
  }
  if (enc == 0)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800342a:	4825      	ldr	r0, [pc, #148]	; (80034c0 <readRegisterMA702+0xc0>)
 800342c:	2201      	movs	r2, #1
  if (enc == 0)
 800342e:	bb24      	cbnz	r4, 800347a <readRegisterMA702+0x7a>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003430:	2140      	movs	r1, #64	; 0x40
 8003432:	f002 fe71 	bl	8006118 <HAL_GPIO_WritePin>

    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
 8003436:	4b24      	ldr	r3, [pc, #144]	; (80034c8 <readRegisterMA702+0xc8>)
 8003438:	601c      	str	r4, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	2a01      	cmp	r2, #1
 800343e:	d805      	bhi.n	800344c <readRegisterMA702+0x4c>
 8003440:	6819      	ldr	r1, [r3, #0]
 8003442:	3101      	adds	r1, #1
 8003444:	6019      	str	r1, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	2a01      	cmp	r2, #1
 800344a:	d9f9      	bls.n	8003440 <readRegisterMA702+0x40>
    {
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800344c:	481c      	ldr	r0, [pc, #112]	; (80034c0 <readRegisterMA702+0xc0>)
 800344e:	2200      	movs	r2, #0
 8003450:	2140      	movs	r1, #64	; 0x40
 8003452:	f002 fe61 	bl	8006118 <HAL_GPIO_WritePin>
    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
    {
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
  }
  uint16_t temp = hspi1.Instance->DR;
 8003456:	682a      	ldr	r2, [r5, #0]

  hspi1.Instance->DR = 0;
 8003458:	2300      	movs	r3, #0
  uint16_t temp = hspi1.Instance->DR;
 800345a:	68d1      	ldr	r1, [r2, #12]
  hspi1.Instance->DR = 0;
 800345c:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 800345e:	6893      	ldr	r3, [r2, #8]
 8003460:	07db      	lsls	r3, r3, #31
 8003462:	d5fc      	bpl.n	800345e <readRegisterMA702+0x5e>
  {
  }

  if (enc == 0)
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003464:	4816      	ldr	r0, [pc, #88]	; (80034c0 <readRegisterMA702+0xc0>)
 8003466:	2201      	movs	r2, #1
  if (enc == 0)
 8003468:	bb14      	cbnz	r4, 80034b0 <readRegisterMA702+0xb0>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800346a:	2140      	movs	r1, #64	; 0x40
 800346c:	f002 fe54 	bl	8006118 <HAL_GPIO_WritePin>
  else
  {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
  }

  return hspi1.Instance->DR >> 8;
 8003470:	682b      	ldr	r3, [r5, #0]
 8003472:	68d8      	ldr	r0, [r3, #12]
}
 8003474:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8003478:	bd70      	pop	{r4, r5, r6, pc}
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800347a:	2180      	movs	r1, #128	; 0x80
 800347c:	f002 fe4c 	bl	8006118 <HAL_GPIO_WritePin>
    for (delay_cnt = 0; delay_cnt < 2; delay_cnt++)
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <readRegisterMA702+0xc8>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	2a01      	cmp	r2, #1
 800348a:	d805      	bhi.n	8003498 <readRegisterMA702+0x98>
 800348c:	6819      	ldr	r1, [r3, #0]
 800348e:	3101      	adds	r1, #1
 8003490:	6019      	str	r1, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	2a01      	cmp	r2, #1
 8003496:	d9f9      	bls.n	800348c <readRegisterMA702+0x8c>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8003498:	4809      	ldr	r0, [pc, #36]	; (80034c0 <readRegisterMA702+0xc0>)
 800349a:	2200      	movs	r2, #0
 800349c:	2180      	movs	r1, #128	; 0x80
 800349e:	f002 fe3b 	bl	8006118 <HAL_GPIO_WritePin>
 80034a2:	e7d8      	b.n	8003456 <readRegisterMA702+0x56>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80034a4:	4806      	ldr	r0, [pc, #24]	; (80034c0 <readRegisterMA702+0xc0>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	2180      	movs	r1, #128	; 0x80
 80034aa:	f002 fe35 	bl	8006118 <HAL_GPIO_WritePin>
 80034ae:	e7b1      	b.n	8003414 <readRegisterMA702+0x14>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80034b0:	2180      	movs	r1, #128	; 0x80
 80034b2:	f002 fe31 	bl	8006118 <HAL_GPIO_WritePin>
  return hspi1.Instance->DR >> 8;
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	68d8      	ldr	r0, [r3, #12]
}
 80034ba:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80034be:	bd70      	pop	{r4, r5, r6, pc}
 80034c0:	48000400 	.word	0x48000400
 80034c4:	200004b8 	.word	0x200004b8
 80034c8:	200004b4 	.word	0x200004b4
 80034cc:	00000000 	.word	0x00000000

080034d0 <updateMA702_M0>:

  return hspi1.Instance->DR >> 8;
}

inline void updateMA702_M0(void)
{
 80034d0:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80034d2:	2200      	movs	r2, #0
 80034d4:	2140      	movs	r1, #64	; 0x40
 80034d6:	4830      	ldr	r0, [pc, #192]	; (8003598 <updateMA702_M0+0xc8>)

  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 80034d8:	4c30      	ldr	r4, [pc, #192]	; (800359c <updateMA702_M0+0xcc>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80034da:	f002 fe1d 	bl	8006118 <HAL_GPIO_WritePin>

  ma702[1].enc_raw = hspi1.Instance->DR;
 80034de:	4b30      	ldr	r3, [pc, #192]	; (80035a0 <updateMA702_M0+0xd0>)
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 80034e0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  ma702[1].enc_raw = hspi1.Instance->DR;
 80034e2:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 80034e4:	2300      	movs	r3, #0
  ma702[1].enc_raw = hspi1.Instance->DR;
 80034e6:	68d1      	ldr	r1, [r2, #12]
  ma702[1].pre_enc_raw = ma702[1].enc_raw;
 80034e8:	6325      	str	r5, [r4, #48]	; 0x30
  hspi1.Instance->DR = 0;
 80034ea:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 80034ec:	6893      	ldr	r3, [r2, #8]
 80034ee:	07db      	lsls	r3, r3, #31
 80034f0:	d5fc      	bpl.n	80034ec <updateMA702_M0+0x1c>
  {
  }
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80034f2:	68d6      	ldr	r6, [r2, #12]

  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 80034f4:	4b2b      	ldr	r3, [pc, #172]	; (80035a4 <updateMA702_M0+0xd4>)
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80034f6:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80034fa:	4016      	ands	r6, r2
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 80034fc:	fb83 2306 	smull	r2, r3, r3, r6
 8003500:	4433      	add	r3, r6
 8003502:	f241 5255 	movw	r2, #5461	; 0x1555
 8003506:	131b      	asrs	r3, r3, #12
 8003508:	fb02 6313 	mls	r3, r2, r3, r6
 800350c:	1ad2      	subs	r2, r2, r3
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 800350e:	ee07 2a90 	vmov	s15, r2
 8003512:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003516:	eddf 7a24 	vldr	s15, [pc, #144]	; 80035a8 <updateMA702_M0+0xd8>
  ma702[1].enc_elec_raw = 5461 - (ma702[1].enc_raw % 5461);
 800351a:	62e2      	str	r2, [r4, #44]	; 0x2c
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 800351c:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[1].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8003520:	62a6      	str	r6, [r4, #40]	; 0x28
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 8003522:	ee17 0a90 	vmov	r0, s15
 8003526:	f7fd f80f 	bl	8000548 <__aeabi_f2d>
 800352a:	a319      	add	r3, pc, #100	; (adr r3, 8003590 <updateMA702_M0+0xc0>)
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f7fd f862 	bl	80005f8 <__aeabi_dmul>
 8003534:	f7fd fb58 	bl	8000be8 <__aeabi_d2f>
  int temp = ma702[enc].pre_enc_raw - ma702[enc].enc_raw;
 8003538:	1bad      	subs	r5, r5, r6
  if (temp < -HARF_OF_ENC_CNT_MAX)
 800353a:	f515 4f00 	cmn.w	r5, #32768	; 0x8000
  ma702[1].output_radian = (float)ma702[1].enc_elec_raw / 5461 * 2 * M_PI;
 800353e:	6260      	str	r0, [r4, #36]	; 0x24
  if (temp < -HARF_OF_ENC_CNT_MAX)
 8003540:	da1d      	bge.n	800357e <updateMA702_M0+0xae>
    temp += ENC_CNT_MAX;
 8003542:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
  if (abs(ma702[enc].diff_max) < abs(temp))
 8003546:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  ma702[enc].diff_enc = temp;
 8003548:	6365      	str	r5, [r4, #52]	; 0x34
  if (abs(ma702[enc].diff_max) < abs(temp))
 800354a:	2b00      	cmp	r3, #0
 800354c:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
 8003550:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
 8003554:	bfb8      	it	lt
 8003556:	425b      	neglt	r3, r3
 8003558:	4293      	cmp	r3, r2
  if (abs(ma702[enc].diff_min) > abs(temp))
 800355a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  updateDiff(1);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800355c:	480e      	ldr	r0, [pc, #56]	; (8003598 <updateMA702_M0+0xc8>)
    ma702[enc].diff_max_cnt = ma702[enc].enc_raw;
 800355e:	bfb8      	it	lt
 8003560:	e9c4 560f 	strdlt	r5, r6, [r4, #60]	; 0x3c
  if (abs(ma702[enc].diff_min) > abs(temp))
 8003564:	2b00      	cmp	r3, #0
 8003566:	bfb8      	it	lt
 8003568:	425b      	neglt	r3, r3
 800356a:	429a      	cmp	r2, r3
    ma702[enc].diff_min = temp;
 800356c:	bfbc      	itt	lt
 800356e:	63a5      	strlt	r5, [r4, #56]	; 0x38
    ma702[enc].diff_min_cnt = ma702[enc].enc_raw;
 8003570:	6466      	strlt	r6, [r4, #68]	; 0x44
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003572:	2201      	movs	r2, #1
}
 8003574:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8003578:	2140      	movs	r1, #64	; 0x40
 800357a:	f002 bdcd 	b.w	8006118 <HAL_GPIO_WritePin>
  else if (temp > HARF_OF_ENC_CNT_MAX)
 800357e:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8003582:	bfc8      	it	gt
 8003584:	f5a5 3580 	subgt.w	r5, r5, #65536	; 0x10000
 8003588:	e7dd      	b.n	8003546 <updateMA702_M0+0x76>
 800358a:	bf00      	nop
 800358c:	f3af 8000 	nop.w
 8003590:	54442d18 	.word	0x54442d18
 8003594:	400921fb 	.word	0x400921fb
 8003598:	48000400 	.word	0x48000400
 800359c:	2000051c 	.word	0x2000051c
 80035a0:	200004b8 	.word	0x200004b8
 80035a4:	c003000d 	.word	0xc003000d
 80035a8:	39c00300 	.word	0x39c00300
 80035ac:	00000000 	.word	0x00000000

080035b0 <updateMA702_M1>:

inline void updateMA702_M1(void)
{
 80035b0:	b570      	push	{r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80035b2:	2200      	movs	r2, #0
 80035b4:	2180      	movs	r1, #128	; 0x80
 80035b6:	4830      	ldr	r0, [pc, #192]	; (8003678 <updateMA702_M1+0xc8>)

  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 80035b8:	4c30      	ldr	r4, [pc, #192]	; (800367c <updateMA702_M1+0xcc>)
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80035ba:	f002 fdad 	bl	8006118 <HAL_GPIO_WritePin>

  ma702[0].enc_raw = hspi1.Instance->DR;
 80035be:	4b30      	ldr	r3, [pc, #192]	; (8003680 <updateMA702_M1+0xd0>)
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 80035c0:	6865      	ldr	r5, [r4, #4]
  ma702[0].enc_raw = hspi1.Instance->DR;
 80035c2:	681a      	ldr	r2, [r3, #0]
  hspi1.Instance->DR = 0;
 80035c4:	2300      	movs	r3, #0
  ma702[0].enc_raw = hspi1.Instance->DR;
 80035c6:	68d1      	ldr	r1, [r2, #12]
  ma702[0].pre_enc_raw = ma702[0].enc_raw;
 80035c8:	60e5      	str	r5, [r4, #12]
  hspi1.Instance->DR = 0;
 80035ca:	60d3      	str	r3, [r2, #12]
  while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 80035cc:	6893      	ldr	r3, [r2, #8]
 80035ce:	07db      	lsls	r3, r3, #31
 80035d0:	d5fc      	bpl.n	80035cc <updateMA702_M1+0x1c>
  {
  }
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80035d2:	68d6      	ldr	r6, [r2, #12]

  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 80035d4:	4b2b      	ldr	r3, [pc, #172]	; (8003684 <updateMA702_M1+0xd4>)
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 80035d6:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80035da:	4016      	ands	r6, r2
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 80035dc:	fb83 2306 	smull	r2, r3, r3, r6
 80035e0:	4433      	add	r3, r6
 80035e2:	f241 5255 	movw	r2, #5461	; 0x1555
 80035e6:	131b      	asrs	r3, r3, #12
 80035e8:	fb02 6313 	mls	r3, r2, r3, r6
 80035ec:	1ad2      	subs	r2, r2, r3
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 80035ee:	ee07 2a90 	vmov	s15, r2
 80035f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035f6:	eddf 7a24 	vldr	s15, [pc, #144]	; 8003688 <updateMA702_M1+0xd8>
  ma702[0].enc_elec_raw = 5461 - (ma702[0].enc_raw % 5461);
 80035fa:	60a2      	str	r2, [r4, #8]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 80035fc:	ee67 7a27 	vmul.f32	s15, s14, s15
  ma702[0].enc_raw = hspi1.Instance->DR & 0xFFFC;
 8003600:	6066      	str	r6, [r4, #4]
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 8003602:	ee17 0a90 	vmov	r0, s15
 8003606:	f7fc ff9f 	bl	8000548 <__aeabi_f2d>
 800360a:	a319      	add	r3, pc, #100	; (adr r3, 8003670 <updateMA702_M1+0xc0>)
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f7fc fff2 	bl	80005f8 <__aeabi_dmul>
 8003614:	f7fd fae8 	bl	8000be8 <__aeabi_d2f>
  int temp = ma702[enc].pre_enc_raw - ma702[enc].enc_raw;
 8003618:	1bad      	subs	r5, r5, r6
  if (temp < -HARF_OF_ENC_CNT_MAX)
 800361a:	f515 4f00 	cmn.w	r5, #32768	; 0x8000
  ma702[0].output_radian = (float)ma702[0].enc_elec_raw / 5461 * 2 * M_PI;
 800361e:	6020      	str	r0, [r4, #0]
  if (temp < -HARF_OF_ENC_CNT_MAX)
 8003620:	da1d      	bge.n	800365e <updateMA702_M1+0xae>
    temp += ENC_CNT_MAX;
 8003622:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
  if (abs(ma702[enc].diff_max) < abs(temp))
 8003626:	69a3      	ldr	r3, [r4, #24]
  ma702[enc].diff_enc = temp;
 8003628:	6125      	str	r5, [r4, #16]
  if (abs(ma702[enc].diff_max) < abs(temp))
 800362a:	2b00      	cmp	r3, #0
 800362c:	ea85 72e5 	eor.w	r2, r5, r5, asr #31
 8003630:	eba2 72e5 	sub.w	r2, r2, r5, asr #31
 8003634:	bfb8      	it	lt
 8003636:	425b      	neglt	r3, r3
 8003638:	4293      	cmp	r3, r2
  if (abs(ma702[enc].diff_min) > abs(temp))
 800363a:	6963      	ldr	r3, [r4, #20]

  updateDiff(0);
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800363c:	480e      	ldr	r0, [pc, #56]	; (8003678 <updateMA702_M1+0xc8>)
    ma702[enc].diff_max_cnt = ma702[enc].enc_raw;
 800363e:	bfb8      	it	lt
 8003640:	e9c4 5606 	strdlt	r5, r6, [r4, #24]
  if (abs(ma702[enc].diff_min) > abs(temp))
 8003644:	2b00      	cmp	r3, #0
 8003646:	bfb8      	it	lt
 8003648:	425b      	neglt	r3, r3
 800364a:	429a      	cmp	r2, r3
    ma702[enc].diff_min = temp;
 800364c:	bfbc      	itt	lt
 800364e:	6165      	strlt	r5, [r4, #20]
    ma702[enc].diff_min_cnt = ma702[enc].enc_raw;
 8003650:	6226      	strlt	r6, [r4, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8003652:	2201      	movs	r2, #1
}
 8003654:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	f002 bd5d 	b.w	8006118 <HAL_GPIO_WritePin>
  else if (temp > HARF_OF_ENC_CNT_MAX)
 800365e:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
    temp -= ENC_CNT_MAX;
 8003662:	bfc8      	it	gt
 8003664:	f5a5 3580 	subgt.w	r5, r5, #65536	; 0x10000
 8003668:	e7dd      	b.n	8003626 <updateMA702_M1+0x76>
 800366a:	bf00      	nop
 800366c:	f3af 8000 	nop.w
 8003670:	54442d18 	.word	0x54442d18
 8003674:	400921fb 	.word	0x400921fb
 8003678:	48000400 	.word	0x48000400
 800367c:	2000051c 	.word	0x2000051c
 8003680:	200004b8 	.word	0x200004b8
 8003684:	c003000d 	.word	0xc003000d
 8003688:	39c00300 	.word	0x39c00300

0800368c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800368c:	4b0a      	ldr	r3, [pc, #40]	; (80036b8 <HAL_MspInit+0x2c>)
 800368e:	699a      	ldr	r2, [r3, #24]
 8003690:	f042 0201 	orr.w	r2, r2, #1
 8003694:	619a      	str	r2, [r3, #24]
 8003696:	699a      	ldr	r2, [r3, #24]
{
 8003698:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369a:	f002 0201 	and.w	r2, r2, #1
 800369e:	9200      	str	r2, [sp, #0]
 80036a0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036a2:	69da      	ldr	r2, [r3, #28]
 80036a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80036a8:	61da      	str	r2, [r3, #28]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b0:	9301      	str	r3, [sp, #4]
 80036b2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036b4:	b002      	add	sp, #8
 80036b6:	4770      	bx	lr
 80036b8:	40021000 	.word	0x40021000

080036bc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036bc:	e7fe      	b.n	80036bc <NMI_Handler>
 80036be:	bf00      	nop

080036c0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036c0:	e7fe      	b.n	80036c0 <HardFault_Handler>
 80036c2:	bf00      	nop

080036c4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036c4:	e7fe      	b.n	80036c4 <MemManage_Handler>
 80036c6:	bf00      	nop

080036c8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036c8:	e7fe      	b.n	80036c8 <BusFault_Handler>
 80036ca:	bf00      	nop

080036cc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036cc:	e7fe      	b.n	80036cc <UsageFault_Handler>
 80036ce:	bf00      	nop

080036d0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop

080036d4 <DebugMon_Handler>:
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop

080036d8 <PendSV_Handler>:
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop

080036dc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036dc:	f000 bd7e 	b.w	80041dc <HAL_IncTick>

080036e0 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <DMA1_Channel4_IRQHandler+0x8>)
 80036e2:	f002 ba4f 	b.w	8005b84 <HAL_DMA_IRQHandler>
 80036e6:	bf00      	nop
 80036e8:	20001924 	.word	0x20001924

080036ec <USB_HP_CAN_TX_IRQHandler>:
void USB_HP_CAN_TX_IRQHandler(void)
{
  /* USER CODE BEGIN USB_HP_CAN_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <USB_HP_CAN_TX_IRQHandler+0x8>)
 80036ee:	f001 bfb7 	b.w	8005660 <HAL_CAN_IRQHandler>
 80036f2:	bf00      	nop
 80036f4:	20000308 	.word	0x20000308

080036f8 <USB_LP_CAN_RX0_IRQHandler>:
 80036f8:	4801      	ldr	r0, [pc, #4]	; (8003700 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 80036fa:	f001 bfb1 	b.w	8005660 <HAL_CAN_IRQHandler>
 80036fe:	bf00      	nop
 8003700:	20000308 	.word	0x20000308

08003704 <CAN_RX1_IRQHandler>:
 8003704:	4801      	ldr	r0, [pc, #4]	; (800370c <CAN_RX1_IRQHandler+0x8>)
 8003706:	f001 bfab 	b.w	8005660 <HAL_CAN_IRQHandler>
 800370a:	bf00      	nop
 800370c:	20000308 	.word	0x20000308

08003710 <CAN_SCE_IRQHandler>:
 8003710:	4801      	ldr	r0, [pc, #4]	; (8003718 <CAN_SCE_IRQHandler+0x8>)
 8003712:	f001 bfa5 	b.w	8005660 <HAL_CAN_IRQHandler>
 8003716:	bf00      	nop
 8003718:	20000308 	.word	0x20000308

0800371c <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800371c:	4801      	ldr	r0, [pc, #4]	; (8003724 <TIM1_UP_TIM16_IRQHandler+0x8>)
 800371e:	f003 bd1b 	b.w	8007158 <HAL_TIM_IRQHandler>
 8003722:	bf00      	nop
 8003724:	20000568 	.word	0x20000568

08003728 <TIM1_CC_IRQHandler>:
 8003728:	4801      	ldr	r0, [pc, #4]	; (8003730 <TIM1_CC_IRQHandler+0x8>)
 800372a:	f003 bd15 	b.w	8007158 <HAL_TIM_IRQHandler>
 800372e:	bf00      	nop
 8003730:	20000568 	.word	0x20000568

08003734 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003734:	4801      	ldr	r0, [pc, #4]	; (800373c <USART1_IRQHandler+0x8>)
 8003736:	f004 b94f 	b.w	80079d8 <HAL_UART_IRQHandler>
 800373a:	bf00      	nop
 800373c:	20001968 	.word	0x20001968

08003740 <TIM8_UP_IRQHandler>:
void TIM8_UP_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003740:	4801      	ldr	r0, [pc, #4]	; (8003748 <TIM8_UP_IRQHandler+0x8>)
 8003742:	f003 bd09 	b.w	8007158 <HAL_TIM_IRQHandler>
 8003746:	bf00      	nop
 8003748:	200005b4 	.word	0x200005b4

0800374c <TIM8_CC_IRQHandler>:
 800374c:	4801      	ldr	r0, [pc, #4]	; (8003754 <TIM8_CC_IRQHandler+0x8>)
 800374e:	f003 bd03 	b.w	8007158 <HAL_TIM_IRQHandler>
 8003752:	bf00      	nop
 8003754:	200005b4 	.word	0x200005b4

08003758 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003758:	2001      	movs	r0, #1
 800375a:	4770      	bx	lr

0800375c <_kill>:

int _kill(int pid, int sig)
{
 800375c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800375e:	f006 fcbf 	bl	800a0e0 <__errno>
 8003762:	2316      	movs	r3, #22
 8003764:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003766:	f04f 30ff 	mov.w	r0, #4294967295
 800376a:	bd08      	pop	{r3, pc}

0800376c <_exit>:

void _exit (int status)
{
 800376c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800376e:	f006 fcb7 	bl	800a0e0 <__errno>
 8003772:	2316      	movs	r3, #22
 8003774:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003776:	e7fe      	b.n	8003776 <_exit+0xa>

08003778 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003778:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800377a:	1e16      	subs	r6, r2, #0
 800377c:	dd07      	ble.n	800378e <_read+0x16>
 800377e:	460c      	mov	r4, r1
 8003780:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003782:	f3af 8000 	nop.w
 8003786:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800378a:	42a5      	cmp	r5, r4
 800378c:	d1f9      	bne.n	8003782 <_read+0xa>
	}

return len;
}
 800378e:	4630      	mov	r0, r6
 8003790:	bd70      	pop	{r4, r5, r6, pc}
 8003792:	bf00      	nop

08003794 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003794:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003796:	1e16      	subs	r6, r2, #0
 8003798:	dd07      	ble.n	80037aa <_write+0x16>
 800379a:	460c      	mov	r4, r1
 800379c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800379e:	f814 0b01 	ldrb.w	r0, [r4], #1
 80037a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037a6:	42ac      	cmp	r4, r5
 80037a8:	d1f9      	bne.n	800379e <_write+0xa>
	}
	return len;
}
 80037aa:	4630      	mov	r0, r6
 80037ac:	bd70      	pop	{r4, r5, r6, pc}
 80037ae:	bf00      	nop

080037b0 <_close>:

int _close(int file)
{
	return -1;
}
 80037b0:	f04f 30ff 	mov.w	r0, #4294967295
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop

080037b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80037b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037bc:	604b      	str	r3, [r1, #4]
	return 0;
}
 80037be:	2000      	movs	r0, #0
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop

080037c4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80037c4:	2001      	movs	r0, #1
 80037c6:	4770      	bx	lr

080037c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80037c8:	2000      	movs	r0, #0
 80037ca:	4770      	bx	lr

080037cc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037cc:	490c      	ldr	r1, [pc, #48]	; (8003800 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037ce:	4a0d      	ldr	r2, [pc, #52]	; (8003804 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80037d0:	680b      	ldr	r3, [r1, #0]
{
 80037d2:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037d4:	4c0c      	ldr	r4, [pc, #48]	; (8003808 <_sbrk+0x3c>)
 80037d6:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80037d8:	b12b      	cbz	r3, 80037e6 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037da:	4418      	add	r0, r3
 80037dc:	4290      	cmp	r0, r2
 80037de:	d807      	bhi.n	80037f0 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80037e0:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80037e6:	4b09      	ldr	r3, [pc, #36]	; (800380c <_sbrk+0x40>)
 80037e8:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80037ea:	4418      	add	r0, r3
 80037ec:	4290      	cmp	r0, r2
 80037ee:	d9f7      	bls.n	80037e0 <_sbrk+0x14>
    errno = ENOMEM;
 80037f0:	f006 fc76 	bl	800a0e0 <__errno>
 80037f4:	230c      	movs	r3, #12
 80037f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	bd10      	pop	{r4, pc}
 8003800:	20000564 	.word	0x20000564
 8003804:	20008000 	.word	0x20008000
 8003808:	00000400 	.word	0x00000400
 800380c:	20001e90 	.word	0x20001e90

08003810 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003810:	4a03      	ldr	r2, [pc, #12]	; (8003820 <SystemInit+0x10>)
 8003812:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003816:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800381a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800381e:	4770      	bx	lr
 8003820:	e000ed00 	.word	0xe000ed00

08003824 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003824:	b500      	push	{lr}

  if(tim_pwmHandle->Instance==TIM1)
 8003826:	4a22      	ldr	r2, [pc, #136]	; (80038b0 <HAL_TIM_PWM_MspInit+0x8c>)
 8003828:	6803      	ldr	r3, [r0, #0]
 800382a:	4293      	cmp	r3, r2
{
 800382c:	b083      	sub	sp, #12
  if(tim_pwmHandle->Instance==TIM1)
 800382e:	d005      	beq.n	800383c <HAL_TIM_PWM_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM8)
 8003830:	4a20      	ldr	r2, [pc, #128]	; (80038b4 <HAL_TIM_PWM_MspInit+0x90>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d01f      	beq.n	8003876 <HAL_TIM_PWM_MspInit+0x52>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003836:	b003      	add	sp, #12
 8003838:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800383c:	4b1e      	ldr	r3, [pc, #120]	; (80038b8 <HAL_TIM_PWM_MspInit+0x94>)
 800383e:	6998      	ldr	r0, [r3, #24]
 8003840:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 8003844:	6198      	str	r0, [r3, #24]
 8003846:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003848:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800384a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800384e:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003850:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003852:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003854:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003856:	f002 f851 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800385a:	2019      	movs	r0, #25
 800385c:	f002 f88c 	bl	8005978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003860:	2200      	movs	r2, #0
 8003862:	201b      	movs	r0, #27
 8003864:	4611      	mov	r1, r2
 8003866:	f002 f849 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800386a:	201b      	movs	r0, #27
}
 800386c:	b003      	add	sp, #12
 800386e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8003872:	f002 b881 	b.w	8005978 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003876:	4b10      	ldr	r3, [pc, #64]	; (80038b8 <HAL_TIM_PWM_MspInit+0x94>)
 8003878:	6998      	ldr	r0, [r3, #24]
 800387a:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 800387e:	6198      	str	r0, [r3, #24]
 8003880:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8003882:	2200      	movs	r2, #0
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003884:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8003888:	4611      	mov	r1, r2
    __HAL_RCC_TIM8_CLK_ENABLE();
 800388a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 800388c:	202c      	movs	r0, #44	; 0x2c
    __HAL_RCC_TIM8_CLK_ENABLE();
 800388e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 0, 0);
 8003890:	f002 f834 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8003894:	202c      	movs	r0, #44	; 0x2c
 8003896:	f002 f86f 	bl	8005978 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800389a:	2200      	movs	r2, #0
 800389c:	202e      	movs	r0, #46	; 0x2e
 800389e:	4611      	mov	r1, r2
 80038a0:	f002 f82c 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80038a4:	202e      	movs	r0, #46	; 0x2e
}
 80038a6:	b003      	add	sp, #12
 80038a8:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80038ac:	f002 b864 	b.w	8005978 <HAL_NVIC_EnableIRQ>
 80038b0:	40012c00 	.word	0x40012c00
 80038b4:	40013400 	.word	0x40013400
 80038b8:	40021000 	.word	0x40021000

080038bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80038bc:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 80038be:	6803      	ldr	r3, [r0, #0]
 80038c0:	4a28      	ldr	r2, [pc, #160]	; (8003964 <HAL_TIM_MspPostInit+0xa8>)
{
 80038c2:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c4:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 80038c6:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80038cc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80038d0:	9408      	str	r4, [sp, #32]
  if(timHandle->Instance==TIM1)
 80038d2:	d004      	beq.n	80038de <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 80038d4:	4a24      	ldr	r2, [pc, #144]	; (8003968 <HAL_TIM_MspPostInit+0xac>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d02d      	beq.n	8003936 <HAL_TIM_MspPostInit+0x7a>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80038da:	b00b      	add	sp, #44	; 0x2c
 80038dc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038de:	4b23      	ldr	r3, [pc, #140]	; (800396c <HAL_TIM_MspPostInit+0xb0>)
 80038e0:	695a      	ldr	r2, [r3, #20]
 80038e2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80038e6:	615a      	str	r2, [r3, #20]
 80038e8:	695a      	ldr	r2, [r3, #20]
 80038ea:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80038ee:	9201      	str	r2, [sp, #4]
 80038f0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f2:	695a      	ldr	r2, [r3, #20]
 80038f4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80038f8:	615a      	str	r2, [r3, #20]
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003900:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003902:	2506      	movs	r5, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003904:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003906:	f44f 62f0 	mov.w	r2, #1920	; 0x780
 800390a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800390c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003910:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003914:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003916:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003918:	f002 fb10 	bl	8005f3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800391c:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003920:	4813      	ldr	r0, [pc, #76]	; (8003970 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003922:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003924:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003926:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800392a:	e9cd 4406 	strd	r4, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392e:	f002 fb05 	bl	8005f3c <HAL_GPIO_Init>
}
 8003932:	b00b      	add	sp, #44	; 0x2c
 8003934:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003936:	4b0d      	ldr	r3, [pc, #52]	; (800396c <HAL_TIM_MspPostInit+0xb0>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003938:	480e      	ldr	r0, [pc, #56]	; (8003974 <HAL_TIM_MspPostInit+0xb8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800393a:	695a      	ldr	r2, [r3, #20]
 800393c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003940:	615a      	str	r2, [r3, #20]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003948:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 800394a:	f44f 54ee 	mov.w	r4, #7616	; 0x1dc0
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800394e:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8003950:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003952:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
 8003954:	e9cd 4504 	strd	r4, r5, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003958:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800395a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800395c:	f002 faee 	bl	8005f3c <HAL_GPIO_Init>
}
 8003960:	b00b      	add	sp, #44	; 0x2c
 8003962:	bd30      	pop	{r4, r5, pc}
 8003964:	40012c00 	.word	0x40012c00
 8003968:	40013400 	.word	0x40013400
 800396c:	40021000 	.word	0x40021000
 8003970:	48000400 	.word	0x48000400
 8003974:	48000800 	.word	0x48000800

08003978 <MX_TIM1_Init>:
{
 8003978:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800397a:	2400      	movs	r4, #0
{
 800397c:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800397e:	222c      	movs	r2, #44	; 0x2c
 8003980:	4621      	mov	r1, r4
 8003982:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003984:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003988:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800398c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003990:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003994:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003996:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003998:	f006 fb50 	bl	800a03c <memset>
  htim1.Instance = TIM1;
 800399c:	4838      	ldr	r0, [pc, #224]	; (8003a80 <MX_TIM1_Init+0x108>)
  htim1.Init.Prescaler = 1;
 800399e:	4a39      	ldr	r2, [pc, #228]	; (8003a84 <MX_TIM1_Init+0x10c>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039a0:	6184      	str	r4, [r0, #24]
  htim1.Init.Prescaler = 1;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 1800;
 80039a8:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80039ac:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim1.Init.RepetitionCounter = 0;
 80039b0:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80039b4:	f003 fa20 	bl	8006df8 <HAL_TIM_PWM_Init>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d144      	bne.n	8003a46 <MX_TIM1_Init+0xce>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80039bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039c0:	2270      	movs	r2, #112	; 0x70
 80039c2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80039c6:	482e      	ldr	r0, [pc, #184]	; (8003a80 <MX_TIM1_Init+0x108>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80039c8:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80039ca:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80039cc:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80039ce:	f003 fe9d 	bl	800770c <HAL_TIMEx_MasterConfigSynchronization>
 80039d2:	2800      	cmp	r0, #0
 80039d4:	d14a      	bne.n	8003a6c <MX_TIM1_Init+0xf4>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039d6:	2000      	movs	r0, #0
 80039d8:	2100      	movs	r1, #0
  sConfigOC.Pulse = 0;
 80039da:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039e0:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039e2:	4827      	ldr	r0, [pc, #156]	; (8003a80 <MX_TIM1_Init+0x108>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039e4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039e6:	a904      	add	r1, sp, #16
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039e8:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80039ec:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80039ee:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039f0:	f003 fcaa 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 80039f4:	2800      	cmp	r0, #0
 80039f6:	d136      	bne.n	8003a66 <MX_TIM1_Init+0xee>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039f8:	4821      	ldr	r0, [pc, #132]	; (8003a80 <MX_TIM1_Init+0x108>)
 80039fa:	2204      	movs	r2, #4
 80039fc:	a904      	add	r1, sp, #16
 80039fe:	f003 fca3 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 8003a02:	bb68      	cbnz	r0, 8003a60 <MX_TIM1_Init+0xe8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a04:	481e      	ldr	r0, [pc, #120]	; (8003a80 <MX_TIM1_Init+0x108>)
 8003a06:	2208      	movs	r2, #8
 8003a08:	a904      	add	r1, sp, #16
 8003a0a:	f003 fc9d 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 8003a0e:	bb20      	cbnz	r0, 8003a5a <MX_TIM1_Init+0xe2>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003a10:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8003a78 <MX_TIM1_Init+0x100>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003a14:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = 10;
 8003a16:	240a      	movs	r4, #10
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a1c:	4818      	ldr	r0, [pc, #96]	; (8003a80 <MX_TIM1_Init+0x108>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a1e:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a20:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a22:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.DeadTime = 10;
 8003a26:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a2a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003a2e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003a32:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a36:	f003 feaf 	bl	8007798 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a3a:	b938      	cbnz	r0, 8003a4c <MX_TIM1_Init+0xd4>
  HAL_TIM_MspPostInit(&htim1);
 8003a3c:	4810      	ldr	r0, [pc, #64]	; (8003a80 <MX_TIM1_Init+0x108>)
 8003a3e:	f7ff ff3d 	bl	80038bc <HAL_TIM_MspPostInit>
}
 8003a42:	b018      	add	sp, #96	; 0x60
 8003a44:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003a46:	f7ff fc6f 	bl	8003328 <Error_Handler>
 8003a4a:	e7b7      	b.n	80039bc <MX_TIM1_Init+0x44>
    Error_Handler();
 8003a4c:	f7ff fc6c 	bl	8003328 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003a50:	480b      	ldr	r0, [pc, #44]	; (8003a80 <MX_TIM1_Init+0x108>)
 8003a52:	f7ff ff33 	bl	80038bc <HAL_TIM_MspPostInit>
}
 8003a56:	b018      	add	sp, #96	; 0x60
 8003a58:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003a5a:	f7ff fc65 	bl	8003328 <Error_Handler>
 8003a5e:	e7d7      	b.n	8003a10 <MX_TIM1_Init+0x98>
    Error_Handler();
 8003a60:	f7ff fc62 	bl	8003328 <Error_Handler>
 8003a64:	e7ce      	b.n	8003a04 <MX_TIM1_Init+0x8c>
    Error_Handler();
 8003a66:	f7ff fc5f 	bl	8003328 <Error_Handler>
 8003a6a:	e7c5      	b.n	80039f8 <MX_TIM1_Init+0x80>
    Error_Handler();
 8003a6c:	f7ff fc5c 	bl	8003328 <Error_Handler>
 8003a70:	e7b1      	b.n	80039d6 <MX_TIM1_Init+0x5e>
 8003a72:	bf00      	nop
 8003a74:	f3af 8000 	nop.w
 8003a78:	02000000 	.word	0x02000000
 8003a7c:	00000000 	.word	0x00000000
 8003a80:	20000568 	.word	0x20000568
 8003a84:	40012c00 	.word	0x40012c00

08003a88 <MX_TIM8_Init>:
{
 8003a88:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a8a:	2400      	movs	r4, #0
{
 8003a8c:	b098      	sub	sp, #96	; 0x60
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a8e:	222c      	movs	r2, #44	; 0x2c
 8003a90:	4621      	mov	r1, r4
 8003a92:	a80c      	add	r0, sp, #48	; 0x30
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a94:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a98:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003a9c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003aa0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aa4:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003aa6:	9404      	str	r4, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003aa8:	f006 fac8 	bl	800a03c <memset>
  htim8.Instance = TIM8;
 8003aac:	4838      	ldr	r0, [pc, #224]	; (8003b90 <MX_TIM8_Init+0x108>)
  htim8.Init.Prescaler = 1;
 8003aae:	4a39      	ldr	r2, [pc, #228]	; (8003b94 <MX_TIM8_Init+0x10c>)
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ab0:	6184      	str	r4, [r0, #24]
  htim8.Init.Prescaler = 1;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e9c0 2300 	strd	r2, r3, [r0]
  htim8.Init.Period = 1800;
 8003ab8:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8003abc:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim8.Init.RepetitionCounter = 0;
 8003ac0:	e9c0 4404 	strd	r4, r4, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003ac4:	f003 f998 	bl	8006df8 <HAL_TIM_PWM_Init>
 8003ac8:	2800      	cmp	r0, #0
 8003aca:	d145      	bne.n	8003b58 <MX_TIM8_Init+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8003acc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ad0:	2270      	movs	r2, #112	; 0x70
 8003ad2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ad6:	482e      	ldr	r0, [pc, #184]	; (8003b90 <MX_TIM8_Init+0x108>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003ad8:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ada:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003adc:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ade:	f003 fe15 	bl	800770c <HAL_TIMEx_MasterConfigSynchronization>
 8003ae2:	2800      	cmp	r0, #0
 8003ae4:	d14b      	bne.n	8003b7e <MX_TIM8_Init+0xf6>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	2100      	movs	r1, #0
  sConfigOC.Pulse = 0;
 8003aea:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003aec:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003af0:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003af2:	4827      	ldr	r0, [pc, #156]	; (8003b90 <MX_TIM8_Init+0x108>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003af4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003af6:	a904      	add	r1, sp, #16
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003af8:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003afc:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003afe:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b00:	f003 fc22 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	d137      	bne.n	8003b78 <MX_TIM8_Init+0xf0>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b08:	4821      	ldr	r0, [pc, #132]	; (8003b90 <MX_TIM8_Init+0x108>)
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	a904      	add	r1, sp, #16
 8003b0e:	f003 fc1b 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 8003b12:	bb70      	cbnz	r0, 8003b72 <MX_TIM8_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b14:	481e      	ldr	r0, [pc, #120]	; (8003b90 <MX_TIM8_Init+0x108>)
 8003b16:	2208      	movs	r2, #8
 8003b18:	a904      	add	r1, sp, #16
 8003b1a:	f003 fc15 	bl	8007348 <HAL_TIM_PWM_ConfigChannel>
 8003b1e:	bb28      	cbnz	r0, 8003b6c <MX_TIM8_Init+0xe4>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003b20:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8003b88 <MX_TIM8_Init+0x100>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b24:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003b26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b2a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 10;
 8003b2e:	240a      	movs	r4, #10
  sBreakDeadTimeConfig.BreakFilter = 4;
 8003b30:	2204      	movs	r2, #4
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003b32:	4817      	ldr	r0, [pc, #92]	; (8003b90 <MX_TIM8_Init+0x108>)
  sBreakDeadTimeConfig.BreakFilter = 4;
 8003b34:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003b36:	a90c      	add	r1, sp, #48	; 0x30
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b38:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.DeadTime = 10;
 8003b3c:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003b40:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003b44:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003b46:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003b48:	f003 fe26 	bl	8007798 <HAL_TIMEx_ConfigBreakDeadTime>
 8003b4c:	b938      	cbnz	r0, 8003b5e <MX_TIM8_Init+0xd6>
  HAL_TIM_MspPostInit(&htim8);
 8003b4e:	4810      	ldr	r0, [pc, #64]	; (8003b90 <MX_TIM8_Init+0x108>)
 8003b50:	f7ff feb4 	bl	80038bc <HAL_TIM_MspPostInit>
}
 8003b54:	b018      	add	sp, #96	; 0x60
 8003b56:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003b58:	f7ff fbe6 	bl	8003328 <Error_Handler>
 8003b5c:	e7b6      	b.n	8003acc <MX_TIM8_Init+0x44>
    Error_Handler();
 8003b5e:	f7ff fbe3 	bl	8003328 <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 8003b62:	480b      	ldr	r0, [pc, #44]	; (8003b90 <MX_TIM8_Init+0x108>)
 8003b64:	f7ff feaa 	bl	80038bc <HAL_TIM_MspPostInit>
}
 8003b68:	b018      	add	sp, #96	; 0x60
 8003b6a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003b6c:	f7ff fbdc 	bl	8003328 <Error_Handler>
 8003b70:	e7d6      	b.n	8003b20 <MX_TIM8_Init+0x98>
    Error_Handler();
 8003b72:	f7ff fbd9 	bl	8003328 <Error_Handler>
 8003b76:	e7cd      	b.n	8003b14 <MX_TIM8_Init+0x8c>
    Error_Handler();
 8003b78:	f7ff fbd6 	bl	8003328 <Error_Handler>
 8003b7c:	e7c4      	b.n	8003b08 <MX_TIM8_Init+0x80>
    Error_Handler();
 8003b7e:	f7ff fbd3 	bl	8003328 <Error_Handler>
 8003b82:	e7b0      	b.n	8003ae6 <MX_TIM8_Init+0x5e>
 8003b84:	f3af 8000 	nop.w
 8003b88:	02000000 	.word	0x02000000
 8003b8c:	00000004 	.word	0x00000004
 8003b90:	200005b4 	.word	0x200005b4
 8003b94:	40013400 	.word	0x40013400

08003b98 <initFirstSin>:
}

/* USER CODE BEGIN 1 */
float rad_to_sin_cnv_array[1024] = {0};
inline void initFirstSin(void)
{
 8003b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  for (int i = 0; i < 1024; i++)
  {
    float temp_rad = (float)i / 256 * M_PI * 2;
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003b9a:	4d19      	ldr	r5, [pc, #100]	; (8003c00 <initFirstSin+0x68>)
 8003b9c:	2300      	movs	r3, #0
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003b9e:	a716      	add	r7, pc, #88	; (adr r7, 8003bf8 <initFirstSin+0x60>)
 8003ba0:	e9d7 6700 	ldrd	r6, r7, [r7]
{
 8003ba4:	ed2d 8b02 	vpush	{d8}
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003ba8:	f845 3b04 	str.w	r3, [r5], #4
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003bac:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8003c04 <initFirstSin+0x6c>
  for (int i = 0; i < 1024; i++)
 8003bb0:	2401      	movs	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003bb2:	ee07 4a90 	vmov	s15, r4
 8003bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int i = 0; i < 1024; i++)
 8003bba:	3401      	adds	r4, #1
    float temp_rad = (float)i / 256 * M_PI * 2;
 8003bbc:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003bc0:	ee17 0a90 	vmov	r0, s15
 8003bc4:	f7fc fcc0 	bl	8000548 <__aeabi_f2d>
 8003bc8:	4632      	mov	r2, r6
 8003bca:	463b      	mov	r3, r7
 8003bcc:	f7fc fd14 	bl	80005f8 <__aeabi_dmul>
 8003bd0:	f7fd f80a 	bl	8000be8 <__aeabi_d2f>
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003bd4:	f7fc fcb8 	bl	8000548 <__aeabi_f2d>
 8003bd8:	ec41 0b10 	vmov	d0, r0, r1
 8003bdc:	f004 fc74 	bl	80084c8 <sin>
 8003be0:	ec51 0b10 	vmov	r0, r1, d0
 8003be4:	f7fd f800 	bl	8000be8 <__aeabi_d2f>
  for (int i = 0; i < 1024; i++)
 8003be8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    rad_to_sin_cnv_array[i] = sin(temp_rad);
 8003bec:	f845 0b04 	str.w	r0, [r5], #4
  for (int i = 0; i < 1024; i++)
 8003bf0:	d1df      	bne.n	8003bb2 <initFirstSin+0x1a>
    // printf("rad %4.3f sin %4.3f\n",temp_rad,rad_to_sin_cnv_array[i]);
    // HAL_Delay(1);
  }
}
 8003bf2:	ecbd 8b02 	vpop	{d8}
 8003bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bf8:	54442d18 	.word	0x54442d18
 8003bfc:	401921fb 	.word	0x401921fb
 8003c00:	20000600 	.word	0x20000600
 8003c04:	3b800000 	.word	0x3b800000

08003c08 <setOutputRadianM0>:

inline void setOutputRadianM0(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;

  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 8003c08:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 8003c0c:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 8003c10:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003c14:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c1c:	eef4 0ac7 	vcmpe.f32	s1, s14
 8003c20:	bfb8      	it	lt
 8003c22:	eeb0 1a67 	vmovlt.f32	s2, s15
 8003c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 8003c2a:	bfc8      	it	gt
 8003c2c:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 8003ce8 <setOutputRadianM0+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003c30:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8003c34:	b510      	push	{r4, lr}
 8003c36:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003c3a:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 8003cec <setOutputRadianM0+0xe4>
 8003c3e:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8003c42:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003c46:	ee17 0a90 	vmov	r0, s15
 8003c4a:	f7fc fc7d 	bl	8000548 <__aeabi_f2d>
 8003c4e:	a320      	add	r3, pc, #128	; (adr r3, 8003cd0 <setOutputRadianM0+0xc8>)
 8003c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c54:	f7fc fcd0 	bl	80005f8 <__aeabi_dmul>
 8003c58:	f7fc ff7e 	bl	8000b58 <__aeabi_d2iz>
 8003c5c:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8003c60:	4620      	mov	r0, r4
 8003c62:	f7fc fc71 	bl	8000548 <__aeabi_f2d>
 8003c66:	a31c      	add	r3, pc, #112	; (adr r3, 8003cd8 <setOutputRadianM0+0xd0>)
 8003c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6c:	f7fc fb0e 	bl	800028c <__adddf3>
 8003c70:	a31b      	add	r3, pc, #108	; (adr r3, 8003ce0 <setOutputRadianM0+0xd8>)
 8003c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c76:	f7fc fcbf 	bl	80005f8 <__aeabi_dmul>
 8003c7a:	f7fc ff95 	bl	8000ba8 <__aeabi_d2uiz>
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003c7e:	4b1c      	ldr	r3, [pc, #112]	; (8003cf0 <setOutputRadianM0+0xe8>)
 8003c80:	b2c0      	uxtb	r0, r0
 8003c82:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8003c86:	edd1 7a00 	vldr	s15, [r1]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003c8a:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003c8e:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003c92:	4b18      	ldr	r3, [pc, #96]	; (8003cf4 <setOutputRadianM0+0xec>)
 8003c94:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8003c98:	eeb0 7a48 	vmov.f32	s14, s16
 8003c9c:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8003ca0:	681b      	ldr	r3, [r3, #0]
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003ca2:	eef0 7a48 	vmov.f32	s15, s16
 8003ca6:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003caa:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003cae:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003cb2:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim1.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003cba:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim1.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003cbe:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim1.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003cc2:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8003cc6:	ecbd 8b02 	vpop	{d8}
 8003cca:	bd10      	pop	{r4, pc}
 8003ccc:	f3af 8000 	nop.w
 8003cd0:	b4395810 	.word	0xb4395810
 8003cd4:	3ff276c8 	.word	0x3ff276c8
 8003cd8:	54442d18 	.word	0x54442d18
 8003cdc:	402921fb 	.word	0x402921fb
 8003ce0:	3d5bfeba 	.word	0x3d5bfeba
 8003ce4:	40444ad1 	.word	0x40444ad1
 8003ce8:	00000000 	.word	0x00000000
 8003cec:	44610000 	.word	0x44610000
 8003cf0:	20000600 	.word	0x20000600
 8003cf4:	20000568 	.word	0x20000568

08003cf8 <setOutputRadianM1>:

inline void setOutputRadianM1(float out_rad, float output_voltage, float battery_voltage)
{
  int voltage_propotional_cnt;
  if (battery_voltage < BATTERY_VOLTAGE_BOTTOM)
 8003cf8:	eef3 7a02 	vmov.f32	s15, #50	; 0x41900000  18.0
 8003cfc:	eef0 0ae0 	vabs.f32	s1, s1
  }
  if (output_voltage < 0)
  {
    output_voltage = -output_voltage;
  }
  if (output_voltage > OUTPUT_VOLTAGE_LIMIT)
 8003d00:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003d04:	eeb4 1ae7 	vcmpe.f32	s2, s15
 8003d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d0c:	eef4 0ac7 	vcmpe.f32	s1, s14
 8003d10:	bfb8      	it	lt
 8003d12:	eeb0 1a67 	vmovlt.f32	s2, s15
 8003d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  {
    output_voltage = 0;
 8003d1a:	bfc8      	it	gt
 8003d1c:	eddf 0a2e 	vldrgt	s1, [pc, #184]	; 8003dd8 <setOutputRadianM1+0xe0>
  }
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003d20:	eec0 7a81 	vdiv.f32	s15, s1, s2
{
 8003d24:	b510      	push	{r4, lr}
 8003d26:	ed2d 8b02 	vpush	{d8}
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003d2a:	ed9f 8a2c 	vldr	s16, [pc, #176]	; 8003ddc <setOutputRadianM1+0xe4>
 8003d2e:	ee67 7a88 	vmul.f32	s15, s15, s16
{
 8003d32:	ee10 4a10 	vmov	r4, s0
  voltage_propotional_cnt = output_voltage / battery_voltage * TIM_PWM_CENTOR * X2_PER_R3;
 8003d36:	ee17 0a90 	vmov	r0, s15
 8003d3a:	f7fc fc05 	bl	8000548 <__aeabi_f2d>
 8003d3e:	a320      	add	r3, pc, #128	; (adr r3, 8003dc0 <setOutputRadianM1+0xc8>)
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f7fc fc58 	bl	80005f8 <__aeabi_dmul>
 8003d48:	f7fc ff06 	bl	8000b58 <__aeabi_d2iz>
 8003d4c:	ee08 0a90 	vmov	s17, r0

  uint16_t rad_to_cnt = (uint8_t)((out_rad + M_PI * 4) / (M_PI * 2) * 255);
 8003d50:	4620      	mov	r0, r4
 8003d52:	f7fc fbf9 	bl	8000548 <__aeabi_f2d>
 8003d56:	a31c      	add	r3, pc, #112	; (adr r3, 8003dc8 <setOutputRadianM1+0xd0>)
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	f7fc fa96 	bl	800028c <__adddf3>
 8003d60:	a31b      	add	r3, pc, #108	; (adr r3, 8003dd0 <setOutputRadianM1+0xd8>)
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f7fc fc47 	bl	80005f8 <__aeabi_dmul>
 8003d6a:	f7fc ff1d 	bl	8000ba8 <__aeabi_d2uiz>
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003d6e:	4b1c      	ldr	r3, [pc, #112]	; (8003de0 <setOutputRadianM1+0xe8>)
 8003d70:	b2c0      	uxtb	r0, r0
 8003d72:	eb03 0180 	add.w	r1, r3, r0, lsl #2
 8003d76:	edd1 7a00 	vldr	s15, [r1]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003d7a:	ed91 6a55 	vldr	s12, [r1, #340]	; 0x154
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003d7e:	edd1 6aaa 	vldr	s13, [r1, #680]	; 0x2a8
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003d82:	4b18      	ldr	r3, [pc, #96]	; (8003de4 <setOutputRadianM1+0xec>)
 8003d84:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8003d88:	eeb0 7a48 	vmov.f32	s14, s16
 8003d8c:	eea8 7aa7 	vfma.f32	s14, s17, s15
 8003d90:	681b      	ldr	r3, [r3, #0]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003d92:	eef0 7a48 	vmov.f32	s15, s16
 8003d96:	eee8 7a86 	vfma.f32	s15, s17, s12
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003d9a:	eea8 8aa6 	vfma.f32	s16, s17, s13
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003d9e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003da2:	eebc 8ac8 	vcvt.u32.f32	s16, s16
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  htim8.Instance->CCR1 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[rad_to_cnt];
 8003daa:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
  htim8.Instance->CCR2 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[85 + rad_to_cnt];
 8003dae:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  htim8.Instance->CCR3 = TIM_PWM_CENTOR + voltage_propotional_cnt * rad_to_sin_cnv_array[170 + rad_to_cnt];
 8003db2:	ed83 8a0f 	vstr	s16, [r3, #60]	; 0x3c
}
 8003db6:	ecbd 8b02 	vpop	{d8}
 8003dba:	bd10      	pop	{r4, pc}
 8003dbc:	f3af 8000 	nop.w
 8003dc0:	b4395810 	.word	0xb4395810
 8003dc4:	3ff276c8 	.word	0x3ff276c8
 8003dc8:	54442d18 	.word	0x54442d18
 8003dcc:	402921fb 	.word	0x402921fb
 8003dd0:	3d5bfeba 	.word	0x3d5bfeba
 8003dd4:	40444ad1 	.word	0x40444ad1
 8003dd8:	00000000 	.word	0x00000000
 8003ddc:	44610000 	.word	0x44610000
 8003de0:	20000600 	.word	0x20000600
 8003de4:	200005b4 	.word	0x200005b4

08003de8 <forceStop>:

void forceStop(void)
{
 8003de8:	b538      	push	{r3, r4, r5, lr}
  HAL_TIM_Base_Stop_IT(&htim1);
 8003dea:	4c25      	ldr	r4, [pc, #148]	; (8003e80 <forceStop+0x98>)
  HAL_TIM_Base_Stop_IT(&htim8);
 8003dec:	4d25      	ldr	r5, [pc, #148]	; (8003e84 <forceStop+0x9c>)
  HAL_TIM_Base_Stop_IT(&htim1);
 8003dee:	4620      	mov	r0, r4
 8003df0:	f002 ffea 	bl	8006dc8 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Stop_IT(&htim8);
 8003df4:	4628      	mov	r0, r5
 8003df6:	f002 ffe7 	bl	8006dc8 <HAL_TIM_Base_Stop_IT>

  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	f003 f929 	bl	8007054 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8003e02:	2104      	movs	r1, #4
 8003e04:	4620      	mov	r0, r4
 8003e06:	f003 f925 	bl	8007054 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8003e0a:	2108      	movs	r1, #8
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	f003 f921 	bl	8007054 <HAL_TIM_PWM_Stop>

  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 8003e12:	2100      	movs	r1, #0
 8003e14:	4628      	mov	r0, r5
 8003e16:	f003 f91d 	bl	8007054 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8003e1a:	2104      	movs	r1, #4
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	f003 f919 	bl	8007054 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 8003e22:	2108      	movs	r1, #8
 8003e24:	4628      	mov	r0, r5
 8003e26:	f003 f915 	bl	8007054 <HAL_TIM_PWM_Stop>

  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	f003 fc27 	bl	8007680 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8003e32:	2104      	movs	r1, #4
 8003e34:	4620      	mov	r0, r4
 8003e36:	f003 fc23 	bl	8007680 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 8003e3a:	2108      	movs	r1, #8
 8003e3c:	4620      	mov	r0, r4
 8003e3e:	f003 fc1f 	bl	8007680 <HAL_TIMEx_PWMN_Stop>

  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 8003e42:	2100      	movs	r1, #0
 8003e44:	4628      	mov	r0, r5
 8003e46:	f003 fc1b 	bl	8007680 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 8003e4a:	2104      	movs	r1, #4
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	f003 fc17 	bl	8007680 <HAL_TIMEx_PWMN_Stop>
  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 8003e52:	2108      	movs	r1, #8
 8003e54:	4628      	mov	r0, r5
 8003e56:	f003 fc13 	bl	8007680 <HAL_TIMEx_PWMN_Stop>

  htim8.Instance->CCR1 = TIM_PWM_CENTOR;
 8003e5a:	6829      	ldr	r1, [r5, #0]
  htim8.Instance->CCR2 = TIM_PWM_CENTOR;
  htim8.Instance->CCR3 = TIM_PWM_CENTOR;
  htim1.Instance->CCR1 = TIM_PWM_CENTOR;
 8003e5c:	6822      	ldr	r2, [r4, #0]
  htim8.Instance->CCR1 = TIM_PWM_CENTOR;
 8003e5e:	f44f 7361 	mov.w	r3, #900	; 0x384
 8003e62:	634b      	str	r3, [r1, #52]	; 0x34
  htim8.Instance->CCR2 = TIM_PWM_CENTOR;
 8003e64:	638b      	str	r3, [r1, #56]	; 0x38
  htim8.Instance->CCR3 = TIM_PWM_CENTOR;
 8003e66:	63cb      	str	r3, [r1, #60]	; 0x3c
  htim1.Instance->CCR1 = TIM_PWM_CENTOR;
 8003e68:	6353      	str	r3, [r2, #52]	; 0x34
  htim1.Instance->CCR2 = TIM_PWM_CENTOR;
 8003e6a:	6393      	str	r3, [r2, #56]	; 0x38
  htim1.Instance->CCR3 = TIM_PWM_CENTOR;
 8003e6c:	63d3      	str	r3, [r2, #60]	; 0x3c

  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim8);
 8003e6e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 8003e70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e74:	644b      	str	r3, [r1, #68]	; 0x44
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 8003e76:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003e78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003e7c:	6453      	str	r3, [r2, #68]	; 0x44
}
 8003e7e:	bd38      	pop	{r3, r4, r5, pc}
 8003e80:	20000568 	.word	0x20000568
 8003e84:	200005b4 	.word	0x200005b4

08003e88 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003e88:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003e8a:	480b      	ldr	r0, [pc, #44]	; (8003eb8 <MX_USART1_UART_Init+0x30>)
 8003e8c:	4c0b      	ldr	r4, [pc, #44]	; (8003ebc <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 2000000;
 8003e8e:	490c      	ldr	r1, [pc, #48]	; (8003ec0 <MX_USART1_UART_Init+0x38>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003e90:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e92:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 2000000;
 8003e94:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003e98:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003e9c:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ea0:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ea4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ea8:	f004 f93c 	bl	8008124 <HAL_UART_Init>
 8003eac:	b900      	cbnz	r0, 8003eb0 <MX_USART1_UART_Init+0x28>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003eae:	bd10      	pop	{r4, pc}
 8003eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003eb4:	f7ff ba38 	b.w	8003328 <Error_Handler>
 8003eb8:	20001968 	.word	0x20001968
 8003ebc:	40013800 	.word	0x40013800
 8003ec0:	001e8480 	.word	0x001e8480

08003ec4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8003ec8:	4b2e      	ldr	r3, [pc, #184]	; (8003f84 <HAL_UART_MspInit+0xc0>)
 8003eca:	6802      	ldr	r2, [r0, #0]
{
 8003ecc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ece:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 8003ed0:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003ed6:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003eda:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 8003edc:	d002      	beq.n	8003ee4 <HAL_UART_MspInit+0x20>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003ede:	b008      	add	sp, #32
 8003ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ee4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ee8:	f04f 0803 	mov.w	r8, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8003eec:	699a      	ldr	r2, [r3, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003eee:	4e26      	ldr	r6, [pc, #152]	; (8003f88 <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ef0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ef4:	619a      	str	r2, [r3, #24]
 8003ef6:	699a      	ldr	r2, [r3, #24]
 8003ef8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003efc:	9200      	str	r2, [sp, #0]
 8003efe:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f00:	695a      	ldr	r2, [r3, #20]
 8003f02:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003f06:	615a      	str	r2, [r3, #20]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f0e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f10:	2210      	movs	r2, #16
 8003f12:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f14:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f16:	a902      	add	r1, sp, #8
 8003f18:	4605      	mov	r5, r0
 8003f1a:	481c      	ldr	r0, [pc, #112]	; (8003f8c <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f20:	e9cd 8705 	strd	r8, r7, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f24:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f26:	f002 f809 	bl	8005f3c <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f32:	4816      	ldr	r0, [pc, #88]	; (8003f8c <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f34:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f38:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f3a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f3c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f3e:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f40:	f001 fffc 	bl	8005f3c <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f44:	4a12      	ldr	r2, [pc, #72]	; (8003f90 <HAL_UART_MspInit+0xcc>)
 8003f46:	2310      	movs	r3, #16
 8003f48:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003f4c:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f4e:	2380      	movs	r3, #128	; 0x80
 8003f50:	e9c6 4302 	strd	r4, r3, [r6, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f54:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003f58:	e9c6 4406 	strd	r4, r4, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003f5c:	f001 fd46 	bl	80059ec <HAL_DMA_Init>
 8003f60:	b960      	cbnz	r0, 8003f7c <HAL_UART_MspInit+0xb8>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f62:	2200      	movs	r2, #0
 8003f64:	4611      	mov	r1, r2
 8003f66:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003f68:	672e      	str	r6, [r5, #112]	; 0x70
 8003f6a:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003f6c:	f001 fcc6 	bl	80058fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003f70:	2025      	movs	r0, #37	; 0x25
 8003f72:	f001 fd01 	bl	8005978 <HAL_NVIC_EnableIRQ>
}
 8003f76:	b008      	add	sp, #32
 8003f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8003f7c:	f7ff f9d4 	bl	8003328 <Error_Handler>
 8003f80:	e7ef      	b.n	8003f62 <HAL_UART_MspInit+0x9e>
 8003f82:	bf00      	nop
 8003f84:	40013800 	.word	0x40013800
 8003f88:	20001924 	.word	0x20001924
 8003f8c:	48000800 	.word	0x48000800
 8003f90:	40020044 	.word	0x40020044

08003f94 <HAL_UART_TxCpltCallback>:
volatile bool is_in_printf_func = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{

  if (sending_first_buf)
 8003f94:	4a1a      	ldr	r2, [pc, #104]	; (8004000 <HAL_UART_TxCpltCallback+0x6c>)
{
 8003f96:	b538      	push	{r3, r4, r5, lr}
  if (sending_first_buf)
 8003f98:	7813      	ldrb	r3, [r2, #0]
 8003f9a:	b15b      	cbz	r3, 8003fb4 <HAL_UART_TxCpltCallback+0x20>
  {                            // FIRST buf complete
    sending_first_buf = false; // complete!
 8003f9c:	2300      	movs	r3, #0

    if (second_buf_len > 0 && is_in_printf_func == false)
 8003f9e:	4c19      	ldr	r4, [pc, #100]	; (8004004 <HAL_UART_TxCpltCallback+0x70>)
    sending_first_buf = false; // complete!
 8003fa0:	7013      	strb	r3, [r2, #0]
    if (second_buf_len > 0 && is_in_printf_func == false)
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	dd04      	ble.n	8003fb2 <HAL_UART_TxCpltCallback+0x1e>
 8003fa8:	4b17      	ldr	r3, [pc, #92]	; (8004008 <HAL_UART_TxCpltCallback+0x74>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003fb0:	b1db      	cbz	r3, 8003fea <HAL_UART_TxCpltCallback+0x56>
      sending_first_buf = true;
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
      first_buf_len = 0;
    }
  }
}
 8003fb2:	bd38      	pop	{r3, r4, r5, pc}
  else if (sending_second_buf)
 8003fb4:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003fb8:	4b14      	ldr	r3, [pc, #80]	; (800400c <HAL_UART_TxCpltCallback+0x78>)
 8003fba:	7818      	ldrb	r0, [r3, #0]
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	d0f8      	beq.n	8003fb2 <HAL_UART_TxCpltCallback+0x1e>
    if (first_buf_len > 0 && is_in_printf_func == false)
 8003fc0:	4c13      	ldr	r4, [pc, #76]	; (8004010 <HAL_UART_TxCpltCallback+0x7c>)
    sending_second_buf = false; // complete!
 8003fc2:	7019      	strb	r1, [r3, #0]
    if (first_buf_len > 0 && is_in_printf_func == false)
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	ddf3      	ble.n	8003fb2 <HAL_UART_TxCpltCallback+0x1e>
 8003fca:	4b0f      	ldr	r3, [pc, #60]	; (8004008 <HAL_UART_TxCpltCallback+0x74>)
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1ed      	bne.n	8003fb2 <HAL_UART_TxCpltCallback+0x1e>
      sending_first_buf = true;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	7013      	strb	r3, [r2, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
 8003fda:	6822      	ldr	r2, [r4, #0]
 8003fdc:	490d      	ldr	r1, [pc, #52]	; (8004014 <HAL_UART_TxCpltCallback+0x80>)
 8003fde:	480e      	ldr	r0, [pc, #56]	; (8004018 <HAL_UART_TxCpltCallback+0x84>)
 8003fe0:	b292      	uxth	r2, r2
 8003fe2:	f003 fc25 	bl	8007830 <HAL_UART_Transmit_DMA>
      first_buf_len = 0;
 8003fe6:	6025      	str	r5, [r4, #0]
}
 8003fe8:	bd38      	pop	{r3, r4, r5, pc}
      sending_second_buf = true;
 8003fea:	4b08      	ldr	r3, [pc, #32]	; (800400c <HAL_UART_TxCpltCallback+0x78>)
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8003fec:	490b      	ldr	r1, [pc, #44]	; (800401c <HAL_UART_TxCpltCallback+0x88>)
 8003fee:	480a      	ldr	r0, [pc, #40]	; (8004018 <HAL_UART_TxCpltCallback+0x84>)
      sending_second_buf = true;
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8003ff4:	6822      	ldr	r2, [r4, #0]
 8003ff6:	b292      	uxth	r2, r2
 8003ff8:	f003 fc1a 	bl	8007830 <HAL_UART_Transmit_DMA>
      second_buf_len = 0;
 8003ffc:	6025      	str	r5, [r4, #0]
}
 8003ffe:	bd38      	pop	{r3, r4, r5, pc}
 8004000:	20001d18 	.word	0x20001d18
 8004004:	20001d14 	.word	0x20001d14
 8004008:	200019f0 	.word	0x200019f0
 800400c:	20001d19 	.word	0x20001d19
 8004010:	20001920 	.word	0x20001920
 8004014:	20001600 	.word	0x20001600
 8004018:	20001968 	.word	0x20001968
 800401c:	200019f4 	.word	0x200019f4

08004020 <p>:

void p(const char *format, ...)
{
 8004020:	b40f      	push	{r0, r1, r2, r3}
 8004022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  va_list ap;
  va_start(ap, format);
  is_in_printf_func = true;
 8004026:	4c35      	ldr	r4, [pc, #212]	; (80040fc <p+0xdc>)

  if (sending_first_buf)
 8004028:	4d35      	ldr	r5, [pc, #212]	; (8004100 <p+0xe0>)
{
 800402a:	b082      	sub	sp, #8
  is_in_printf_func = true;
 800402c:	2601      	movs	r6, #1
{
 800402e:	aa08      	add	r2, sp, #32
  is_in_printf_func = true;
 8004030:	7026      	strb	r6, [r4, #0]
  if (sending_first_buf)
 8004032:	782b      	ldrb	r3, [r5, #0]
{
 8004034:	f852 1b04 	ldr.w	r1, [r2], #4
  va_start(ap, format);
 8004038:	9201      	str	r2, [sp, #4]
  if (sending_first_buf)
 800403a:	b30b      	cbz	r3, 8004080 <p+0x60>
  {
    if (second_buf_len > UART_TEMP_BUF_SIZE / 2)
 800403c:	4e31      	ldr	r6, [pc, #196]	; (8004104 <p+0xe4>)
 800403e:	6833      	ldr	r3, [r6, #0]
 8004040:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004044:	dd06      	ble.n	8004054 <p+0x34>
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
    first_buf_len = (int)strlen(first_buf);
    first_buf_len = 0;
    second_buf_len = 0;
  }
  is_in_printf_func = false;
 8004046:	2300      	movs	r3, #0
 8004048:	7023      	strb	r3, [r4, #0]
  return;
}
 800404a:	b002      	add	sp, #8
 800404c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004050:	b004      	add	sp, #16
 8004052:	4770      	bx	lr
    second_buf_len += vsprintf(second_buf + second_buf_len, format, ap);
 8004054:	6830      	ldr	r0, [r6, #0]
 8004056:	4f2c      	ldr	r7, [pc, #176]	; (8004108 <p+0xe8>)
 8004058:	4438      	add	r0, r7
 800405a:	f005 ffe5 	bl	800a028 <vsiprintf>
 800405e:	6833      	ldr	r3, [r6, #0]
 8004060:	4418      	add	r0, r3
 8004062:	6030      	str	r0, [r6, #0]
    if (sending_first_buf == false)
 8004064:	782b      	ldrb	r3, [r5, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1ed      	bne.n	8004046 <p+0x26>
      second_buf_len = (int)strlen(second_buf);
 800406a:	4638      	mov	r0, r7
 800406c:	f7fc f900 	bl	8000270 <strlen>
 8004070:	6030      	str	r0, [r6, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len); // 2ms
 8004072:	6832      	ldr	r2, [r6, #0]
 8004074:	4825      	ldr	r0, [pc, #148]	; (800410c <p+0xec>)
 8004076:	4639      	mov	r1, r7
 8004078:	b292      	uxth	r2, r2
 800407a:	f003 fbd9 	bl	8007830 <HAL_UART_Transmit_DMA>
 800407e:	e7e2      	b.n	8004046 <p+0x26>
  else if (sending_second_buf)
 8004080:	4f23      	ldr	r7, [pc, #140]	; (8004110 <p+0xf0>)
 8004082:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8004086:	783b      	ldrb	r3, [r7, #0]
 8004088:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 800408c:	b303      	cbz	r3, 80040d0 <p+0xb0>
    if (first_buf_len > UART_TEMP_BUF_SIZE / 2)
 800408e:	4d21      	ldr	r5, [pc, #132]	; (8004114 <p+0xf4>)
 8004090:	682b      	ldr	r3, [r5, #0]
 8004092:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004096:	dd05      	ble.n	80040a4 <p+0x84>
      is_in_printf_func = false;
 8004098:	7020      	strb	r0, [r4, #0]
}
 800409a:	b002      	add	sp, #8
 800409c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040a0:	b004      	add	sp, #16
 80040a2:	4770      	bx	lr
    first_buf_len += vsprintf(first_buf + first_buf_len, format, ap);
 80040a4:	6828      	ldr	r0, [r5, #0]
 80040a6:	4e1c      	ldr	r6, [pc, #112]	; (8004118 <p+0xf8>)
 80040a8:	4430      	add	r0, r6
 80040aa:	f005 ffbd 	bl	800a028 <vsiprintf>
 80040ae:	682b      	ldr	r3, [r5, #0]
 80040b0:	4418      	add	r0, r3
 80040b2:	6028      	str	r0, [r5, #0]
    if (sending_second_buf == false)
 80040b4:	783b      	ldrb	r3, [r7, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1c5      	bne.n	8004046 <p+0x26>
      first_buf_len = (int)strlen(first_buf);
 80040ba:	4630      	mov	r0, r6
 80040bc:	f7fc f8d8 	bl	8000270 <strlen>
 80040c0:	6028      	str	r0, [r5, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80040c2:	682a      	ldr	r2, [r5, #0]
 80040c4:	4811      	ldr	r0, [pc, #68]	; (800410c <p+0xec>)
 80040c6:	4631      	mov	r1, r6
 80040c8:	b292      	uxth	r2, r2
 80040ca:	f003 fbb1 	bl	8007830 <HAL_UART_Transmit_DMA>
 80040ce:	e7ba      	b.n	8004046 <p+0x26>
    first_buf_len = vsprintf(first_buf, format, ap);
 80040d0:	4811      	ldr	r0, [pc, #68]	; (8004118 <p+0xf8>)
 80040d2:	4f10      	ldr	r7, [pc, #64]	; (8004114 <p+0xf4>)
 80040d4:	f005 ffa8 	bl	800a028 <vsiprintf>
 80040d8:	6038      	str	r0, [r7, #0]
    sending_first_buf = true;
 80040da:	702e      	strb	r6, [r5, #0]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80040dc:	683a      	ldr	r2, [r7, #0]
 80040de:	490e      	ldr	r1, [pc, #56]	; (8004118 <p+0xf8>)
 80040e0:	480a      	ldr	r0, [pc, #40]	; (800410c <p+0xec>)
 80040e2:	b292      	uxth	r2, r2
 80040e4:	f003 fba4 	bl	8007830 <HAL_UART_Transmit_DMA>
    first_buf_len = (int)strlen(first_buf);
 80040e8:	480b      	ldr	r0, [pc, #44]	; (8004118 <p+0xf8>)
 80040ea:	f7fc f8c1 	bl	8000270 <strlen>
    second_buf_len = 0;
 80040ee:	4b05      	ldr	r3, [pc, #20]	; (8004104 <p+0xe4>)
    first_buf_len = (int)strlen(first_buf);
 80040f0:	6038      	str	r0, [r7, #0]
    first_buf_len = 0;
 80040f2:	f8c7 8000 	str.w	r8, [r7]
    second_buf_len = 0;
 80040f6:	f8c3 8000 	str.w	r8, [r3]
 80040fa:	e7a4      	b.n	8004046 <p+0x26>
 80040fc:	200019f0 	.word	0x200019f0
 8004100:	20001d18 	.word	0x20001d18
 8004104:	20001d14 	.word	0x20001d14
 8004108:	200019f4 	.word	0x200019f4
 800410c:	20001968 	.word	0x20001968
 8004110:	20001d19 	.word	0x20001d19
 8004114:	20001920 	.word	0x20001920
 8004118:	20001600 	.word	0x20001600

0800411c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800411c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004154 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004120:	480d      	ldr	r0, [pc, #52]	; (8004158 <LoopForever+0x6>)
  ldr r1, =_edata
 8004122:	490e      	ldr	r1, [pc, #56]	; (800415c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004124:	4a0e      	ldr	r2, [pc, #56]	; (8004160 <LoopForever+0xe>)
  movs r3, #0
 8004126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004128:	e002      	b.n	8004130 <LoopCopyDataInit>

0800412a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800412a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800412c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800412e:	3304      	adds	r3, #4

08004130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004134:	d3f9      	bcc.n	800412a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004136:	4a0b      	ldr	r2, [pc, #44]	; (8004164 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004138:	4c0b      	ldr	r4, [pc, #44]	; (8004168 <LoopForever+0x16>)
  movs r3, #0
 800413a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800413c:	e001      	b.n	8004142 <LoopFillZerobss>

0800413e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800413e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004140:	3204      	adds	r2, #4

08004142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004144:	d3fb      	bcc.n	800413e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004146:	f7ff fb63 	bl	8003810 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800414a:	f005 ffcf 	bl	800a0ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800414e:	f7fe fbe7 	bl	8002920 <main>

08004152 <LoopForever>:

LoopForever:
    b LoopForever
 8004152:	e7fe      	b.n	8004152 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004154:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800415c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004160:	0800cc9c 	.word	0x0800cc9c
  ldr r2, =_sbss
 8004164:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004168:	20001e8c 	.word	0x20001e8c

0800416c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800416c:	e7fe      	b.n	800416c <ADC1_2_IRQHandler>
	...

08004170 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004170:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004172:	4a0e      	ldr	r2, [pc, #56]	; (80041ac <HAL_InitTick+0x3c>)
 8004174:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <HAL_InitTick+0x40>)
 8004176:	7812      	ldrb	r2, [r2, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
{
 800417a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800417c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004180:	fbb0 f0f2 	udiv	r0, r0, r2
 8004184:	fbb3 f0f0 	udiv	r0, r3, r0
 8004188:	f001 fc16 	bl	80059b8 <HAL_SYSTICK_Config>
 800418c:	b908      	cbnz	r0, 8004192 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800418e:	2d0f      	cmp	r5, #15
 8004190:	d901      	bls.n	8004196 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8004192:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8004194:	bd38      	pop	{r3, r4, r5, pc}
 8004196:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004198:	4602      	mov	r2, r0
 800419a:	4629      	mov	r1, r5
 800419c:	f04f 30ff 	mov.w	r0, #4294967295
 80041a0:	f001 fbac 	bl	80058fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041a4:	4b03      	ldr	r3, [pc, #12]	; (80041b4 <HAL_InitTick+0x44>)
 80041a6:	4620      	mov	r0, r4
 80041a8:	601d      	str	r5, [r3, #0]
}
 80041aa:	bd38      	pop	{r3, r4, r5, pc}
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	20000008 	.word	0x20000008
 80041b4:	20000010 	.word	0x20000010

080041b8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041b8:	4a07      	ldr	r2, [pc, #28]	; (80041d8 <HAL_Init+0x20>)
{
 80041ba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041bc:	6813      	ldr	r3, [r2, #0]
 80041be:	f043 0310 	orr.w	r3, r3, #16
 80041c2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041c4:	2003      	movs	r0, #3
 80041c6:	f001 fb87 	bl	80058d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80041ca:	200f      	movs	r0, #15
 80041cc:	f7ff ffd0 	bl	8004170 <HAL_InitTick>
  HAL_MspInit();
 80041d0:	f7ff fa5c 	bl	800368c <HAL_MspInit>
}
 80041d4:	2000      	movs	r0, #0
 80041d6:	bd08      	pop	{r3, pc}
 80041d8:	40022000 	.word	0x40022000

080041dc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80041dc:	4a03      	ldr	r2, [pc, #12]	; (80041ec <HAL_IncTick+0x10>)
 80041de:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <HAL_IncTick+0x14>)
 80041e0:	6811      	ldr	r1, [r2, #0]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	440b      	add	r3, r1
 80041e6:	6013      	str	r3, [r2, #0]
}
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	20001d1c 	.word	0x20001d1c
 80041f0:	2000000c 	.word	0x2000000c

080041f4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80041f4:	4b01      	ldr	r3, [pc, #4]	; (80041fc <HAL_GetTick+0x8>)
 80041f6:	6818      	ldr	r0, [r3, #0]
}
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	20001d1c 	.word	0x20001d1c

08004200 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004200:	b538      	push	{r3, r4, r5, lr}
 8004202:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004204:	f7ff fff6 	bl	80041f4 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004208:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800420a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800420c:	d002      	beq.n	8004214 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800420e:	4b04      	ldr	r3, [pc, #16]	; (8004220 <HAL_Delay+0x20>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004214:	f7ff ffee 	bl	80041f4 <HAL_GetTick>
 8004218:	1b43      	subs	r3, r0, r5
 800421a:	42a3      	cmp	r3, r4
 800421c:	d3fa      	bcc.n	8004214 <HAL_Delay+0x14>
  {
  }
}
 800421e:	bd38      	pop	{r3, r4, r5, pc}
 8004220:	2000000c 	.word	0x2000000c

08004224 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004224:	6802      	ldr	r2, [r0, #0]
{
 8004226:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004228:	6893      	ldr	r3, [r2, #8]
 800422a:	f003 0303 	and.w	r3, r3, #3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d001      	beq.n	8004236 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004232:	2000      	movs	r0, #0
}
 8004234:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004236:	6811      	ldr	r1, [r2, #0]
 8004238:	07cc      	lsls	r4, r1, #31
 800423a:	d5fa      	bpl.n	8004232 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800423c:	6891      	ldr	r1, [r2, #8]
 800423e:	f001 010d 	and.w	r1, r1, #13
 8004242:	2901      	cmp	r1, #1
 8004244:	4604      	mov	r4, r0
 8004246:	d009      	beq.n	800425c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004248:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800424a:	f042 0210 	orr.w	r2, r2, #16
 800424e:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004250:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004252:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004254:	f043 0301 	orr.w	r3, r3, #1
 8004258:	6463      	str	r3, [r4, #68]	; 0x44
}
 800425a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 800425c:	6893      	ldr	r3, [r2, #8]
 800425e:	2103      	movs	r1, #3
 8004260:	f043 0302 	orr.w	r3, r3, #2
 8004264:	6093      	str	r3, [r2, #8]
 8004266:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8004268:	f7ff ffc4 	bl	80041f4 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8004272:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004274:	d403      	bmi.n	800427e <ADC_Disable+0x5a>
 8004276:	e7dc      	b.n	8004232 <ADC_Disable+0xe>
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	07db      	lsls	r3, r3, #31
 800427c:	d5d9      	bpl.n	8004232 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800427e:	f7ff ffb9 	bl	80041f4 <HAL_GetTick>
 8004282:	1b40      	subs	r0, r0, r5
 8004284:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004286:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004288:	d9f6      	bls.n	8004278 <ADC_Disable+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	07d2      	lsls	r2, r2, #31
 800428e:	d5f3      	bpl.n	8004278 <ADC_Disable+0x54>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004290:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004292:	f043 0310 	orr.w	r3, r3, #16
 8004296:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004298:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 800429a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800429c:	4303      	orrs	r3, r0
 800429e:	6463      	str	r3, [r4, #68]	; 0x44
}
 80042a0:	bd38      	pop	{r3, r4, r5, pc}
 80042a2:	bf00      	nop

080042a4 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042a4:	6802      	ldr	r2, [r0, #0]
{
 80042a6:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042a8:	6893      	ldr	r3, [r2, #8]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	2b01      	cmp	r3, #1
{
 80042b0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042b2:	d025      	beq.n	8004300 <ADC_Enable+0x5c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80042b4:	6891      	ldr	r1, [r2, #8]
 80042b6:	4b15      	ldr	r3, [pc, #84]	; (800430c <ADC_Enable+0x68>)
 80042b8:	4219      	tst	r1, r3
 80042ba:	d008      	beq.n	80042ce <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80042be:	f043 0310 	orr.w	r3, r3, #16
 80042c2:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80042c6:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c8:	4303      	orrs	r3, r0
 80042ca:	6463      	str	r3, [r4, #68]	; 0x44
}
 80042cc:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80042ce:	6893      	ldr	r3, [r2, #8]
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80042d6:	f7ff ff8d 	bl	80041f4 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80042da:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 80042dc:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	07d9      	lsls	r1, r3, #31
 80042e2:	d40b      	bmi.n	80042fc <ADC_Enable+0x58>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042e4:	f7ff ff86 	bl	80041f4 <HAL_GetTick>
 80042e8:	1b43      	subs	r3, r0, r5
 80042ea:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80042ec:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042ee:	d9f6      	bls.n	80042de <ADC_Enable+0x3a>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	07d2      	lsls	r2, r2, #31
 80042f4:	d5e2      	bpl.n	80042bc <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	07d9      	lsls	r1, r3, #31
 80042fa:	d5f3      	bpl.n	80042e4 <ADC_Enable+0x40>
  return HAL_OK;
 80042fc:	2000      	movs	r0, #0
}
 80042fe:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004300:	6813      	ldr	r3, [r2, #0]
 8004302:	07d8      	lsls	r0, r3, #31
 8004304:	d5d6      	bpl.n	80042b4 <ADC_Enable+0x10>
  return HAL_OK;
 8004306:	2000      	movs	r0, #0
 8004308:	e7f9      	b.n	80042fe <ADC_Enable+0x5a>
 800430a:	bf00      	nop
 800430c:	8000003f 	.word	0x8000003f

08004310 <HAL_ADC_Init>:
{
 8004310:	b530      	push	{r4, r5, lr}
 8004312:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8004318:	2800      	cmp	r0, #0
 800431a:	f000 8099 	beq.w	8004450 <HAL_ADC_Init+0x140>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800431e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004320:	f013 0310 	ands.w	r3, r3, #16
 8004324:	4604      	mov	r4, r0
 8004326:	d117      	bne.n	8004358 <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004328:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800432a:	2d00      	cmp	r5, #0
 800432c:	f000 8093 	beq.w	8004456 <HAL_ADC_Init+0x146>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004330:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004332:	6891      	ldr	r1, [r2, #8]
 8004334:	00c9      	lsls	r1, r1, #3
 8004336:	d57f      	bpl.n	8004438 <HAL_ADC_Init+0x128>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004338:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800433a:	008d      	lsls	r5, r1, #2
 800433c:	d47c      	bmi.n	8004438 <HAL_ADC_Init+0x128>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800433e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004340:	06c8      	lsls	r0, r1, #27
 8004342:	d400      	bmi.n	8004346 <HAL_ADC_Init+0x36>
 8004344:	b163      	cbz	r3, 8004360 <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 8004346:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004348:	f023 0312 	bic.w	r3, r3, #18
    tmp_hal_status = HAL_ERROR; 
 800434c:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 800434e:	f043 0310 	orr.w	r3, r3, #16
 8004352:	6423      	str	r3, [r4, #64]	; 0x40
}
 8004354:	b003      	add	sp, #12
 8004356:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004358:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800435a:	06da      	lsls	r2, r3, #27
 800435c:	d4f3      	bmi.n	8004346 <HAL_ADC_Init+0x36>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800435e:	6802      	ldr	r2, [r0, #0]
 8004360:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004362:	0759      	lsls	r1, r3, #29
 8004364:	d4ef      	bmi.n	8004346 <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 8004366:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004368:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800436c:	f043 0302 	orr.w	r3, r3, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004370:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8004374:	6423      	str	r3, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004376:	f000 80d8 	beq.w	800452a <HAL_ADC_Init+0x21a>
 800437a:	4b7d      	ldr	r3, [pc, #500]	; (8004570 <HAL_ADC_Init+0x260>)
 800437c:	429a      	cmp	r2, r3
 800437e:	f000 80dc 	beq.w	800453a <HAL_ADC_Init+0x22a>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004382:	497c      	ldr	r1, [pc, #496]	; (8004574 <HAL_ADC_Init+0x264>)
 8004384:	428a      	cmp	r2, r1
 8004386:	d073      	beq.n	8004470 <HAL_ADC_Init+0x160>
 8004388:	4b7b      	ldr	r3, [pc, #492]	; (8004578 <HAL_ADC_Init+0x268>)
 800438a:	429a      	cmp	r2, r3
 800438c:	d071      	beq.n	8004472 <HAL_ADC_Init+0x162>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800438e:	6893      	ldr	r3, [r2, #8]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b01      	cmp	r3, #1
 8004396:	f000 80e2 	beq.w	800455e <HAL_ADC_Init+0x24e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800439a:	4878      	ldr	r0, [pc, #480]	; (800457c <HAL_ADC_Init+0x26c>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 800439c:	6883      	ldr	r3, [r0, #8]
 800439e:	6861      	ldr	r1, [r4, #4]
 80043a0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80043a4:	430b      	orrs	r3, r1
 80043a6:	6083      	str	r3, [r0, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80043a8:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 80043ac:	430b      	orrs	r3, r1
 80043ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80043b0:	7e60      	ldrb	r0, [r4, #25]
 80043b2:	3901      	subs	r1, #1
 80043b4:	bf18      	it	ne
 80043b6:	2101      	movne	r1, #1
 80043b8:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 80043bc:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80043c0:	f894 1020 	ldrb.w	r1, [r4, #32]
 80043c4:	2901      	cmp	r1, #1
 80043c6:	f000 8094 	beq.w	80044f2 <HAL_ADC_Init+0x1e2>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043ca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80043cc:	2901      	cmp	r1, #1
 80043ce:	d00c      	beq.n	80043ea <HAL_ADC_Init+0xda>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80043d0:	4868      	ldr	r0, [pc, #416]	; (8004574 <HAL_ADC_Init+0x264>)
 80043d2:	4282      	cmp	r2, r0
 80043d4:	f000 809d 	beq.w	8004512 <HAL_ADC_Init+0x202>
 80043d8:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80043dc:	4282      	cmp	r2, r0
 80043de:	f000 8098 	beq.w	8004512 <HAL_ADC_Init+0x202>
 80043e2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80043e4:	4318      	orrs	r0, r3
 80043e6:	ea41 0300 	orr.w	r3, r1, r0
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80043ea:	6891      	ldr	r1, [r2, #8]
 80043ec:	f011 0f0c 	tst.w	r1, #12
 80043f0:	d10c      	bne.n	800440c <HAL_ADC_Init+0xfc>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80043f2:	68d1      	ldr	r1, [r2, #12]
 80043f4:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80043f8:	f021 0102 	bic.w	r1, r1, #2
 80043fc:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80043fe:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8004402:	7e20      	ldrb	r0, [r4, #24]
 8004404:	0049      	lsls	r1, r1, #1
 8004406:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 800440a:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 800440c:	68d0      	ldr	r0, [r2, #12]
 800440e:	495c      	ldr	r1, [pc, #368]	; (8004580 <HAL_ADC_Init+0x270>)
 8004410:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004412:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8004414:	4319      	orrs	r1, r3
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004416:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8004418:	60d1      	str	r1, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800441a:	d072      	beq.n	8004502 <HAL_ADC_Init+0x1f2>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800441c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800441e:	f023 030f 	bic.w	r3, r3, #15
 8004422:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8004424:	2000      	movs	r0, #0
 8004426:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004428:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6423      	str	r3, [r4, #64]	; 0x40
}
 8004434:	b003      	add	sp, #12
 8004436:	bd30      	pop	{r4, r5, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8004438:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800443a:	f023 0312 	bic.w	r3, r3, #18
 800443e:	f043 0310 	orr.w	r3, r3, #16
 8004442:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004444:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004446:	f043 0301 	orr.w	r3, r3, #1
 800444a:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800444c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800444e:	e77a      	b.n	8004346 <HAL_ADC_Init+0x36>
    return HAL_ERROR;
 8004450:	2001      	movs	r0, #1
}
 8004452:	b003      	add	sp, #12
 8004454:	bd30      	pop	{r4, r5, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 8004456:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 800445a:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 800445c:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8004460:	f7fc fd56 	bl	8000f10 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004464:	6822      	ldr	r2, [r4, #0]
 8004466:	6893      	ldr	r3, [r2, #8]
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	d511      	bpl.n	8004490 <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800446c:	462b      	mov	r3, r5
 800446e:	e760      	b.n	8004332 <HAL_ADC_Init+0x22>
 8004470:	4941      	ldr	r1, [pc, #260]	; (8004578 <HAL_ADC_Init+0x268>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004472:	4842      	ldr	r0, [pc, #264]	; (800457c <HAL_ADC_Init+0x26c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004474:	6893      	ldr	r3, [r2, #8]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d058      	beq.n	8004530 <HAL_ADC_Init+0x220>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800447e:	688b      	ldr	r3, [r1, #8]
 8004480:	f003 0303 	and.w	r3, r3, #3
 8004484:	2b01      	cmp	r3, #1
 8004486:	d189      	bne.n	800439c <HAL_ADC_Init+0x8c>
 8004488:	680b      	ldr	r3, [r1, #0]
 800448a:	07db      	lsls	r3, r3, #31
 800448c:	d48c      	bmi.n	80043a8 <HAL_ADC_Init+0x98>
 800448e:	e785      	b.n	800439c <HAL_ADC_Init+0x8c>
        tmp_hal_status = ADC_Disable(hadc);
 8004490:	4620      	mov	r0, r4
 8004492:	f7ff fec7 	bl	8004224 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004496:	6c22      	ldr	r2, [r4, #64]	; 0x40
        tmp_hal_status = ADC_Disable(hadc);
 8004498:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800449a:	06d0      	lsls	r0, r2, #27
 800449c:	f53f af48 	bmi.w	8004330 <HAL_ADC_Init+0x20>
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f47f af45 	bne.w	8004330 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 80044a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80044a8:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80044aa:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 80044ae:	f021 0102 	bic.w	r1, r1, #2
 80044b2:	f041 0102 	orr.w	r1, r1, #2
 80044b6:	6421      	str	r1, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80044b8:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044ba:	4932      	ldr	r1, [pc, #200]	; (8004584 <HAL_ADC_Init+0x274>)
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80044bc:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 80044c0:	6090      	str	r0, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80044c2:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044c4:	6809      	ldr	r1, [r1, #0]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80044c6:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80044ca:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044cc:	482e      	ldr	r0, [pc, #184]	; (8004588 <HAL_ADC_Init+0x278>)
 80044ce:	fba0 0101 	umull	r0, r1, r0, r1
 80044d2:	0c89      	lsrs	r1, r1, #18
 80044d4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80044d8:	0049      	lsls	r1, r1, #1
 80044da:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80044dc:	9901      	ldr	r1, [sp, #4]
 80044de:	2900      	cmp	r1, #0
 80044e0:	f43f af27 	beq.w	8004332 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 80044e4:	9901      	ldr	r1, [sp, #4]
 80044e6:	3901      	subs	r1, #1
 80044e8:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80044ea:	9901      	ldr	r1, [sp, #4]
 80044ec:	2900      	cmp	r1, #0
 80044ee:	d1f9      	bne.n	80044e4 <HAL_ADC_Init+0x1d4>
 80044f0:	e71f      	b.n	8004332 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80044f2:	bb30      	cbnz	r0, 8004542 <HAL_ADC_Init+0x232>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80044f4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80044f6:	3901      	subs	r1, #1
 80044f8:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
 80044fc:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 8004500:	e763      	b.n	80043ca <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004502:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004504:	69e3      	ldr	r3, [r4, #28]
 8004506:	f021 010f 	bic.w	r1, r1, #15
 800450a:	3b01      	subs	r3, #1
 800450c:	430b      	orrs	r3, r1
 800450e:	6313      	str	r3, [r2, #48]	; 0x30
 8004510:	e788      	b.n	8004424 <HAL_ADC_Init+0x114>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004512:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 8004516:	d01f      	beq.n	8004558 <HAL_ADC_Init+0x248>
 8004518:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800451c:	d024      	beq.n	8004568 <HAL_ADC_Init+0x258>
 800451e:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 8004522:	bf08      	it	eq
 8004524:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8004528:	e75b      	b.n	80043e2 <HAL_ADC_Init+0xd2>
 800452a:	4911      	ldr	r1, [pc, #68]	; (8004570 <HAL_ADC_Init+0x260>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800452c:	4817      	ldr	r0, [pc, #92]	; (800458c <HAL_ADC_Init+0x27c>)
 800452e:	e7a1      	b.n	8004474 <HAL_ADC_Init+0x164>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004530:	6813      	ldr	r3, [r2, #0]
 8004532:	07dd      	lsls	r5, r3, #31
 8004534:	f53f af38 	bmi.w	80043a8 <HAL_ADC_Init+0x98>
 8004538:	e7a1      	b.n	800447e <HAL_ADC_Init+0x16e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800453a:	4814      	ldr	r0, [pc, #80]	; (800458c <HAL_ADC_Init+0x27c>)
 800453c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8004540:	e798      	b.n	8004474 <HAL_ADC_Init+0x164>
        ADC_STATE_CLR_SET(hadc->State,
 8004542:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004544:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8004548:	f041 0120 	orr.w	r1, r1, #32
 800454c:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800454e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004550:	f041 0101 	orr.w	r1, r1, #1
 8004554:	6461      	str	r1, [r4, #68]	; 0x44
 8004556:	e738      	b.n	80043ca <HAL_ADC_Init+0xba>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004558:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800455c:	e741      	b.n	80043e2 <HAL_ADC_Init+0xd2>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800455e:	6813      	ldr	r3, [r2, #0]
 8004560:	07db      	lsls	r3, r3, #31
 8004562:	f53f af21 	bmi.w	80043a8 <HAL_ADC_Init+0x98>
 8004566:	e718      	b.n	800439a <HAL_ADC_Init+0x8a>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004568:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800456c:	e739      	b.n	80043e2 <HAL_ADC_Init+0xd2>
 800456e:	bf00      	nop
 8004570:	50000100 	.word	0x50000100
 8004574:	50000400 	.word	0x50000400
 8004578:	50000500 	.word	0x50000500
 800457c:	50000700 	.word	0x50000700
 8004580:	fff0c007 	.word	0xfff0c007
 8004584:	20000008 	.word	0x20000008
 8004588:	431bde83 	.word	0x431bde83
 800458c:	50000300 	.word	0x50000300

08004590 <HAL_ADC_Start>:
{
 8004590:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004592:	6803      	ldr	r3, [r0, #0]
 8004594:	689d      	ldr	r5, [r3, #8]
 8004596:	f015 0504 	ands.w	r5, r5, #4
 800459a:	d12c      	bne.n	80045f6 <HAL_ADC_Start+0x66>
    __HAL_LOCK(hadc);
 800459c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	4604      	mov	r4, r0
 80045a4:	d027      	beq.n	80045f6 <HAL_ADC_Start+0x66>
 80045a6:	2301      	movs	r3, #1
 80045a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 80045ac:	f7ff fe7a 	bl	80042a4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80045b0:	b9f0      	cbnz	r0, 80045f0 <HAL_ADC_Start+0x60>
      ADC_STATE_CLR_SET(hadc->State,
 80045b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80045b4:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80045b6:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80045c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 80045c6:	6422      	str	r2, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80045c8:	d017      	beq.n	80045fa <HAL_ADC_Start+0x6a>
 80045ca:	4a3a      	ldr	r2, [pc, #232]	; (80046b4 <HAL_ADC_Start+0x124>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d068      	beq.n	80046a2 <HAL_ADC_Start+0x112>
 80045d0:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 80045d4:	6892      	ldr	r2, [r2, #8]
 80045d6:	06d5      	lsls	r5, r2, #27
 80045d8:	d011      	beq.n	80045fe <HAL_ADC_Start+0x6e>
 80045da:	4937      	ldr	r1, [pc, #220]	; (80046b8 <HAL_ADC_Start+0x128>)
 80045dc:	428b      	cmp	r3, r1
 80045de:	d00e      	beq.n	80045fe <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80045e0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80045e2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80045e6:	6422      	str	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80045e8:	68ca      	ldr	r2, [r1, #12]
 80045ea:	0192      	lsls	r2, r2, #6
 80045ec:	d514      	bpl.n	8004618 <HAL_ADC_Start+0x88>
 80045ee:	e00d      	b.n	800460c <HAL_ADC_Start+0x7c>
      __HAL_UNLOCK(hadc);
 80045f0:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 80045f4:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 80045f6:	2002      	movs	r0, #2
}
 80045f8:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80045fa:	4a30      	ldr	r2, [pc, #192]	; (80046bc <HAL_ADC_Start+0x12c>)
 80045fc:	6892      	ldr	r2, [r2, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80045fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004600:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004604:	6422      	str	r2, [r4, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	0191      	lsls	r1, r2, #6
 800460a:	d505      	bpl.n	8004618 <HAL_ADC_Start+0x88>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800460c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800460e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004612:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004616:	6422      	str	r2, [r4, #64]	; 0x40
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004618:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800461a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800461e:	bf1c      	itt	ne
 8004620:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8004622:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8004626:	6462      	str	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8004628:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800462a:	221c      	movs	r2, #28
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800462c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      __HAL_UNLOCK(hadc);
 8004630:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004634:	601a      	str	r2, [r3, #0]
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004636:	d01a      	beq.n	800466e <HAL_ADC_Start+0xde>
 8004638:	4a1e      	ldr	r2, [pc, #120]	; (80046b4 <HAL_ADC_Start+0x124>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d022      	beq.n	8004684 <HAL_ADC_Start+0xf4>
 800463e:	f8d2 1608 	ldr.w	r1, [r2, #1544]	; 0x608
 8004642:	06cd      	lsls	r5, r1, #27
 8004644:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
 8004648:	d00c      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 800464a:	6891      	ldr	r1, [r2, #8]
 800464c:	f001 011f 	and.w	r1, r1, #31
 8004650:	2905      	cmp	r1, #5
 8004652:	d007      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 8004654:	6892      	ldr	r2, [r2, #8]
 8004656:	f002 021f 	and.w	r2, r2, #31
 800465a:	2a09      	cmp	r2, #9
 800465c:	d002      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 800465e:	4a16      	ldr	r2, [pc, #88]	; (80046b8 <HAL_ADC_Start+0x128>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d1c7      	bne.n	80045f4 <HAL_ADC_Start+0x64>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004664:	689a      	ldr	r2, [r3, #8]
 8004666:	f042 0204 	orr.w	r2, r2, #4
 800466a:	609a      	str	r2, [r3, #8]
}
 800466c:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800466e:	4a13      	ldr	r2, [pc, #76]	; (80046bc <HAL_ADC_Start+0x12c>)
 8004670:	6891      	ldr	r1, [r2, #8]
 8004672:	06cc      	lsls	r4, r1, #27
 8004674:	d0f6      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 8004676:	6891      	ldr	r1, [r2, #8]
 8004678:	f001 011f 	and.w	r1, r1, #31
 800467c:	2905      	cmp	r1, #5
 800467e:	d0f1      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 8004680:	6892      	ldr	r2, [r2, #8]
 8004682:	e7ef      	b.n	8004664 <HAL_ADC_Start+0xd4>
 8004684:	4a0d      	ldr	r2, [pc, #52]	; (80046bc <HAL_ADC_Start+0x12c>)
 8004686:	6891      	ldr	r1, [r2, #8]
 8004688:	06c9      	lsls	r1, r1, #27
 800468a:	d0eb      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 800468c:	6891      	ldr	r1, [r2, #8]
 800468e:	f001 011f 	and.w	r1, r1, #31
 8004692:	2905      	cmp	r1, #5
 8004694:	d0e6      	beq.n	8004664 <HAL_ADC_Start+0xd4>
 8004696:	6892      	ldr	r2, [r2, #8]
 8004698:	f002 021f 	and.w	r2, r2, #31
 800469c:	2a09      	cmp	r2, #9
 800469e:	d0e1      	beq.n	8004664 <HAL_ADC_Start+0xd4>
}
 80046a0:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80046a2:	4a06      	ldr	r2, [pc, #24]	; (80046bc <HAL_ADC_Start+0x12c>)
 80046a4:	6892      	ldr	r2, [r2, #8]
 80046a6:	06d2      	lsls	r2, r2, #27
 80046a8:	d0a9      	beq.n	80045fe <HAL_ADC_Start+0x6e>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80046ac:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80046b0:	e797      	b.n	80045e2 <HAL_ADC_Start+0x52>
 80046b2:	bf00      	nop
 80046b4:	50000100 	.word	0x50000100
 80046b8:	50000400 	.word	0x50000400
 80046bc:	50000300 	.word	0x50000300

080046c0 <HAL_ADCEx_Calibration_Start>:
{
 80046c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80046c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d040      	beq.n	800474c <HAL_ADCEx_Calibration_Start+0x8c>
 80046ca:	2701      	movs	r7, #1
 80046cc:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 80046d0:	4604      	mov	r4, r0
 80046d2:	460d      	mov	r5, r1
 80046d4:	f7ff fda6 	bl	8004224 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 80046d8:	4606      	mov	r6, r0
 80046da:	2800      	cmp	r0, #0
 80046dc:	d131      	bne.n	8004742 <HAL_ADCEx_Calibration_Start+0x82>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80046de:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 80046e0:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80046e2:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80046e4:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80046e6:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80046ea:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80046ec:	d103      	bne.n	80046f6 <HAL_ADCEx_Calibration_Start+0x36>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80046ee:	689a      	ldr	r2, [r3, #8]
 80046f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80046fc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80046fe:	f7ff fd79 	bl	80041f4 <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004702:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 8004704:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	2b00      	cmp	r3, #0
 800470a:	da14      	bge.n	8004736 <HAL_ADCEx_Calibration_Start+0x76>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800470c:	f7ff fd72 	bl	80041f4 <HAL_GetTick>
 8004710:	1b43      	subs	r3, r0, r5
 8004712:	2b0a      	cmp	r3, #10
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004714:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004716:	d9f6      	bls.n	8004706 <HAL_ADCEx_Calibration_Start+0x46>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004718:	689a      	ldr	r2, [r3, #8]
 800471a:	2a00      	cmp	r2, #0
 800471c:	daf3      	bge.n	8004706 <HAL_ADCEx_Calibration_Start+0x46>
          ADC_STATE_CLR_SET(hadc->State,
 800471e:	6c23      	ldr	r3, [r4, #64]	; 0x40
          __HAL_UNLOCK(hadc);
 8004720:	2200      	movs	r2, #0
          ADC_STATE_CLR_SET(hadc->State,
 8004722:	f023 0312 	bic.w	r3, r3, #18
 8004726:	f043 0310 	orr.w	r3, r3, #16
          return HAL_ERROR;
 800472a:	2601      	movs	r6, #1
          __HAL_UNLOCK(hadc);
 800472c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          ADC_STATE_CLR_SET(hadc->State,
 8004730:	6423      	str	r3, [r4, #64]	; 0x40
}
 8004732:	4630      	mov	r0, r6
 8004734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8004736:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004738:	f023 0303 	bic.w	r3, r3, #3
 800473c:	f043 0301 	orr.w	r3, r3, #1
 8004740:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8004742:	2300      	movs	r3, #0
 8004744:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004748:	4630      	mov	r0, r6
 800474a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 800474c:	2602      	movs	r6, #2
}
 800474e:	4630      	mov	r0, r6
 8004750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004752:	bf00      	nop

08004754 <HAL_ADCEx_InjectedStart>:
{
 8004754:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004756:	6803      	ldr	r3, [r0, #0]
 8004758:	689d      	ldr	r5, [r3, #8]
 800475a:	f015 0508 	ands.w	r5, r5, #8
 800475e:	d129      	bne.n	80047b4 <HAL_ADCEx_InjectedStart+0x60>
    __HAL_LOCK(hadc);
 8004760:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004764:	2b01      	cmp	r3, #1
 8004766:	4604      	mov	r4, r0
 8004768:	d024      	beq.n	80047b4 <HAL_ADCEx_InjectedStart+0x60>
 800476a:	2301      	movs	r3, #1
 800476c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    tmp_hal_status = ADC_Enable(hadc);
 8004770:	f7ff fd98 	bl	80042a4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004774:	b9d8      	cbnz	r0, 80047ae <HAL_ADCEx_InjectedStart+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8004776:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004778:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800477a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800477e:	f023 0301 	bic.w	r3, r3, #1
 8004782:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004786:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
      ADC_STATE_CLR_SET(hadc->State,
 800478a:	6423      	str	r3, [r4, #64]	; 0x40
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800478c:	d014      	beq.n	80047b8 <HAL_ADCEx_InjectedStart+0x64>
 800478e:	4b32      	ldr	r3, [pc, #200]	; (8004858 <HAL_ADCEx_InjectedStart+0x104>)
 8004790:	429a      	cmp	r2, r3
 8004792:	d042      	beq.n	800481a <HAL_ADCEx_InjectedStart+0xc6>
 8004794:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	06d9      	lsls	r1, r3, #27
 800479c:	d00e      	beq.n	80047bc <HAL_ADCEx_InjectedStart+0x68>
 800479e:	4b2f      	ldr	r3, [pc, #188]	; (800485c <HAL_ADCEx_InjectedStart+0x108>)
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d00b      	beq.n	80047bc <HAL_ADCEx_InjectedStart+0x68>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047aa:	6423      	str	r3, [r4, #64]	; 0x40
 80047ac:	e00a      	b.n	80047c4 <HAL_ADCEx_InjectedStart+0x70>
      __HAL_UNLOCK(hadc);
 80047ae:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
}
 80047b2:	bd38      	pop	{r3, r4, r5, pc}
    tmp_hal_status = HAL_BUSY;
 80047b4:	2002      	movs	r0, #2
}
 80047b6:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80047b8:	4b29      	ldr	r3, [pc, #164]	; (8004860 <HAL_ADCEx_InjectedStart+0x10c>)
 80047ba:	689b      	ldr	r3, [r3, #8]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80047c2:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80047c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047c6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
        ADC_CLEAR_ERRORCODE(hadc);
 80047ca:	bf08      	it	eq
 80047cc:	6463      	streq	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 80047ce:	2100      	movs	r1, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80047d0:	2360      	movs	r3, #96	; 0x60
      __HAL_UNLOCK(hadc);
 80047d2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80047d6:	6013      	str	r3, [r2, #0]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80047d8:	68d3      	ldr	r3, [r2, #12]
 80047da:	019b      	lsls	r3, r3, #6
 80047dc:	d4e9      	bmi.n	80047b2 <HAL_ADCEx_InjectedStart+0x5e>
 80047de:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80047e2:	d01f      	beq.n	8004824 <HAL_ADCEx_InjectedStart+0xd0>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 80047e4:	4b1c      	ldr	r3, [pc, #112]	; (8004858 <HAL_ADCEx_InjectedStart+0x104>)
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d027      	beq.n	800483a <HAL_ADCEx_InjectedStart+0xe6>
 80047ea:	f8d3 1608 	ldr.w	r1, [r3, #1544]	; 0x608
 80047ee:	06cd      	lsls	r5, r1, #27
 80047f0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80047f4:	d00c      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 80047f6:	6899      	ldr	r1, [r3, #8]
 80047f8:	f001 011f 	and.w	r1, r1, #31
 80047fc:	2906      	cmp	r1, #6
 80047fe:	d007      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 031f 	and.w	r3, r3, #31
 8004806:	2b07      	cmp	r3, #7
 8004808:	d002      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 800480a:	4b14      	ldr	r3, [pc, #80]	; (800485c <HAL_ADCEx_InjectedStart+0x108>)
 800480c:	429a      	cmp	r2, r3
 800480e:	d1d0      	bne.n	80047b2 <HAL_ADCEx_InjectedStart+0x5e>
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8004810:	6893      	ldr	r3, [r2, #8]
 8004812:	f043 0308 	orr.w	r3, r3, #8
 8004816:	6093      	str	r3, [r2, #8]
}
 8004818:	bd38      	pop	{r3, r4, r5, pc}
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800481a:	4b11      	ldr	r3, [pc, #68]	; (8004860 <HAL_ADCEx_InjectedStart+0x10c>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	06db      	lsls	r3, r3, #27
 8004820:	d0cc      	beq.n	80047bc <HAL_ADCEx_InjectedStart+0x68>
 8004822:	e7bf      	b.n	80047a4 <HAL_ADCEx_InjectedStart+0x50>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8004824:	4b0e      	ldr	r3, [pc, #56]	; (8004860 <HAL_ADCEx_InjectedStart+0x10c>)
 8004826:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8004828:	06c9      	lsls	r1, r1, #27
 800482a:	d0f1      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 800482c:	6899      	ldr	r1, [r3, #8]
 800482e:	f001 011f 	and.w	r1, r1, #31
 8004832:	2906      	cmp	r1, #6
 8004834:	d0ec      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	e7ea      	b.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 800483a:	4b09      	ldr	r3, [pc, #36]	; (8004860 <HAL_ADCEx_InjectedStart+0x10c>)
 800483c:	6899      	ldr	r1, [r3, #8]
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 800483e:	06cc      	lsls	r4, r1, #27
 8004840:	d0e6      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8004842:	6899      	ldr	r1, [r3, #8]
 8004844:	f001 011f 	and.w	r1, r1, #31
 8004848:	2906      	cmp	r1, #6
 800484a:	d0e1      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 031f 	and.w	r3, r3, #31
 8004852:	2b07      	cmp	r3, #7
 8004854:	d0dc      	beq.n	8004810 <HAL_ADCEx_InjectedStart+0xbc>
}
 8004856:	bd38      	pop	{r3, r4, r5, pc}
 8004858:	50000100 	.word	0x50000100
 800485c:	50000400 	.word	0x50000400
 8004860:	50000300 	.word	0x50000300

08004864 <HAL_ADCEx_InjectedGetValue>:
  switch(InjectedRank)
 8004864:	2903      	cmp	r1, #3
 8004866:	d007      	beq.n	8004878 <HAL_ADCEx_InjectedGetValue+0x14>
 8004868:	2904      	cmp	r1, #4
 800486a:	d00d      	beq.n	8004888 <HAL_ADCEx_InjectedGetValue+0x24>
 800486c:	2902      	cmp	r1, #2
 800486e:	d007      	beq.n	8004880 <HAL_ADCEx_InjectedGetValue+0x1c>
      tmp_jdr = hadc->Instance->JDR1;
 8004870:	6803      	ldr	r3, [r0, #0]
 8004872:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8004876:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 8004878:	6803      	ldr	r3, [r0, #0]
 800487a:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
      break;
 800487e:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8004880:	6803      	ldr	r3, [r0, #0]
 8004882:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
      break;
 8004886:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 8004888:	6803      	ldr	r3, [r0, #0]
 800488a:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
      break;
 800488e:	4770      	bx	lr

08004890 <HAL_ADC_ConfigChannel>:
{
 8004890:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8004892:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004896:	68cc      	ldr	r4, [r1, #12]
{
 8004898:	b083      	sub	sp, #12
 800489a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800489c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 800489e:	f04f 0000 	mov.w	r0, #0
 80048a2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80048a4:	f000 8107 	beq.w	8004ab6 <HAL_ADC_ConfigChannel+0x226>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048a8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80048aa:	2001      	movs	r0, #1
 80048ac:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048b0:	6895      	ldr	r5, [r2, #8]
 80048b2:	076d      	lsls	r5, r5, #29
 80048b4:	d43a      	bmi.n	800492c <HAL_ADC_ConfigChannel+0x9c>
    if (sConfig->Rank < 5U)
 80048b6:	6848      	ldr	r0, [r1, #4]
 80048b8:	2804      	cmp	r0, #4
 80048ba:	f200 808b 	bhi.w	80049d4 <HAL_ADC_ConfigChannel+0x144>
      MODIFY_REG(hadc->Instance->SQR1,
 80048be:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80048c2:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80048c4:	680d      	ldr	r5, [r1, #0]
 80048c6:	0040      	lsls	r0, r0, #1
 80048c8:	f04f 0c1f 	mov.w	ip, #31
 80048cc:	fa0c fc00 	lsl.w	ip, ip, r0
 80048d0:	ea26 0c0c 	bic.w	ip, r6, ip
 80048d4:	fa05 f000 	lsl.w	r0, r5, r0
 80048d8:	ea4c 0000 	orr.w	r0, ip, r0
 80048dc:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80048de:	6890      	ldr	r0, [r2, #8]
 80048e0:	f010 0f0c 	tst.w	r0, #12
 80048e4:	d134      	bne.n	8004950 <HAL_ADC_ConfigChannel+0xc0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80048e6:	2d09      	cmp	r5, #9
 80048e8:	f200 808b 	bhi.w	8004a02 <HAL_ADC_ConfigChannel+0x172>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80048ec:	6950      	ldr	r0, [r2, #20]
 80048ee:	688e      	ldr	r6, [r1, #8]
 80048f0:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 80048f4:	f04f 0c07 	mov.w	ip, #7
 80048f8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80048fc:	fa06 f60e 	lsl.w	r6, r6, lr
 8004900:	ea20 000c 	bic.w	r0, r0, ip
 8004904:	4330      	orrs	r0, r6
 8004906:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004908:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 800490a:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800490c:	694f      	ldr	r7, [r1, #20]
 800490e:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8004912:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8004914:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004916:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 800491a:	2e03      	cmp	r6, #3
 800491c:	f200 8148 	bhi.w	8004bb0 <HAL_ADC_ConfigChannel+0x320>
 8004920:	e8df f016 	tbh	[pc, r6, lsl #1]
 8004924:	010a000d 	.word	0x010a000d
 8004928:	00f60100 	.word	0x00f60100
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800492c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800492e:	f042 0220 	orr.w	r2, r2, #32
 8004932:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800493a:	b003      	add	sp, #12
 800493c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR1               ,
 800493e:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8004940:	4eaa      	ldr	r6, [pc, #680]	; (8004bec <HAL_ADC_ConfigChannel+0x35c>)
 8004942:	403e      	ands	r6, r7
 8004944:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004948:	4330      	orrs	r0, r6
 800494a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800494e:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004950:	6890      	ldr	r0, [r2, #8]
 8004952:	f000 0003 	and.w	r0, r0, #3
 8004956:	2801      	cmp	r0, #1
 8004958:	f000 80a8 	beq.w	8004aac <HAL_ADC_ConfigChannel+0x21c>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800495c:	2c01      	cmp	r4, #1
 800495e:	f000 80ad 	beq.w	8004abc <HAL_ADC_ConfigChannel+0x22c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004962:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8004966:	2001      	movs	r0, #1
 8004968:	40a8      	lsls	r0, r5
 800496a:	ea21 0100 	bic.w	r1, r1, r0
 800496e:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004972:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004976:	d079      	beq.n	8004a6c <HAL_ADC_ConfigChannel+0x1dc>
 8004978:	499d      	ldr	r1, [pc, #628]	; (8004bf0 <HAL_ADC_ConfigChannel+0x360>)
 800497a:	428a      	cmp	r2, r1
 800497c:	d076      	beq.n	8004a6c <HAL_ADC_ConfigChannel+0x1dc>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800497e:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004980:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004984:	d075      	beq.n	8004a72 <HAL_ADC_ConfigChannel+0x1e2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004986:	2d11      	cmp	r5, #17
 8004988:	f040 80ae 	bne.w	8004ae8 <HAL_ADC_ConfigChannel+0x258>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800498c:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800498e:	01c4      	lsls	r4, r0, #7
 8004990:	d472      	bmi.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004992:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004996:	d071      	beq.n	8004a7c <HAL_ADC_ConfigChannel+0x1ec>
 8004998:	4895      	ldr	r0, [pc, #596]	; (8004bf0 <HAL_ADC_ConfigChannel+0x360>)
 800499a:	4282      	cmp	r2, r0
 800499c:	f000 80df 	beq.w	8004b5e <HAL_ADC_ConfigChannel+0x2ce>
 80049a0:	4c94      	ldr	r4, [pc, #592]	; (8004bf4 <HAL_ADC_ConfigChannel+0x364>)
 80049a2:	42a2      	cmp	r2, r4
 80049a4:	f000 80fe 	beq.w	8004ba4 <HAL_ADC_ConfigChannel+0x314>
 80049a8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80049ac:	4282      	cmp	r2, r0
 80049ae:	d066      	beq.n	8004a7e <HAL_ADC_ConfigChannel+0x1ee>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80049b0:	6890      	ldr	r0, [r2, #8]
 80049b2:	f000 0003 	and.w	r0, r0, #3
 80049b6:	2801      	cmp	r0, #1
 80049b8:	f000 80f6 	beq.w	8004ba8 <HAL_ADC_ConfigChannel+0x318>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80049bc:	2d10      	cmp	r5, #16
 80049be:	d05b      	beq.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80049c0:	2d11      	cmp	r5, #17
 80049c2:	d059      	beq.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80049c4:	2d12      	cmp	r5, #18
 80049c6:	d157      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80049c8:	688a      	ldr	r2, [r1, #8]
 80049ca:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049ce:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80049d0:	608a      	str	r2, [r1, #8]
 80049d2:	e7af      	b.n	8004934 <HAL_ADC_ConfigChannel+0xa4>
    else if (sConfig->Rank < 10U)
 80049d4:	2809      	cmp	r0, #9
 80049d6:	d925      	bls.n	8004a24 <HAL_ADC_ConfigChannel+0x194>
    else if (sConfig->Rank < 15U)
 80049d8:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80049da:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80049de:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 80049e2:	f200 8087 	bhi.w	8004af4 <HAL_ADC_ConfigChannel+0x264>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80049e6:	6b96      	ldr	r6, [r2, #56]	; 0x38
 80049e8:	680d      	ldr	r5, [r1, #0]
 80049ea:	383c      	subs	r0, #60	; 0x3c
 80049ec:	f04f 0c1f 	mov.w	ip, #31
 80049f0:	fa0c fc00 	lsl.w	ip, ip, r0
 80049f4:	ea26 060c 	bic.w	r6, r6, ip
 80049f8:	fa05 f000 	lsl.w	r0, r5, r0
 80049fc:	4330      	orrs	r0, r6
 80049fe:	6390      	str	r0, [r2, #56]	; 0x38
 8004a00:	e76d      	b.n	80048de <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004a02:	688f      	ldr	r7, [r1, #8]
 8004a04:	6990      	ldr	r0, [r2, #24]
 8004a06:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8004a0a:	3e1e      	subs	r6, #30
 8004a0c:	f04f 0e07 	mov.w	lr, #7
 8004a10:	fa07 fc06 	lsl.w	ip, r7, r6
 8004a14:	fa0e f606 	lsl.w	r6, lr, r6
 8004a18:	ea20 0006 	bic.w	r0, r0, r6
 8004a1c:	ea40 000c 	orr.w	r0, r0, ip
 8004a20:	6190      	str	r0, [r2, #24]
 8004a22:	e771      	b.n	8004908 <HAL_ADC_ConfigChannel+0x78>
      MODIFY_REG(hadc->Instance->SQR2,
 8004a24:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004a28:	0040      	lsls	r0, r0, #1
 8004a2a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8004a2c:	680d      	ldr	r5, [r1, #0]
 8004a2e:	381e      	subs	r0, #30
 8004a30:	f04f 0c1f 	mov.w	ip, #31
 8004a34:	fa0c fc00 	lsl.w	ip, ip, r0
 8004a38:	ea26 060c 	bic.w	r6, r6, ip
 8004a3c:	fa05 f000 	lsl.w	r0, r5, r0
 8004a40:	4330      	orrs	r0, r6
 8004a42:	6350      	str	r0, [r2, #52]	; 0x34
 8004a44:	e74b      	b.n	80048de <HAL_ADC_ConfigChannel+0x4e>
        MODIFY_REG(hadc->Instance->SMPR1,
 8004a46:	688c      	ldr	r4, [r1, #8]
 8004a48:	6950      	ldr	r0, [r2, #20]
 8004a4a:	1c69      	adds	r1, r5, #1
 8004a4c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004a50:	2607      	movs	r6, #7
 8004a52:	408c      	lsls	r4, r1
 8004a54:	fa06 f101 	lsl.w	r1, r6, r1
 8004a58:	ea20 0101 	bic.w	r1, r0, r1
 8004a5c:	4321      	orrs	r1, r4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a5e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8004a62:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a64:	d008      	beq.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
 8004a66:	4962      	ldr	r1, [pc, #392]	; (8004bf0 <HAL_ADC_ConfigChannel+0x360>)
 8004a68:	428a      	cmp	r2, r1
 8004a6a:	d105      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a6c:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a6e:	4962      	ldr	r1, [pc, #392]	; (8004bf8 <HAL_ADC_ConfigChannel+0x368>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a70:	d189      	bne.n	8004986 <HAL_ADC_ConfigChannel+0xf6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004a72:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004a74:	0206      	lsls	r6, r0, #8
 8004a76:	d58c      	bpl.n	8004992 <HAL_ADC_ConfigChannel+0x102>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a78:	2000      	movs	r0, #0
 8004a7a:	e75b      	b.n	8004934 <HAL_ADC_ConfigChannel+0xa4>
 8004a7c:	4c5c      	ldr	r4, [pc, #368]	; (8004bf0 <HAL_ADC_ConfigChannel+0x360>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004a7e:	6890      	ldr	r0, [r2, #8]
 8004a80:	f000 0003 	and.w	r0, r0, #3
 8004a84:	2801      	cmp	r0, #1
 8004a86:	d061      	beq.n	8004b4c <HAL_ADC_ConfigChannel+0x2bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004a88:	68a0      	ldr	r0, [r4, #8]
 8004a8a:	f000 0003 	and.w	r0, r0, #3
 8004a8e:	2801      	cmp	r0, #1
 8004a90:	d068      	beq.n	8004b64 <HAL_ADC_ConfigChannel+0x2d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004a92:	2d10      	cmp	r5, #16
 8004a94:	d06a      	beq.n	8004b6c <HAL_ADC_ConfigChannel+0x2dc>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004a96:	2d11      	cmp	r5, #17
 8004a98:	d194      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x134>
 8004a9a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004a9e:	d1eb      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004aa0:	688a      	ldr	r2, [r1, #8]
 8004aa2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004aa6:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004aa8:	608a      	str	r2, [r1, #8]
 8004aaa:	e743      	b.n	8004934 <HAL_ADC_ConfigChannel+0xa4>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004aac:	6810      	ldr	r0, [r2, #0]
 8004aae:	07c7      	lsls	r7, r0, #31
 8004ab0:	f57f af54 	bpl.w	800495c <HAL_ADC_ConfigChannel+0xcc>
 8004ab4:	e7e0      	b.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
  __HAL_LOCK(hadc);
 8004ab6:	2002      	movs	r0, #2
}
 8004ab8:	b003      	add	sp, #12
 8004aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004abc:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8004ac0:	40ac      	lsls	r4, r5
 8004ac2:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004ac4:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004ac6:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004aca:	d9bc      	bls.n	8004a46 <HAL_ADC_ConfigChannel+0x1b6>
        MODIFY_REG(hadc->Instance->SMPR2,
 8004acc:	688c      	ldr	r4, [r1, #8]
 8004ace:	6990      	ldr	r0, [r2, #24]
 8004ad0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8004ad4:	391b      	subs	r1, #27
 8004ad6:	2607      	movs	r6, #7
 8004ad8:	408c      	lsls	r4, r1
 8004ada:	fa06 f101 	lsl.w	r1, r6, r1
 8004ade:	ea20 0101 	bic.w	r1, r0, r1
 8004ae2:	4321      	orrs	r1, r4
 8004ae4:	6191      	str	r1, [r2, #24]
 8004ae6:	e744      	b.n	8004972 <HAL_ADC_ConfigChannel+0xe2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004ae8:	2d12      	cmp	r5, #18
 8004aea:	d1c5      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004aec:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004aee:	0240      	lsls	r0, r0, #9
 8004af0:	d4c2      	bmi.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
 8004af2:	e74e      	b.n	8004992 <HAL_ADC_ConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004af4:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8004af6:	680d      	ldr	r5, [r1, #0]
 8004af8:	385a      	subs	r0, #90	; 0x5a
 8004afa:	f04f 0c1f 	mov.w	ip, #31
 8004afe:	fa0c fc00 	lsl.w	ip, ip, r0
 8004b02:	ea26 060c 	bic.w	r6, r6, ip
 8004b06:	fa05 f000 	lsl.w	r0, r5, r0
 8004b0a:	4330      	orrs	r0, r6
 8004b0c:	63d0      	str	r0, [r2, #60]	; 0x3c
 8004b0e:	e6e6      	b.n	80048de <HAL_ADC_ConfigChannel+0x4e>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8004b10:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 8004b12:	4e36      	ldr	r6, [pc, #216]	; (8004bec <HAL_ADC_ConfigChannel+0x35c>)
 8004b14:	403e      	ands	r6, r7
 8004b16:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004b1a:	4330      	orrs	r0, r6
 8004b1c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004b20:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 8004b22:	e715      	b.n	8004950 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004b24:	6e97      	ldr	r7, [r2, #104]	; 0x68
 8004b26:	4e31      	ldr	r6, [pc, #196]	; (8004bec <HAL_ADC_ConfigChannel+0x35c>)
 8004b28:	403e      	ands	r6, r7
 8004b2a:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004b2e:	4330      	orrs	r0, r6
 8004b30:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004b34:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 8004b36:	e70b      	b.n	8004950 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8004b38:	6e57      	ldr	r7, [r2, #100]	; 0x64
 8004b3a:	4e2c      	ldr	r6, [pc, #176]	; (8004bec <HAL_ADC_ConfigChannel+0x35c>)
 8004b3c:	403e      	ands	r6, r7
 8004b3e:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8004b42:	4330      	orrs	r0, r6
 8004b44:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004b48:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8004b4a:	e701      	b.n	8004950 <HAL_ADC_ConfigChannel+0xc0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004b4c:	6810      	ldr	r0, [r2, #0]
 8004b4e:	07c6      	lsls	r6, r0, #31
 8004b50:	d59a      	bpl.n	8004a88 <HAL_ADC_ConfigChannel+0x1f8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b54:	f042 0220 	orr.w	r2, r2, #32
        tmp_hal_status = HAL_ERROR;
 8004b58:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b5a:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004b5c:	e6ea      	b.n	8004934 <HAL_ADC_ConfigChannel+0xa4>
 8004b5e:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8004b62:	e78c      	b.n	8004a7e <HAL_ADC_ConfigChannel+0x1ee>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004b64:	6820      	ldr	r0, [r4, #0]
 8004b66:	07c0      	lsls	r0, r0, #31
 8004b68:	d4f3      	bmi.n	8004b52 <HAL_ADC_ConfigChannel+0x2c2>
 8004b6a:	e792      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x202>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004b6c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004b70:	d182      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b72:	4a22      	ldr	r2, [pc, #136]	; (8004bfc <HAL_ADC_ConfigChannel+0x36c>)
 8004b74:	4c22      	ldr	r4, [pc, #136]	; (8004c00 <HAL_ADC_ConfigChannel+0x370>)
 8004b76:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004b78:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b7a:	fba4 4202 	umull	r4, r2, r4, r2
 8004b7e:	0c92      	lsrs	r2, r2, #18
 8004b80:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004b84:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004b86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004b8a:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b8c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8004b8e:	9a01      	ldr	r2, [sp, #4]
 8004b90:	2a00      	cmp	r2, #0
 8004b92:	f43f af71 	beq.w	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
            wait_loop_index--;
 8004b96:	9a01      	ldr	r2, [sp, #4]
 8004b98:	3a01      	subs	r2, #1
 8004b9a:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8004b9c:	9a01      	ldr	r2, [sp, #4]
 8004b9e:	2a00      	cmp	r2, #0
 8004ba0:	d1f9      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x306>
 8004ba2:	e769      	b.n	8004a78 <HAL_ADC_ConfigChannel+0x1e8>
 8004ba4:	4c17      	ldr	r4, [pc, #92]	; (8004c04 <HAL_ADC_ConfigChannel+0x374>)
 8004ba6:	e76a      	b.n	8004a7e <HAL_ADC_ConfigChannel+0x1ee>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004ba8:	6812      	ldr	r2, [r2, #0]
 8004baa:	07d7      	lsls	r7, r2, #31
 8004bac:	d4d1      	bmi.n	8004b52 <HAL_ADC_ConfigChannel+0x2c2>
 8004bae:	e705      	b.n	80049bc <HAL_ADC_ConfigChannel+0x12c>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004bb0:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004bb2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004bb6:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8004bba:	ea4f 6685 	mov.w	r6, r5, lsl #26
 8004bbe:	d023      	beq.n	8004c08 <HAL_ADC_ConfigChannel+0x378>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004bc0:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004bc2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004bc6:	4286      	cmp	r6, r0
 8004bc8:	d023      	beq.n	8004c12 <HAL_ADC_ConfigChannel+0x382>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004bca:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004bcc:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004bd0:	4286      	cmp	r6, r0
 8004bd2:	d023      	beq.n	8004c1c <HAL_ADC_ConfigChannel+0x38c>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004bd4:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8004bd6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004bda:	4286      	cmp	r6, r0
 8004bdc:	f47f aeb8 	bne.w	8004950 <HAL_ADC_ConfigChannel+0xc0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004be0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8004be2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004be6:	66d0      	str	r0, [r2, #108]	; 0x6c
 8004be8:	e6b2      	b.n	8004950 <HAL_ADC_ConfigChannel+0xc0>
 8004bea:	bf00      	nop
 8004bec:	83fff000 	.word	0x83fff000
 8004bf0:	50000100 	.word	0x50000100
 8004bf4:	50000400 	.word	0x50000400
 8004bf8:	50000300 	.word	0x50000300
 8004bfc:	20000008 	.word	0x20000008
 8004c00:	431bde83 	.word	0x431bde83
 8004c04:	50000500 	.word	0x50000500
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004c08:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004c0a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004c0e:	6610      	str	r0, [r2, #96]	; 0x60
 8004c10:	e7d6      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x330>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004c12:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004c14:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004c18:	6650      	str	r0, [r2, #100]	; 0x64
 8004c1a:	e7d6      	b.n	8004bca <HAL_ADC_ConfigChannel+0x33a>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004c1c:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004c1e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004c22:	6690      	str	r0, [r2, #104]	; 0x68
 8004c24:	e7d6      	b.n	8004bd4 <HAL_ADC_ConfigChannel+0x344>
 8004c26:	bf00      	nop

08004c28 <HAL_ADCEx_InjectedConfigChannel>:
{
 8004c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	b082      	sub	sp, #8
  __HAL_LOCK(hadc);
 8004c30:	f892 303c 	ldrb.w	r3, [r2, #60]	; 0x3c
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004c34:	6900      	ldr	r0, [r0, #16]
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004c36:	68cd      	ldr	r5, [r1, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004c38:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8004c3a:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8004c3c:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8004c3e:	f000 81ae 	beq.w	8004f9e <HAL_ADCEx_InjectedConfigChannel+0x376>
 8004c42:	2301      	movs	r3, #1
 8004c44:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004c48:	b358      	cbz	r0, 8004ca2 <HAL_ADCEx_InjectedConfigChannel+0x7a>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8004c4a:	698f      	ldr	r7, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004c4c:	429f      	cmp	r7, r3
 8004c4e:	d028      	beq.n	8004ca2 <HAL_ADCEx_InjectedConfigChannel+0x7a>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004c50:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
 8004c52:	2800      	cmp	r0, #0
 8004c54:	f040 812e 	bne.w	8004eb4 <HAL_ADCEx_InjectedConfigChannel+0x28c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004c58:	6a0c      	ldr	r4, [r1, #32]
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004c5a:	64d7      	str	r7, [r2, #76]	; 0x4c
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004c5c:	2c01      	cmp	r4, #1
 8004c5e:	f000 81f0 	beq.w	8005042 <HAL_ADCEx_InjectedConfigChannel+0x41a>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004c62:	6813      	ldr	r3, [r2, #0]
 8004c64:	48ac      	ldr	r0, [pc, #688]	; (8004f18 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8004c66:	4283      	cmp	r3, r0
 8004c68:	f107 37ff 	add.w	r7, r7, #4294967295
 8004c6c:	f000 81e1 	beq.w	8005032 <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8004c70:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8004c74:	4283      	cmp	r3, r0
 8004c76:	f000 81dc 	beq.w	8005032 <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8004c7a:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8004c7c:	4338      	orrs	r0, r7
 8004c7e:	4320      	orrs	r0, r4
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004c80:	684c      	ldr	r4, [r1, #4]
 8004c82:	680e      	ldr	r6, [r1, #0]
      hadc->InjectionConfig.ChannelCount --;
 8004c84:	64d7      	str	r7, [r2, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004c86:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004c8a:	0064      	lsls	r4, r4, #1
 8004c8c:	3402      	adds	r4, #2
 8004c8e:	271f      	movs	r7, #31
 8004c90:	40a6      	lsls	r6, r4
 8004c92:	fa07 f404 	lsl.w	r4, r7, r4
 8004c96:	ea20 0004 	bic.w	r0, r0, r4
 8004c9a:	4330      	orrs	r0, r6
 8004c9c:	6490      	str	r0, [r2, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c9e:	2000      	movs	r0, #0
 8004ca0:	e009      	b.n	8004cb6 <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004ca2:	684b      	ldr	r3, [r1, #4]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	f000 80e9 	beq.w	8004e7c <HAL_ADCEx_InjectedConfigChannel+0x254>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004caa:	6c10      	ldr	r0, [r2, #64]	; 0x40
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004cac:	6813      	ldr	r3, [r2, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cae:	f040 0020 	orr.w	r0, r0, #32
 8004cb2:	6410      	str	r0, [r2, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 8004cb4:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004cb6:	689c      	ldr	r4, [r3, #8]
 8004cb8:	0726      	lsls	r6, r4, #28
 8004cba:	d40d      	bmi.n	8004cd8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004cbc:	7f4c      	ldrb	r4, [r1, #29]
 8004cbe:	2c00      	cmp	r4, #0
 8004cc0:	f040 80c5 	bne.w	8004e4e <HAL_ADCEx_InjectedConfigChannel+0x226>
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8004cc4:	7f0c      	ldrb	r4, [r1, #28]
 8004cc6:	68de      	ldr	r6, [r3, #12]
 8004cc8:	7f8f      	ldrb	r7, [r1, #30]
 8004cca:	0524      	lsls	r4, r4, #20
 8004ccc:	f426 1640 	bic.w	r6, r6, #3145728	; 0x300000
 8004cd0:	ea44 5447 	orr.w	r4, r4, r7, lsl #21
 8004cd4:	4334      	orrs	r4, r6
 8004cd6:	60dc      	str	r4, [r3, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004cd8:	689c      	ldr	r4, [r3, #8]
 8004cda:	f014 0f0c 	tst.w	r4, #12
 8004cde:	d13d      	bne.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004ce0:	6a0c      	ldr	r4, [r1, #32]
 8004ce2:	2c01      	cmp	r4, #1
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004ce4:	68dc      	ldr	r4, [r3, #12]
 8004ce6:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004cea:	f000 8153 	beq.w	8004f94 <HAL_ADCEx_InjectedConfigChannel+0x36c>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004cee:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004cf0:	7f4c      	ldrb	r4, [r1, #29]
 8004cf2:	2c01      	cmp	r4, #1
 8004cf4:	f000 8130 	beq.w	8004f58 <HAL_ADCEx_InjectedConfigChannel+0x330>
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004cf8:	680e      	ldr	r6, [r1, #0]
 8004cfa:	2e09      	cmp	r6, #9
 8004cfc:	f240 8097 	bls.w	8004e2e <HAL_ADCEx_InjectedConfigChannel+0x206>
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8004d00:	688f      	ldr	r7, [r1, #8]
 8004d02:	699c      	ldr	r4, [r3, #24]
 8004d04:	eb06 0c46 	add.w	ip, r6, r6, lsl #1
 8004d08:	f1ac 0c1e 	sub.w	ip, ip, #30
 8004d0c:	fa07 fe0c 	lsl.w	lr, r7, ip
 8004d10:	2707      	movs	r7, #7
 8004d12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8004d16:	ea24 040c 	bic.w	r4, r4, ip
 8004d1a:	ea44 040e 	orr.w	r4, r4, lr
 8004d1e:	619c      	str	r4, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004d20:	68dc      	ldr	r4, [r3, #12]
 8004d22:	f3c4 0cc1 	ubfx	ip, r4, #3, #2
    switch (sConfigInjected->InjectedOffsetNumber)
 8004d26:	690c      	ldr	r4, [r1, #16]
 8004d28:	f104 3eff 	add.w	lr, r4, #4294967295
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004d2c:	694c      	ldr	r4, [r1, #20]
 8004d2e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8004d32:	fa04 f40c 	lsl.w	r4, r4, ip
    switch (sConfigInjected->InjectedOffsetNumber)
 8004d36:	f1be 0f03 	cmp.w	lr, #3
 8004d3a:	f200 818e 	bhi.w	800505a <HAL_ADCEx_InjectedConfigChannel+0x432>
 8004d3e:	e8df f01e 	tbh	[pc, lr, lsl #1]
 8004d42:	0004      	.short	0x0004
 8004d44:	00f70101 	.word	0x00f70101
 8004d48:	00e1      	.short	0x00e1
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004d4a:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 8004d4c:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8004d50:	4e72      	ldr	r6, [pc, #456]	; (8004f1c <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
 8004d52:	403e      	ands	r6, r7
 8004d54:	4334      	orrs	r4, r6
 8004d56:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004d5a:	661c      	str	r4, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004d5c:	689c      	ldr	r4, [r3, #8]
 8004d5e:	f004 0403 	and.w	r4, r4, #3
 8004d62:	2c01      	cmp	r4, #1
 8004d64:	d041      	beq.n	8004dea <HAL_ADCEx_InjectedConfigChannel+0x1c2>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004d66:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004d68:	680c      	ldr	r4, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004d6a:	d044      	beq.n	8004df6 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004d6c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004d70:	2501      	movs	r5, #1
 8004d72:	40a5      	lsls	r5, r4
 8004d74:	ea21 0105 	bic.w	r1, r1, r5
 8004d78:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d80:	d02c      	beq.n	8004ddc <HAL_ADCEx_InjectedConfigChannel+0x1b4>
 8004d82:	4967      	ldr	r1, [pc, #412]	; (8004f20 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8004d84:	428b      	cmp	r3, r1
 8004d86:	d029      	beq.n	8004ddc <HAL_ADCEx_InjectedConfigChannel+0x1b4>
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004d88:	2c10      	cmp	r4, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d8a:	4966      	ldr	r1, [pc, #408]	; (8004f24 <HAL_ADCEx_InjectedConfigChannel+0x2fc>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004d8c:	d029      	beq.n	8004de2 <HAL_ADCEx_InjectedConfigChannel+0x1ba>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004d8e:	2c11      	cmp	r4, #17
 8004d90:	d16e      	bne.n	8004e70 <HAL_ADCEx_InjectedConfigChannel+0x248>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004d92:	688d      	ldr	r5, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004d94:	01ee      	lsls	r6, r5, #7
 8004d96:	d41b      	bmi.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004d98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d9c:	f000 8103 	beq.w	8004fa6 <HAL_ADCEx_InjectedConfigChannel+0x37e>
 8004da0:	4d5f      	ldr	r5, [pc, #380]	; (8004f20 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8004da2:	42ab      	cmp	r3, r5
 8004da4:	f000 80de 	beq.w	8004f64 <HAL_ADCEx_InjectedConfigChannel+0x33c>
 8004da8:	4e5b      	ldr	r6, [pc, #364]	; (8004f18 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8004daa:	42b3      	cmp	r3, r6
 8004dac:	f000 814d 	beq.w	800504a <HAL_ADCEx_InjectedConfigChannel+0x422>
 8004db0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004db4:	42ab      	cmp	r3, r5
 8004db6:	f000 80d7 	beq.w	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x340>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004dba:	689d      	ldr	r5, [r3, #8]
 8004dbc:	f005 0503 	and.w	r5, r5, #3
 8004dc0:	2d01      	cmp	r5, #1
 8004dc2:	f000 8130 	beq.w	8005026 <HAL_ADCEx_InjectedConfigChannel+0x3fe>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004dc6:	2c10      	cmp	r4, #16
 8004dc8:	d002      	beq.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004dca:	2c11      	cmp	r4, #17
 8004dcc:	f040 80da 	bne.w	8004f84 <HAL_ADCEx_InjectedConfigChannel+0x35c>
  __HAL_UNLOCK(hadc);
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8004dd6:	b002      	add	sp, #8
 8004dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004ddc:	2c10      	cmp	r4, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004dde:	4952      	ldr	r1, [pc, #328]	; (8004f28 <HAL_ADCEx_InjectedConfigChannel+0x300>)
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004de0:	d1d5      	bne.n	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x166>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004de2:	688d      	ldr	r5, [r1, #8]
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004de4:	022f      	lsls	r7, r5, #8
 8004de6:	d5d7      	bpl.n	8004d98 <HAL_ADCEx_InjectedConfigChannel+0x170>
 8004de8:	e7f2      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004dea:	681c      	ldr	r4, [r3, #0]
 8004dec:	07e4      	lsls	r4, r4, #31
 8004dee:	d4ef      	bmi.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004df0:	2d01      	cmp	r5, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004df2:	680c      	ldr	r4, [r1, #0]
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004df4:	d1ba      	bne.n	8004d6c <HAL_ADCEx_InjectedConfigChannel+0x144>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004df6:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0
 8004dfa:	40a5      	lsls	r5, r4
 8004dfc:	4335      	orrs	r5, r6
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004dfe:	2c09      	cmp	r4, #9
        MODIFY_REG(hadc->Instance->SMPR2,
 8004e00:	688e      	ldr	r6, [r1, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004e02:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004e06:	d870      	bhi.n	8004eea <HAL_ADCEx_InjectedConfigChannel+0x2c2>
        MODIFY_REG(hadc->Instance->SMPR1,
 8004e08:	1c65      	adds	r5, r4, #1
 8004e0a:	6959      	ldr	r1, [r3, #20]
 8004e0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e10:	2707      	movs	r7, #7
 8004e12:	40ae      	lsls	r6, r5
 8004e14:	fa07 f505 	lsl.w	r5, r7, r5
 8004e18:	ea21 0105 	bic.w	r1, r1, r5
 8004e1c:	4331      	orrs	r1, r6
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8004e22:	6159      	str	r1, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e24:	d0d4      	beq.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8004e26:	493e      	ldr	r1, [pc, #248]	; (8004f20 <HAL_ADCEx_InjectedConfigChannel+0x2f8>)
 8004e28:	428b      	cmp	r3, r1
 8004e2a:	d1ad      	bne.n	8004d88 <HAL_ADCEx_InjectedConfigChannel+0x160>
 8004e2c:	e7d0      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004e2e:	695c      	ldr	r4, [r3, #20]
 8004e30:	688f      	ldr	r7, [r1, #8]
 8004e32:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8004e36:	f04f 0e07 	mov.w	lr, #7
 8004e3a:	fa0e fe08 	lsl.w	lr, lr, r8
 8004e3e:	fa07 fc08 	lsl.w	ip, r7, r8
 8004e42:	ea24 040e 	bic.w	r4, r4, lr
 8004e46:	ea44 040c 	orr.w	r4, r4, ip
 8004e4a:	615c      	str	r4, [r3, #20]
 8004e4c:	e768      	b.n	8004d20 <HAL_ADCEx_InjectedConfigChannel+0xf8>
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004e4e:	68dc      	ldr	r4, [r3, #12]
 8004e50:	7f8e      	ldrb	r6, [r1, #30]
 8004e52:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8004e56:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8004e5a:	60dc      	str	r4, [r3, #12]
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004e5c:	7f0c      	ldrb	r4, [r1, #28]
 8004e5e:	2c01      	cmp	r4, #1
 8004e60:	f47f af3a 	bne.w	8004cd8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
        tmp_hal_status = HAL_ERROR;
 8004e64:	4620      	mov	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e66:	6c14      	ldr	r4, [r2, #64]	; 0x40
 8004e68:	f044 0420 	orr.w	r4, r4, #32
 8004e6c:	6414      	str	r4, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004e6e:	e733      	b.n	8004cd8 <HAL_ADCEx_InjectedConfigChannel+0xb0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004e70:	2c12      	cmp	r4, #18
 8004e72:	d1ad      	bne.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004e74:	688d      	ldr	r5, [r1, #8]
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004e76:	026d      	lsls	r5, r5, #9
 8004e78:	d4aa      	bmi.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8004e7a:	e78d      	b.n	8004d98 <HAL_ADCEx_InjectedConfigChannel+0x170>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004e7c:	6a0c      	ldr	r4, [r1, #32]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004e7e:	6808      	ldr	r0, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004e80:	2c01      	cmp	r4, #1
 8004e82:	f000 809b 	beq.w	8004fbc <HAL_ADCEx_InjectedConfigChannel+0x394>
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004e86:	6813      	ldr	r3, [r2, #0]
 8004e88:	4e23      	ldr	r6, [pc, #140]	; (8004f18 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8004e8a:	42b3      	cmp	r3, r6
 8004e8c:	ea4f 2000 	mov.w	r0, r0, lsl #8
 8004e90:	f000 8097 	beq.w	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8004e94:	f506 7680 	add.w	r6, r6, #256	; 0x100
 8004e98:	42b3      	cmp	r3, r6
 8004e9a:	f000 8092 	beq.w	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8004e9e:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8004ea0:	4330      	orrs	r0, r6
 8004ea2:	4320      	orrs	r0, r4
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004ea4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004ea6:	4e21      	ldr	r6, [pc, #132]	; (8004f2c <HAL_ADCEx_InjectedConfigChannel+0x304>)
 8004ea8:	4034      	ands	r4, r6
 8004eaa:	4304      	orrs	r4, r0
 8004eac:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004eae:	6490      	str	r0, [r2, #72]	; 0x48
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	e700      	b.n	8004cb6 <HAL_ADCEx_InjectedConfigChannel+0x8e>
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004eb4:	684b      	ldr	r3, [r1, #4]
 8004eb6:	680f      	ldr	r7, [r1, #0]
 8004eb8:	6c96      	ldr	r6, [r2, #72]	; 0x48
 8004eba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	3302      	adds	r3, #2
 8004ec2:	f04f 0c1f 	mov.w	ip, #31
 8004ec6:	409f      	lsls	r7, r3
 8004ec8:	fa0c f303 	lsl.w	r3, ip, r3
 8004ecc:	ea26 0603 	bic.w	r6, r6, r3
      hadc->InjectionConfig.ChannelCount --;
 8004ed0:	3801      	subs	r0, #1
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004ed2:	433e      	orrs	r6, r7
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004ed4:	6813      	ldr	r3, [r2, #0]
      hadc->InjectionConfig.ChannelCount --;
 8004ed6:	64d0      	str	r0, [r2, #76]	; 0x4c
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004ed8:	6496      	str	r6, [r2, #72]	; 0x48
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8004eda:	2800      	cmp	r0, #0
 8004edc:	d1e8      	bne.n	8004eb0 <HAL_ADCEx_InjectedConfigChannel+0x288>
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004ede:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004ee0:	4f12      	ldr	r7, [pc, #72]	; (8004f2c <HAL_ADCEx_InjectedConfigChannel+0x304>)
 8004ee2:	403c      	ands	r4, r7
 8004ee4:	4334      	orrs	r4, r6
 8004ee6:	64dc      	str	r4, [r3, #76]	; 0x4c
 8004ee8:	e6e5      	b.n	8004cb6 <HAL_ADCEx_InjectedConfigChannel+0x8e>
        MODIFY_REG(hadc->Instance->SMPR2,
 8004eea:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8004eee:	6999      	ldr	r1, [r3, #24]
 8004ef0:	3d1b      	subs	r5, #27
 8004ef2:	2707      	movs	r7, #7
 8004ef4:	40ae      	lsls	r6, r5
 8004ef6:	fa07 f505 	lsl.w	r5, r7, r5
 8004efa:	ea21 0105 	bic.w	r1, r1, r5
 8004efe:	4331      	orrs	r1, r6
 8004f00:	6199      	str	r1, [r3, #24]
 8004f02:	e73b      	b.n	8004d7c <HAL_ADCEx_InjectedConfigChannel+0x154>
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004f04:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 8004f06:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8004f0a:	4e04      	ldr	r6, [pc, #16]	; (8004f1c <HAL_ADCEx_InjectedConfigChannel+0x2f4>)
 8004f0c:	403e      	ands	r6, r7
 8004f0e:	4334      	orrs	r4, r6
 8004f10:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004f14:	66dc      	str	r4, [r3, #108]	; 0x6c
      break;
 8004f16:	e721      	b.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
 8004f18:	50000400 	.word	0x50000400
 8004f1c:	83fff000 	.word	0x83fff000
 8004f20:	50000100 	.word	0x50000100
 8004f24:	50000700 	.word	0x50000700
 8004f28:	50000300 	.word	0x50000300
 8004f2c:	82082000 	.word	0x82082000
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004f30:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 8004f32:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8004f36:	4e5f      	ldr	r6, [pc, #380]	; (80050b4 <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 8004f38:	403e      	ands	r6, r7
 8004f3a:	4334      	orrs	r4, r6
 8004f3c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004f40:	669c      	str	r4, [r3, #104]	; 0x68
      break;
 8004f42:	e70b      	b.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8004f44:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8004f46:	ea44 6486 	orr.w	r4, r4, r6, lsl #26
 8004f4a:	4e5a      	ldr	r6, [pc, #360]	; (80050b4 <HAL_ADCEx_InjectedConfigChannel+0x48c>)
 8004f4c:	403e      	ands	r6, r7
 8004f4e:	4334      	orrs	r4, r6
 8004f50:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8004f54:	665c      	str	r4, [r3, #100]	; 0x64
      break;
 8004f56:	e701      	b.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
        tmp_hal_status = HAL_ERROR;
 8004f58:	4620      	mov	r0, r4
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f5a:	6c14      	ldr	r4, [r2, #64]	; 0x40
 8004f5c:	f044 0420 	orr.w	r4, r4, #32
 8004f60:	6414      	str	r4, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004f62:	e6c9      	b.n	8004cf8 <HAL_ADCEx_InjectedConfigChannel+0xd0>
 8004f64:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004f68:	689d      	ldr	r5, [r3, #8]
 8004f6a:	f005 0503 	and.w	r5, r5, #3
 8004f6e:	2d01      	cmp	r5, #1
 8004f70:	d01b      	beq.n	8004faa <HAL_ADCEx_InjectedConfigChannel+0x382>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004f72:	68b5      	ldr	r5, [r6, #8]
 8004f74:	f005 0503 	and.w	r5, r5, #3
 8004f78:	2d01      	cmp	r5, #1
 8004f7a:	d02a      	beq.n	8004fd2 <HAL_ADCEx_InjectedConfigChannel+0x3aa>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004f7c:	2c10      	cmp	r4, #16
 8004f7e:	d02c      	beq.n	8004fda <HAL_ADCEx_InjectedConfigChannel+0x3b2>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004f80:	2c11      	cmp	r4, #17
 8004f82:	d047      	beq.n	8005014 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004f84:	2c12      	cmp	r4, #18
 8004f86:	f47f af23 	bne.w	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8004f8a:	688b      	ldr	r3, [r1, #8]
 8004f8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f90:	608b      	str	r3, [r1, #8]
 8004f92:	e71d      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004f94:	7f4e      	ldrb	r6, [r1, #29]
 8004f96:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8004f9a:	60dc      	str	r4, [r3, #12]
 8004f9c:	e6ac      	b.n	8004cf8 <HAL_ADCEx_InjectedConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 8004f9e:	2002      	movs	r0, #2
}
 8004fa0:	b002      	add	sp, #8
 8004fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fa6:	4e44      	ldr	r6, [pc, #272]	; (80050b8 <HAL_ADCEx_InjectedConfigChannel+0x490>)
 8004fa8:	e7de      	b.n	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x340>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004faa:	681d      	ldr	r5, [r3, #0]
 8004fac:	07ef      	lsls	r7, r5, #31
 8004fae:	d5e0      	bpl.n	8004f72 <HAL_ADCEx_InjectedConfigChannel+0x34a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fb0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004fb2:	f043 0320 	orr.w	r3, r3, #32
        tmp_hal_status = HAL_ERROR;
 8004fb6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fb8:	6413      	str	r3, [r2, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8004fba:	e709      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004fbc:	6813      	ldr	r3, [r2, #0]
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004fbe:	0200      	lsls	r0, r0, #8
 8004fc0:	e770      	b.n	8004ea4 <HAL_ADCEx_InjectedConfigChannel+0x27c>
 8004fc2:	2c14      	cmp	r4, #20
 8004fc4:	d043      	beq.n	800504e <HAL_ADCEx_InjectedConfigChannel+0x426>
 8004fc6:	2c1c      	cmp	r4, #28
 8004fc8:	d031      	beq.n	800502e <HAL_ADCEx_InjectedConfigChannel+0x406>
{
 8004fca:	2c08      	cmp	r4, #8
 8004fcc:	bf08      	it	eq
 8004fce:	2434      	moveq	r4, #52	; 0x34
 8004fd0:	e765      	b.n	8004e9e <HAL_ADCEx_InjectedConfigChannel+0x276>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004fd2:	6835      	ldr	r5, [r6, #0]
 8004fd4:	07ed      	lsls	r5, r5, #31
 8004fd6:	d4eb      	bmi.n	8004fb0 <HAL_ADCEx_InjectedConfigChannel+0x388>
 8004fd8:	e7d0      	b.n	8004f7c <HAL_ADCEx_InjectedConfigChannel+0x354>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004fde:	f47f aef7 	bne.w	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004fe2:	4b36      	ldr	r3, [pc, #216]	; (80050bc <HAL_ADCEx_InjectedConfigChannel+0x494>)
 8004fe4:	4d36      	ldr	r5, [pc, #216]	; (80050c0 <HAL_ADCEx_InjectedConfigChannel+0x498>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004fe8:	688c      	ldr	r4, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004fea:	fba5 5303 	umull	r5, r3, r5, r3
 8004fee:	0c9b      	lsrs	r3, r3, #18
 8004ff0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004ff4:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004ff6:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 8004ffa:	608c      	str	r4, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004ffc:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004ffe:	9b01      	ldr	r3, [sp, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	f43f aee5 	beq.w	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
            wait_loop_index--;
 8005006:	9b01      	ldr	r3, [sp, #4]
 8005008:	3b01      	subs	r3, #1
 800500a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800500c:	9b01      	ldr	r3, [sp, #4]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f9      	bne.n	8005006 <HAL_ADCEx_InjectedConfigChannel+0x3de>
 8005012:	e6dd      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005014:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005018:	f47f aeda 	bne.w	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800501c:	688b      	ldr	r3, [r1, #8]
 800501e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005022:	608b      	str	r3, [r1, #8]
 8005024:	e6d4      	b.n	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x1a8>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	07db      	lsls	r3, r3, #31
 800502a:	d4c1      	bmi.n	8004fb0 <HAL_ADCEx_InjectedConfigChannel+0x388>
 800502c:	e6cb      	b.n	8004dc6 <HAL_ADCEx_InjectedConfigChannel+0x19e>
{
 800502e:	2410      	movs	r4, #16
 8005030:	e735      	b.n	8004e9e <HAL_ADCEx_InjectedConfigChannel+0x276>
 8005032:	2c14      	cmp	r4, #20
 8005034:	d00f      	beq.n	8005056 <HAL_ADCEx_InjectedConfigChannel+0x42e>
 8005036:	2c1c      	cmp	r4, #28
 8005038:	d00b      	beq.n	8005052 <HAL_ADCEx_InjectedConfigChannel+0x42a>
 800503a:	2c08      	cmp	r4, #8
 800503c:	bf08      	it	eq
 800503e:	2434      	moveq	r4, #52	; 0x34
 8005040:	e61b      	b.n	8004c7a <HAL_ADCEx_InjectedConfigChannel+0x52>
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8005042:	1e78      	subs	r0, r7, #1
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8005044:	6813      	ldr	r3, [r2, #0]
 8005046:	4607      	mov	r7, r0
 8005048:	e61a      	b.n	8004c80 <HAL_ADCEx_InjectedConfigChannel+0x58>
 800504a:	4e1e      	ldr	r6, [pc, #120]	; (80050c4 <HAL_ADCEx_InjectedConfigChannel+0x49c>)
 800504c:	e78c      	b.n	8004f68 <HAL_ADCEx_InjectedConfigChannel+0x340>
{
 800504e:	241c      	movs	r4, #28
 8005050:	e725      	b.n	8004e9e <HAL_ADCEx_InjectedConfigChannel+0x276>
 8005052:	2410      	movs	r4, #16
 8005054:	e611      	b.n	8004c7a <HAL_ADCEx_InjectedConfigChannel+0x52>
 8005056:	241c      	movs	r4, #28
 8005058:	e60f      	b.n	8004c7a <HAL_ADCEx_InjectedConfigChannel+0x52>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800505a:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 800505c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005060:	ebb4 6f86 	cmp.w	r4, r6, lsl #26
 8005064:	ea4f 6786 	mov.w	r7, r6, lsl #26
 8005068:	d014      	beq.n	8005094 <HAL_ADCEx_InjectedConfigChannel+0x46c>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800506a:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800506c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005070:	42a7      	cmp	r7, r4
 8005072:	d014      	beq.n	800509e <HAL_ADCEx_InjectedConfigChannel+0x476>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8005074:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 8005076:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800507a:	42a7      	cmp	r7, r4
 800507c:	d014      	beq.n	80050a8 <HAL_ADCEx_InjectedConfigChannel+0x480>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800507e:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8005080:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005084:	42a7      	cmp	r7, r4
 8005086:	f47f ae69 	bne.w	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800508a:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800508c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005090:	66dc      	str	r4, [r3, #108]	; 0x6c
 8005092:	e663      	b.n	8004d5c <HAL_ADCEx_InjectedConfigChannel+0x134>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005094:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8005096:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800509a:	661c      	str	r4, [r3, #96]	; 0x60
 800509c:	e7e5      	b.n	800506a <HAL_ADCEx_InjectedConfigChannel+0x442>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800509e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 80050a0:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80050a4:	665c      	str	r4, [r3, #100]	; 0x64
 80050a6:	e7e5      	b.n	8005074 <HAL_ADCEx_InjectedConfigChannel+0x44c>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80050a8:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 80050aa:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80050ae:	669c      	str	r4, [r3, #104]	; 0x68
 80050b0:	e7e5      	b.n	800507e <HAL_ADCEx_InjectedConfigChannel+0x456>
 80050b2:	bf00      	nop
 80050b4:	83fff000 	.word	0x83fff000
 80050b8:	50000100 	.word	0x50000100
 80050bc:	20000008 	.word	0x20000008
 80050c0:	431bde83 	.word	0x431bde83
 80050c4:	50000500 	.word	0x50000500

080050c8 <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80050c8:	6802      	ldr	r2, [r0, #0]
 80050ca:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
{
 80050ce:	b4f0      	push	{r4, r5, r6, r7}
 80050d0:	4603      	mov	r3, r0
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80050d2:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80050d4:	4841      	ldr	r0, [pc, #260]	; (80051dc <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80050d6:	d00d      	beq.n	80050f4 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 80050d8:	4282      	cmp	r2, r0
 80050da:	d009      	beq.n	80050f0 <HAL_ADCEx_MultiModeConfigChannel+0x28>
 80050dc:	f500 7040 	add.w	r0, r0, #768	; 0x300
 80050e0:	4282      	cmp	r2, r0
 80050e2:	d049      	beq.n	8005178 <HAL_ADCEx_MultiModeConfigChannel+0xb0>
 80050e4:	4c3e      	ldr	r4, [pc, #248]	; (80051e0 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80050e6:	42a2      	cmp	r2, r4
 80050e8:	d004      	beq.n	80050f4 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 80050ea:	2001      	movs	r0, #1
} 
 80050ec:	bcf0      	pop	{r4, r5, r6, r7}
 80050ee:	4770      	bx	lr
 80050f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 80050f4:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
 80050f8:	f1bc 0f01 	cmp.w	ip, #1
 80050fc:	d042      	beq.n	8005184 <HAL_ADCEx_MultiModeConfigChannel+0xbc>
 80050fe:	2401      	movs	r4, #1
 8005100:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005104:	6894      	ldr	r4, [r2, #8]
 8005106:	0764      	lsls	r4, r4, #29
 8005108:	d509      	bpl.n	800511e <HAL_ADCEx_MultiModeConfigChannel+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800510a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800510c:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8005110:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005112:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8005114:	2200      	movs	r2, #0
 8005116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
} 
 800511a:	bcf0      	pop	{r4, r5, r6, r7}
 800511c:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800511e:	6884      	ldr	r4, [r0, #8]
 8005120:	0767      	lsls	r7, r4, #29
 8005122:	d4f2      	bmi.n	800510a <HAL_ADCEx_MultiModeConfigChannel+0x42>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005124:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005128:	d045      	beq.n	80051b6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 800512a:	4f2c      	ldr	r7, [pc, #176]	; (80051dc <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 800512c:	4c2d      	ldr	r4, [pc, #180]	; (80051e4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 800512e:	4e2e      	ldr	r6, [pc, #184]	; (80051e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>)
 8005130:	42ba      	cmp	r2, r7
 8005132:	bf18      	it	ne
 8005134:	4634      	movne	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005136:	b345      	cbz	r5, 800518a <HAL_ADCEx_MultiModeConfigChannel+0xc2>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005138:	68a6      	ldr	r6, [r4, #8]
 800513a:	684f      	ldr	r7, [r1, #4]
 800513c:	f426 4c60 	bic.w	ip, r6, #57344	; 0xe000
 8005140:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
 8005144:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 8005148:	ea46 060c 	orr.w	r6, r6, ip
 800514c:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800514e:	6896      	ldr	r6, [r2, #8]
 8005150:	f006 0603 	and.w	r6, r6, #3
 8005154:	2e01      	cmp	r6, #1
 8005156:	d03c      	beq.n	80051d2 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005158:	6882      	ldr	r2, [r0, #8]
 800515a:	f002 0203 	and.w	r2, r2, #3
 800515e:	2a01      	cmp	r2, #1
 8005160:	d02f      	beq.n	80051c2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005162:	68a0      	ldr	r0, [r4, #8]
 8005164:	688a      	ldr	r2, [r1, #8]
 8005166:	f420 6171 	bic.w	r1, r0, #3856	; 0xf10
 800516a:	432a      	orrs	r2, r5
 800516c:	f021 010f 	bic.w	r1, r1, #15
 8005170:	430a      	orrs	r2, r1
 8005172:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005174:	2000      	movs	r0, #0
 8005176:	e7cd      	b.n	8005114 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
  __HAL_LOCK(hadc);
 8005178:	f893 c03c 	ldrb.w	ip, [r3, #60]	; 0x3c
 800517c:	4818      	ldr	r0, [pc, #96]	; (80051e0 <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 800517e:	f1bc 0f01 	cmp.w	ip, #1
 8005182:	d1bc      	bne.n	80050fe <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8005184:	2002      	movs	r0, #2
} 
 8005186:	bcf0      	pop	{r4, r5, r6, r7}
 8005188:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800518a:	68a1      	ldr	r1, [r4, #8]
 800518c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8005190:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005192:	6891      	ldr	r1, [r2, #8]
 8005194:	f001 0103 	and.w	r1, r1, #3
 8005198:	2901      	cmp	r1, #1
 800519a:	d016      	beq.n	80051ca <HAL_ADCEx_MultiModeConfigChannel+0x102>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800519c:	6882      	ldr	r2, [r0, #8]
 800519e:	f002 0203 	and.w	r2, r2, #3
 80051a2:	2a01      	cmp	r2, #1
 80051a4:	d009      	beq.n	80051ba <HAL_ADCEx_MultiModeConfigChannel+0xf2>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80051a6:	68a2      	ldr	r2, [r4, #8]
 80051a8:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80051ac:	f022 020f 	bic.w	r2, r2, #15
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051b0:	2000      	movs	r0, #0
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80051b2:	60a2      	str	r2, [r4, #8]
 80051b4:	e7ae      	b.n	8005114 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051b6:	4c0b      	ldr	r4, [pc, #44]	; (80051e4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 80051b8:	e7bd      	b.n	8005136 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80051ba:	6802      	ldr	r2, [r0, #0]
 80051bc:	07d2      	lsls	r2, r2, #31
 80051be:	d4d9      	bmi.n	8005174 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80051c0:	e7f1      	b.n	80051a6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80051c2:	6802      	ldr	r2, [r0, #0]
 80051c4:	07d0      	lsls	r0, r2, #31
 80051c6:	d4d5      	bmi.n	8005174 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80051c8:	e7cb      	b.n	8005162 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80051ca:	6812      	ldr	r2, [r2, #0]
 80051cc:	07d1      	lsls	r1, r2, #31
 80051ce:	d4d1      	bmi.n	8005174 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80051d0:	e7e4      	b.n	800519c <HAL_ADCEx_MultiModeConfigChannel+0xd4>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80051d2:	6812      	ldr	r2, [r2, #0]
 80051d4:	07d6      	lsls	r6, r2, #31
 80051d6:	d5bf      	bpl.n	8005158 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 80051d8:	e7cc      	b.n	8005174 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80051da:	bf00      	nop
 80051dc:	50000100 	.word	0x50000100
 80051e0:	50000500 	.word	0x50000500
 80051e4:	50000300 	.word	0x50000300
 80051e8:	50000700 	.word	0x50000700

080051ec <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80051ec:	2800      	cmp	r0, #0
 80051ee:	d07b      	beq.n	80052e8 <HAL_CAN_Init+0xfc>
{
 80051f0:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80051f2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80051f6:	4604      	mov	r4, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d072      	beq.n	80052e2 <HAL_CAN_Init+0xf6>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80051fc:	6822      	ldr	r2, [r4, #0]
 80051fe:	6813      	ldr	r3, [r2, #0]
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005206:	f7fe fff5 	bl	80041f4 <HAL_GetTick>
 800520a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800520c:	e004      	b.n	8005218 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800520e:	f7fe fff1 	bl	80041f4 <HAL_GetTick>
 8005212:	1b43      	subs	r3, r0, r5
 8005214:	2b0a      	cmp	r3, #10
 8005216:	d85b      	bhi.n	80052d0 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005218:	6823      	ldr	r3, [r4, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	07d1      	lsls	r1, r2, #31
 800521e:	d5f6      	bpl.n	800520e <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	f022 0202 	bic.w	r2, r2, #2
 8005226:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005228:	f7fe ffe4 	bl	80041f4 <HAL_GetTick>
 800522c:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800522e:	e004      	b.n	800523a <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005230:	f7fe ffe0 	bl	80041f4 <HAL_GetTick>
 8005234:	1b40      	subs	r0, r0, r5
 8005236:	280a      	cmp	r0, #10
 8005238:	d84a      	bhi.n	80052d0 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	0792      	lsls	r2, r2, #30
 8005240:	d4f6      	bmi.n	8005230 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005242:	7e22      	ldrb	r2, [r4, #24]
 8005244:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	bf0c      	ite	eq
 800524a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800524e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8005252:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005254:	7e62      	ldrb	r2, [r4, #25]
 8005256:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	bf0c      	ite	eq
 800525c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005260:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8005264:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005266:	7ea2      	ldrb	r2, [r4, #26]
 8005268:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	bf0c      	ite	eq
 800526e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005272:	f022 0220 	bicne.w	r2, r2, #32
 8005276:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005278:	7ee2      	ldrb	r2, [r4, #27]
 800527a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	bf0c      	ite	eq
 8005280:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005284:	f042 0210 	orrne.w	r2, r2, #16
 8005288:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800528a:	7f22      	ldrb	r2, [r4, #28]
 800528c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	bf0c      	ite	eq
 8005292:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005296:	f022 0208 	bicne.w	r2, r2, #8
 800529a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800529c:	7f62      	ldrb	r2, [r4, #29]
 800529e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	bf0c      	ite	eq
 80052a4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80052a8:	f022 0204 	bicne.w	r2, r2, #4
 80052ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80052ae:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 80052b2:	6921      	ldr	r1, [r4, #16]
 80052b4:	4302      	orrs	r2, r0
 80052b6:	430a      	orrs	r2, r1
 80052b8:	6960      	ldr	r0, [r4, #20]
 80052ba:	6861      	ldr	r1, [r4, #4]
 80052bc:	4302      	orrs	r2, r0
 80052be:	3901      	subs	r1, #1
 80052c0:	430a      	orrs	r2, r1
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80052c2:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80052c4:	2101      	movs	r1, #1
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80052c6:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80052c8:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80052ca:	f884 1020 	strb.w	r1, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80052ce:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80052d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80052d2:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80052d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052d8:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80052da:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 80052de:	2001      	movs	r0, #1
}
 80052e0:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80052e2:	f7fb ffe9 	bl	80012b8 <HAL_CAN_MspInit>
 80052e6:	e789      	b.n	80051fc <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80052e8:	2001      	movs	r0, #1
}
 80052ea:	4770      	bx	lr

080052ec <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80052ec:	b470      	push	{r4, r5, r6}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80052ee:	f890 2020 	ldrb.w	r2, [r0, #32]
  CAN_TypeDef *can_ip = hcan->Instance;
 80052f2:	6804      	ldr	r4, [r0, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80052f4:	3a01      	subs	r2, #1
 80052f6:	2a01      	cmp	r2, #1
 80052f8:	d907      	bls.n	800530a <HAL_CAN_ConfigFilter+0x1e>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052fa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80052fc:	4603      	mov	r3, r0
 80052fe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8005302:	2001      	movs	r0, #1
  }
}
 8005304:	bc70      	pop	{r4, r5, r6}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005306:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005308:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800530a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800530e:	694a      	ldr	r2, [r1, #20]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005310:	69cd      	ldr	r5, [r1, #28]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005312:	f043 0301 	orr.w	r3, r3, #1
 8005316:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800531a:	f002 001f 	and.w	r0, r2, #31
 800531e:	2301      	movs	r3, #1
 8005320:	4083      	lsls	r3, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005322:	f8d4 021c 	ldr.w	r0, [r4, #540]	; 0x21c
 8005326:	ea20 0003 	bic.w	r0, r0, r3
 800532a:	f8c4 021c 	str.w	r0, [r4, #540]	; 0x21c
 800532e:	43d8      	mvns	r0, r3
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005330:	2d00      	cmp	r5, #0
 8005332:	d13d      	bne.n	80053b0 <HAL_CAN_ConfigFilter+0xc4>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005334:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005338:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800533a:	4005      	ands	r5, r0
 800533c:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005340:	888d      	ldrh	r5, [r1, #4]
 8005342:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005346:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800534a:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800534e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005350:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005352:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005356:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800535a:	698a      	ldr	r2, [r1, #24]
 800535c:	bb12      	cbnz	r2, 80053a4 <HAL_CAN_ConfigFilter+0xb8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800535e:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 8005362:	4002      	ands	r2, r0
 8005364:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005368:	690a      	ldr	r2, [r1, #16]
 800536a:	b9aa      	cbnz	r2, 8005398 <HAL_CAN_ConfigFilter+0xac>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800536c:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 8005370:	4010      	ands	r0, r2
 8005372:	f8c4 0214 	str.w	r0, [r4, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005376:	6a0a      	ldr	r2, [r1, #32]
 8005378:	2a01      	cmp	r2, #1
 800537a:	d104      	bne.n	8005386 <HAL_CAN_ConfigFilter+0x9a>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800537c:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005386:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
 800538a:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 800538e:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005390:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
}
 8005394:	bc70      	pop	{r4, r5, r6}
 8005396:	4770      	bx	lr
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005398:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 800539c:	431a      	orrs	r2, r3
 800539e:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
 80053a2:	e7e8      	b.n	8005376 <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80053a4:	f8d4 2204 	ldr.w	r2, [r4, #516]	; 0x204
 80053a8:	431a      	orrs	r2, r3
 80053aa:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
 80053ae:	e7db      	b.n	8005368 <HAL_CAN_ConfigFilter+0x7c>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80053b0:	2d01      	cmp	r5, #1
 80053b2:	d1d2      	bne.n	800535a <HAL_CAN_ConfigFilter+0x6e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80053b4:	f8d4 520c 	ldr.w	r5, [r4, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80053b8:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80053ba:	431d      	orrs	r5, r3
 80053bc:	f8c4 520c 	str.w	r5, [r4, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80053c0:	888d      	ldrh	r5, [r1, #4]
 80053c2:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80053c6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80053ca:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80053ce:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80053d0:	898d      	ldrh	r5, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80053d2:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80053d6:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
 80053da:	e7be      	b.n	800535a <HAL_CAN_ConfigFilter+0x6e>

080053dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80053dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80053de:	f890 3020 	ldrb.w	r3, [r0, #32]
 80053e2:	2b01      	cmp	r3, #1
{
 80053e4:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80053e6:	d006      	beq.n	80053f6 <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80053e8:	6a43      	ldr	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80053ea:	2601      	movs	r6, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80053ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80053f0:	6243      	str	r3, [r0, #36]	; 0x24
  }
}
 80053f2:	4630      	mov	r0, r6
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80053f6:	6802      	ldr	r2, [r0, #0]
 80053f8:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 80053fa:	2302      	movs	r3, #2
 80053fc:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005400:	6813      	ldr	r3, [r2, #0]
 8005402:	f023 0301 	bic.w	r3, r3, #1
 8005406:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005408:	f7fe fef4 	bl	80041f4 <HAL_GetTick>
 800540c:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800540e:	e004      	b.n	800541a <HAL_CAN_Start+0x3e>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005410:	f7fe fef0 	bl	80041f4 <HAL_GetTick>
 8005414:	1b43      	subs	r3, r0, r5
 8005416:	2b0a      	cmp	r3, #10
 8005418:	d808      	bhi.n	800542c <HAL_CAN_Start+0x50>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f013 0301 	ands.w	r3, r3, #1
 8005422:	d1f5      	bne.n	8005410 <HAL_CAN_Start+0x34>
    return HAL_OK;
 8005424:	461e      	mov	r6, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005426:	6263      	str	r3, [r4, #36]	; 0x24
}
 8005428:	4630      	mov	r0, r6
 800542a:	bd70      	pop	{r4, r5, r6, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800542c:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800542e:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005430:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005434:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8005436:	f884 2020 	strb.w	r2, [r4, #32]
}
 800543a:	4630      	mov	r0, r6
 800543c:	bd70      	pop	{r4, r5, r6, pc}
 800543e:	bf00      	nop

08005440 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005440:	b430      	push	{r4, r5}
 8005442:	4684      	mov	ip, r0
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005444:	f890 0020 	ldrb.w	r0, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005448:	f8dc 5000 	ldr.w	r5, [ip]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800544c:	3801      	subs	r0, #1
 800544e:	2801      	cmp	r0, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005450:	68ac      	ldr	r4, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8005452:	d83b      	bhi.n	80054cc <HAL_CAN_AddTxMessage+0x8c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005454:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8005458:	d108      	bne.n	800546c <HAL_CAN_AddTxMessage+0x2c>
      return HAL_OK;
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800545a:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 800545e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

      return HAL_ERROR;
 8005462:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8005464:	bc30      	pop	{r4, r5}
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005466:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 800546a:	4770      	bx	lr
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800546c:	f3c4 6401 	ubfx	r4, r4, #24, #2
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005470:	2001      	movs	r0, #1
 8005472:	40a0      	lsls	r0, r4
 8005474:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8005476:	688b      	ldr	r3, [r1, #8]
 8005478:	b38b      	cbz	r3, 80054de <HAL_CAN_AddTxMessage+0x9e>
                                                           pHeader->IDE |
 800547a:	68c8      	ldr	r0, [r1, #12]
 800547c:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800547e:	6848      	ldr	r0, [r1, #4]
                                                           pHeader->IDE |
 8005480:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005484:	f104 0018 	add.w	r0, r4, #24
 8005488:	0100      	lsls	r0, r0, #4
 800548a:	502b      	str	r3, [r5, r0]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800548c:	eb05 1c04 	add.w	ip, r5, r4, lsl #4
 8005490:	690b      	ldr	r3, [r1, #16]
 8005492:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005496:	7d0b      	ldrb	r3, [r1, #20]
 8005498:	2b01      	cmp	r3, #1
 800549a:	ea4f 1104 	mov.w	r1, r4, lsl #4
 800549e:	d105      	bne.n	80054ac <HAL_CAN_AddTxMessage+0x6c>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80054a0:	f8dc 3184 	ldr.w	r3, [ip, #388]	; 0x184
 80054a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054a8:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80054ac:	186b      	adds	r3, r5, r1
 80054ae:	6851      	ldr	r1, [r2, #4]
 80054b0:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80054b4:	6812      	ldr	r2, [r2, #0]
 80054b6:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80054ba:	f8dc 3180 	ldr.w	r3, [ip, #384]	; 0x180
 80054be:	f043 0301 	orr.w	r3, r3, #1
      return HAL_OK;
 80054c2:	2000      	movs	r0, #0
}
 80054c4:	bc30      	pop	{r4, r5}
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80054c6:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
}
 80054ca:	4770      	bx	lr
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80054cc:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 80054d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 80054d4:	2001      	movs	r0, #1
}
 80054d6:	bc30      	pop	{r4, r5}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80054d8:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 80054dc:	4770      	bx	lr
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80054de:	68cb      	ldr	r3, [r1, #12]
 80054e0:	6808      	ldr	r0, [r1, #0]
 80054e2:	ea43 5040 	orr.w	r0, r3, r0, lsl #21
 80054e6:	f104 0318 	add.w	r3, r4, #24
 80054ea:	011b      	lsls	r3, r3, #4
 80054ec:	50e8      	str	r0, [r5, r3]
 80054ee:	e7cd      	b.n	800548c <HAL_CAN_AddTxMessage+0x4c>

080054f0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80054f0:	b570      	push	{r4, r5, r6, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80054f2:	f890 e020 	ldrb.w	lr, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80054f6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80054fa:	f1be 0f01 	cmp.w	lr, #1
{
 80054fe:	4684      	mov	ip, r0
  if ((state == HAL_CAN_STATE_READY) ||
 8005500:	d873      	bhi.n	80055ea <HAL_CAN_GetRxMessage+0xfa>
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005502:	6800      	ldr	r0, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005504:	b951      	cbnz	r1, 800551c <HAL_CAN_GetRxMessage+0x2c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005506:	68c4      	ldr	r4, [r0, #12]
 8005508:	07a4      	lsls	r4, r4, #30
 800550a:	d10a      	bne.n	8005522 <HAL_CAN_GetRxMessage+0x32>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800550c:	f8dc 3024 	ldr.w	r3, [ip, #36]	; 0x24
 8005510:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000

        return HAL_ERROR;
 8005514:	2001      	movs	r0, #1
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005516:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800551a:	bd70      	pop	{r4, r5, r6, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800551c:	6904      	ldr	r4, [r0, #16]
 800551e:	07a6      	lsls	r6, r4, #30
 8005520:	d0f4      	beq.n	800550c <HAL_CAN_GetRxMessage+0x1c>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005522:	eb00 1e01 	add.w	lr, r0, r1, lsl #4
 8005526:	010c      	lsls	r4, r1, #4
 8005528:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 800552c:	f005 0504 	and.w	r5, r5, #4
 8005530:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005532:	2d00      	cmp	r5, #0
 8005534:	d060      	beq.n	80055f8 <HAL_CAN_GetRxMessage+0x108>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005536:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 800553a:	08ed      	lsrs	r5, r5, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800553c:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800553e:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 8005542:	f005 0502 	and.w	r5, r5, #2
 8005546:	60d5      	str	r5, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005548:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
 800554c:	072d      	lsls	r5, r5, #28
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800554e:	bf58      	it	pl
 8005550:	f8de 51b4 	ldrpl.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005554:	f8de 61b4 	ldr.w	r6, [lr, #436]	; 0x1b4
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005558:	bf54      	ite	pl
 800555a:	f005 050f 	andpl.w	r5, r5, #15
      pHeader->DLC = 8U;
 800555e:	2508      	movmi	r5, #8
 8005560:	6115      	str	r5, [r2, #16]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005562:	4420      	add	r0, r4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005564:	f8de 51b4 	ldr.w	r5, [lr, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005568:	f3c6 2607 	ubfx	r6, r6, #8, #8
 800556c:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800556e:	0c2d      	lsrs	r5, r5, #16
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005570:	f8d0 61b8 	ldr.w	r6, [r0, #440]	; 0x1b8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005574:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005576:	701e      	strb	r6, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005578:	f8dc 2000 	ldr.w	r2, [ip]
 800557c:	4422      	add	r2, r4
 800557e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8005582:	0a12      	lsrs	r2, r2, #8
 8005584:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005586:	f8dc 2000 	ldr.w	r2, [ip]
 800558a:	4422      	add	r2, r4
 800558c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8005590:	0c12      	lsrs	r2, r2, #16
 8005592:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005594:	f8dc 2000 	ldr.w	r2, [ip]
 8005598:	4422      	add	r2, r4
 800559a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800559e:	0e12      	lsrs	r2, r2, #24
 80055a0:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80055a2:	f8dc 2000 	ldr.w	r2, [ip]
 80055a6:	4422      	add	r2, r4
 80055a8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80055ac:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80055ae:	f8dc 2000 	ldr.w	r2, [ip]
 80055b2:	4422      	add	r2, r4
 80055b4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80055b8:	0a12      	lsrs	r2, r2, #8
 80055ba:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80055bc:	f8dc 2000 	ldr.w	r2, [ip]
 80055c0:	4422      	add	r2, r4
 80055c2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80055c6:	0c12      	lsrs	r2, r2, #16
 80055c8:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80055ca:	f8dc 2000 	ldr.w	r2, [ip]
 80055ce:	4422      	add	r2, r4
 80055d0:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80055d4:	0e12      	lsrs	r2, r2, #24
 80055d6:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80055d8:	f8dc 2000 	ldr.w	r2, [ip]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80055dc:	b989      	cbnz	r1, 8005602 <HAL_CAN_GetRxMessage+0x112>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80055de:	68d3      	ldr	r3, [r2, #12]
 80055e0:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80055e4:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80055e6:	60d3      	str	r3, [r2, #12]
}
 80055e8:	bd70      	pop	{r4, r5, r6, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80055ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    return HAL_ERROR;
 80055f0:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055f2:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
}
 80055f6:	bd70      	pop	{r4, r5, r6, pc}
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80055f8:	f8de 51b0 	ldr.w	r5, [lr, #432]	; 0x1b0
 80055fc:	0d6d      	lsrs	r5, r5, #21
 80055fe:	6015      	str	r5, [r2, #0]
 8005600:	e79d      	b.n	800553e <HAL_CAN_GetRxMessage+0x4e>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005602:	6913      	ldr	r3, [r2, #16]
 8005604:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8005608:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800560a:	6113      	str	r3, [r2, #16]
}
 800560c:	bd70      	pop	{r4, r5, r6, pc}
 800560e:	bf00      	nop

08005610 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8005610:	f890 2020 	ldrb.w	r2, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005614:	3a01      	subs	r2, #1
 8005616:	2a01      	cmp	r2, #1
{
 8005618:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 800561a:	d905      	bls.n	8005628 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800561c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800561e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    return HAL_ERROR;
 8005622:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005624:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8005626:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005628:	6802      	ldr	r2, [r0, #0]
 800562a:	6953      	ldr	r3, [r2, #20]
 800562c:	430b      	orrs	r3, r1
    return HAL_OK;
 800562e:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005630:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8005632:	4770      	bx	lr

08005634 <HAL_CAN_TxMailbox0CompleteCallback>:
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop

08005638 <HAL_CAN_TxMailbox1CompleteCallback>:
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop

0800563c <HAL_CAN_TxMailbox2CompleteCallback>:
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop

08005640 <HAL_CAN_TxMailbox0AbortCallback>:
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop

08005644 <HAL_CAN_TxMailbox1AbortCallback>:
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop

08005648 <HAL_CAN_TxMailbox2AbortCallback>:
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop

0800564c <HAL_CAN_RxFifo0FullCallback>:
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop

08005650 <HAL_CAN_RxFifo1FullCallback>:
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop

08005654 <HAL_CAN_SleepCallback>:
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop

08005658 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop

0800565c <HAL_CAN_ErrorCallback>:
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop

08005660 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005664:	6803      	ldr	r3, [r0, #0]
 8005666:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005668:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800566c:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800566e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005672:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005676:	f8d3 9018 	ldr.w	r9, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800567a:	f014 0601 	ands.w	r6, r4, #1
{
 800567e:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005680:	d025      	beq.n	80056ce <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005682:	f017 0601 	ands.w	r6, r7, #1
 8005686:	f040 808f 	bne.w	80057a8 <HAL_CAN_IRQHandler+0x148>
 800568a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800568e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005692:	05f8      	lsls	r0, r7, #23
 8005694:	d50d      	bpl.n	80056b2 <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005696:	682b      	ldr	r3, [r5, #0]
 8005698:	f44f 7080 	mov.w	r0, #256	; 0x100
 800569c:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800569e:	05bb      	lsls	r3, r7, #22
 80056a0:	f100 80be 	bmi.w	8005820 <HAL_CAN_IRQHandler+0x1c0>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80056a4:	0578      	lsls	r0, r7, #21
 80056a6:	f100 80e4 	bmi.w	8005872 <HAL_CAN_IRQHandler+0x212>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80056aa:	053b      	lsls	r3, r7, #20
 80056ac:	f140 80f0 	bpl.w	8005890 <HAL_CAN_IRQHandler+0x230>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80056b0:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80056b2:	03f8      	lsls	r0, r7, #15
 80056b4:	d50b      	bpl.n	80056ce <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80056b6:	682b      	ldr	r3, [r5, #0]
 80056b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80056bc:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80056be:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80056c0:	f100 80ba 	bmi.w	8005838 <HAL_CAN_IRQHandler+0x1d8>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80056c4:	037a      	lsls	r2, r7, #13
 80056c6:	f140 80cf 	bpl.w	8005868 <HAL_CAN_IRQHandler+0x208>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80056ca:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80056ce:	0727      	lsls	r7, r4, #28
 80056d0:	d502      	bpl.n	80056d8 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80056d2:	f01b 0f10 	tst.w	fp, #16
 80056d6:	d161      	bne.n	800579c <HAL_CAN_IRQHandler+0x13c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80056d8:	0760      	lsls	r0, r4, #29
 80056da:	d503      	bpl.n	80056e4 <HAL_CAN_IRQHandler+0x84>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80056dc:	f01b 0f08 	tst.w	fp, #8
 80056e0:	f040 808c 	bne.w	80057fc <HAL_CAN_IRQHandler+0x19c>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80056e4:	07a1      	lsls	r1, r4, #30
 80056e6:	d504      	bpl.n	80056f2 <HAL_CAN_IRQHandler+0x92>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	079a      	lsls	r2, r3, #30
 80056ee:	f040 808c 	bne.w	800580a <HAL_CAN_IRQHandler+0x1aa>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80056f2:	0663      	lsls	r3, r4, #25
 80056f4:	d502      	bpl.n	80056fc <HAL_CAN_IRQHandler+0x9c>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80056f6:	f01a 0f10 	tst.w	sl, #16
 80056fa:	d149      	bne.n	8005790 <HAL_CAN_IRQHandler+0x130>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80056fc:	06a7      	lsls	r7, r4, #26
 80056fe:	d502      	bpl.n	8005706 <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005700:	f01a 0f08 	tst.w	sl, #8
 8005704:	d173      	bne.n	80057ee <HAL_CAN_IRQHandler+0x18e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005706:	06e0      	lsls	r0, r4, #27
 8005708:	d503      	bpl.n	8005712 <HAL_CAN_IRQHandler+0xb2>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800570a:	682b      	ldr	r3, [r5, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	0799      	lsls	r1, r3, #30
 8005710:	d162      	bne.n	80057d8 <HAL_CAN_IRQHandler+0x178>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005712:	03a2      	lsls	r2, r4, #14
 8005714:	d502      	bpl.n	800571c <HAL_CAN_IRQHandler+0xbc>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005716:	f018 0f10 	tst.w	r8, #16
 800571a:	d161      	bne.n	80057e0 <HAL_CAN_IRQHandler+0x180>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800571c:	03e3      	lsls	r3, r4, #15
 800571e:	d502      	bpl.n	8005726 <HAL_CAN_IRQHandler+0xc6>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005720:	f018 0f08 	tst.w	r8, #8
 8005724:	d175      	bne.n	8005812 <HAL_CAN_IRQHandler+0x1b2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005726:	0427      	lsls	r7, r4, #16
 8005728:	d505      	bpl.n	8005736 <HAL_CAN_IRQHandler+0xd6>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800572a:	f018 0f04 	tst.w	r8, #4
 800572e:	d106      	bne.n	800573e <HAL_CAN_IRQHandler+0xde>
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005730:	682b      	ldr	r3, [r5, #0]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005732:	2204      	movs	r2, #4
 8005734:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005736:	2e00      	cmp	r6, #0
 8005738:	d146      	bne.n	80057c8 <HAL_CAN_IRQHandler+0x168>
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800573a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800573e:	05e0      	lsls	r0, r4, #23
 8005740:	d504      	bpl.n	800574c <HAL_CAN_IRQHandler+0xec>
 8005742:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8005746:	bf18      	it	ne
 8005748:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800574c:	05a1      	lsls	r1, r4, #22
 800574e:	d504      	bpl.n	800575a <HAL_CAN_IRQHandler+0xfa>
 8005750:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8005754:	bf18      	it	ne
 8005756:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800575a:	0562      	lsls	r2, r4, #21
 800575c:	d504      	bpl.n	8005768 <HAL_CAN_IRQHandler+0x108>
 800575e:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8005762:	bf18      	it	ne
 8005764:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005768:	0523      	lsls	r3, r4, #20
 800576a:	d5e1      	bpl.n	8005730 <HAL_CAN_IRQHandler+0xd0>
 800576c:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8005770:	d0de      	beq.n	8005730 <HAL_CAN_IRQHandler+0xd0>
        switch (esrflags & CAN_ESR_LEC)
 8005772:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8005776:	f000 809a 	beq.w	80058ae <HAL_CAN_IRQHandler+0x24e>
 800577a:	d861      	bhi.n	8005840 <HAL_CAN_IRQHandler+0x1e0>
 800577c:	f1b9 0f20 	cmp.w	r9, #32
 8005780:	f000 8083 	beq.w	800588a <HAL_CAN_IRQHandler+0x22a>
 8005784:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8005788:	d168      	bne.n	800585c <HAL_CAN_IRQHandler+0x1fc>
            errorcode |= HAL_CAN_ERROR_ACK;
 800578a:	f046 0620 	orr.w	r6, r6, #32
            break;
 800578e:	e05f      	b.n	8005850 <HAL_CAN_IRQHandler+0x1f0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005790:	682b      	ldr	r3, [r5, #0]
 8005792:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005794:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005798:	611a      	str	r2, [r3, #16]
 800579a:	e7af      	b.n	80056fc <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800579c:	682b      	ldr	r3, [r5, #0]
 800579e:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80057a0:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80057a4:	60da      	str	r2, [r3, #12]
 80057a6:	e797      	b.n	80056d8 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80057a8:	2201      	movs	r2, #1
 80057aa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80057ac:	07bb      	lsls	r3, r7, #30
 80057ae:	d43b      	bmi.n	8005828 <HAL_CAN_IRQHandler+0x1c8>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80057b0:	077e      	lsls	r6, r7, #29
 80057b2:	d460      	bmi.n	8005876 <HAL_CAN_IRQHandler+0x216>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80057b4:	f017 0608 	ands.w	r6, r7, #8
 80057b8:	d06e      	beq.n	8005898 <HAL_CAN_IRQHandler+0x238>
 80057ba:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80057be:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80057c2:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80057c6:	e764      	b.n	8005692 <HAL_CAN_IRQHandler+0x32>
    hcan->ErrorCode |= errorcode;
 80057c8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80057ca:	4333      	orrs	r3, r6
    HAL_CAN_ErrorCallback(hcan);
 80057cc:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 80057ce:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80057d0:	f7ff ff44 	bl	800565c <HAL_CAN_ErrorCallback>
}
 80057d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80057d8:	4628      	mov	r0, r5
 80057da:	f7fc f9a1 	bl	8001b20 <HAL_CAN_RxFifo1MsgPendingCallback>
 80057de:	e798      	b.n	8005712 <HAL_CAN_IRQHandler+0xb2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80057e0:	682b      	ldr	r3, [r5, #0]
 80057e2:	2210      	movs	r2, #16
 80057e4:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80057e6:	4628      	mov	r0, r5
 80057e8:	f7ff ff34 	bl	8005654 <HAL_CAN_SleepCallback>
 80057ec:	e796      	b.n	800571c <HAL_CAN_IRQHandler+0xbc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80057ee:	682b      	ldr	r3, [r5, #0]
 80057f0:	2208      	movs	r2, #8
 80057f2:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80057f4:	4628      	mov	r0, r5
 80057f6:	f7ff ff2b 	bl	8005650 <HAL_CAN_RxFifo1FullCallback>
 80057fa:	e784      	b.n	8005706 <HAL_CAN_IRQHandler+0xa6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80057fc:	682b      	ldr	r3, [r5, #0]
 80057fe:	2208      	movs	r2, #8
 8005800:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005802:	4628      	mov	r0, r5
 8005804:	f7ff ff22 	bl	800564c <HAL_CAN_RxFifo0FullCallback>
 8005808:	e76c      	b.n	80056e4 <HAL_CAN_IRQHandler+0x84>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800580a:	4628      	mov	r0, r5
 800580c:	f7fc f96c 	bl	8001ae8 <HAL_CAN_RxFifo0MsgPendingCallback>
 8005810:	e76f      	b.n	80056f2 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005812:	682b      	ldr	r3, [r5, #0]
 8005814:	2208      	movs	r2, #8
 8005816:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005818:	4628      	mov	r0, r5
 800581a:	f7ff ff1d 	bl	8005658 <HAL_CAN_WakeUpFromRxMsgCallback>
 800581e:	e782      	b.n	8005726 <HAL_CAN_IRQHandler+0xc6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005820:	4628      	mov	r0, r5
 8005822:	f7ff ff09 	bl	8005638 <HAL_CAN_TxMailbox1CompleteCallback>
 8005826:	e744      	b.n	80056b2 <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005828:	f7ff ff04 	bl	8005634 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800582c:	2600      	movs	r6, #0
 800582e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005832:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005836:	e72c      	b.n	8005692 <HAL_CAN_IRQHandler+0x32>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005838:	4628      	mov	r0, r5
 800583a:	f7ff feff 	bl	800563c <HAL_CAN_TxMailbox2CompleteCallback>
 800583e:	e746      	b.n	80056ce <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8005840:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 8005844:	d01e      	beq.n	8005884 <HAL_CAN_IRQHandler+0x224>
 8005846:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 800584a:	bf08      	it	eq
 800584c:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005850:	682b      	ldr	r3, [r5, #0]
 8005852:	699a      	ldr	r2, [r3, #24]
 8005854:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005858:	619a      	str	r2, [r3, #24]
 800585a:	e76a      	b.n	8005732 <HAL_CAN_IRQHandler+0xd2>
        switch (esrflags & CAN_ESR_LEC)
 800585c:	f1b9 0f10 	cmp.w	r9, #16
 8005860:	d1f6      	bne.n	8005850 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_STF;
 8005862:	f046 0608 	orr.w	r6, r6, #8
            break;
 8005866:	e7f3      	b.n	8005850 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005868:	033b      	lsls	r3, r7, #12
 800586a:	d51c      	bpl.n	80058a6 <HAL_CAN_IRQHandler+0x246>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800586c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8005870:	e72d      	b.n	80056ce <HAL_CAN_IRQHandler+0x6e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005872:	4616      	mov	r6, r2
 8005874:	e71d      	b.n	80056b2 <HAL_CAN_IRQHandler+0x52>
 8005876:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800587a:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800587e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8005882:	e706      	b.n	8005692 <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8005884:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 8005888:	e7e2      	b.n	8005850 <HAL_CAN_IRQHandler+0x1f0>
            errorcode |= HAL_CAN_ERROR_FOR;
 800588a:	f046 0610 	orr.w	r6, r6, #16
            break;
 800588e:	e7df      	b.n	8005850 <HAL_CAN_IRQHandler+0x1f0>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005890:	4628      	mov	r0, r5
 8005892:	f7ff fed7 	bl	8005644 <HAL_CAN_TxMailbox1AbortCallback>
 8005896:	e70c      	b.n	80056b2 <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005898:	f7ff fed2 	bl	8005640 <HAL_CAN_TxMailbox0AbortCallback>
 800589c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80058a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058a4:	e6f5      	b.n	8005692 <HAL_CAN_IRQHandler+0x32>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80058a6:	4628      	mov	r0, r5
 80058a8:	f7ff fece 	bl	8005648 <HAL_CAN_TxMailbox2AbortCallback>
 80058ac:	e70f      	b.n	80056ce <HAL_CAN_IRQHandler+0x6e>
            errorcode |= HAL_CAN_ERROR_BR;
 80058ae:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80058b2:	e7cd      	b.n	8005850 <HAL_CAN_IRQHandler+0x1f0>

080058b4 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 80058b4:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 80058b6:	4770      	bx	lr

080058b8 <HAL_CAN_ResetError>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
  HAL_StatusTypeDef status = HAL_OK;
  HAL_CAN_StateTypeDef state = hcan->State;
 80058b8:	f890 2020 	ldrb.w	r2, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 80058bc:	3a01      	subs	r2, #1
 80058be:	2a01      	cmp	r2, #1
{
 80058c0:	4603      	mov	r3, r0
  if ((state == HAL_CAN_STATE_READY) ||
 80058c2:	d905      	bls.n	80058d0 <HAL_CAN_ResetError+0x18>
    hcan->ErrorCode = 0U;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80058c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80058c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000

    status = HAL_ERROR;
 80058ca:	2001      	movs	r0, #1
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80058cc:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Return the status */
  return status;
}
 80058ce:	4770      	bx	lr
    hcan->ErrorCode = 0U;
 80058d0:	2000      	movs	r0, #0
 80058d2:	6258      	str	r0, [r3, #36]	; 0x24
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop

080058d8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058d8:	4907      	ldr	r1, [pc, #28]	; (80058f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80058da:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058dc:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058de:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058e6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058e8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80058ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80058f2:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	e000ed00 	.word	0xe000ed00

080058fc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80058fc:	4b1c      	ldr	r3, [pc, #112]	; (8005970 <HAL_NVIC_SetPriority+0x74>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005904:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005906:	f1c3 0e07 	rsb	lr, r3, #7
 800590a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800590e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005912:	bf28      	it	cs
 8005914:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005918:	f1bc 0f06 	cmp.w	ip, #6
 800591c:	d91b      	bls.n	8005956 <HAL_NVIC_SetPriority+0x5a>
 800591e:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005920:	f04f 3cff 	mov.w	ip, #4294967295
 8005924:	fa0c fc03 	lsl.w	ip, ip, r3
 8005928:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800592c:	f04f 3cff 	mov.w	ip, #4294967295
 8005930:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005934:	ea21 010c 	bic.w	r1, r1, ip
 8005938:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800593a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800593c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8005940:	db0c      	blt.n	800595c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005942:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005946:	0109      	lsls	r1, r1, #4
 8005948:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800594c:	b2c9      	uxtb	r1, r1
 800594e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005952:	f85d fb04 	ldr.w	pc, [sp], #4
 8005956:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005958:	4613      	mov	r3, r2
 800595a:	e7e7      	b.n	800592c <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800595c:	4b05      	ldr	r3, [pc, #20]	; (8005974 <HAL_NVIC_SetPriority+0x78>)
 800595e:	f000 000f 	and.w	r0, r0, #15
 8005962:	0109      	lsls	r1, r1, #4
 8005964:	4403      	add	r3, r0
 8005966:	b2c9      	uxtb	r1, r1
 8005968:	7619      	strb	r1, [r3, #24]
 800596a:	f85d fb04 	ldr.w	pc, [sp], #4
 800596e:	bf00      	nop
 8005970:	e000ed00 	.word	0xe000ed00
 8005974:	e000ecfc 	.word	0xe000ecfc

08005978 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005978:	2800      	cmp	r0, #0
 800597a:	db07      	blt.n	800598c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800597c:	0941      	lsrs	r1, r0, #5
 800597e:	4a04      	ldr	r2, [pc, #16]	; (8005990 <HAL_NVIC_EnableIRQ+0x18>)
 8005980:	f000 001f 	and.w	r0, r0, #31
 8005984:	2301      	movs	r3, #1
 8005986:	4083      	lsls	r3, r0
 8005988:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	e000e100 	.word	0xe000e100

08005994 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8005994:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005998:	4905      	ldr	r1, [pc, #20]	; (80059b0 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800599a:	4b06      	ldr	r3, [pc, #24]	; (80059b4 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800599c:	68ca      	ldr	r2, [r1, #12]
 800599e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60cb      	str	r3, [r1, #12]
 80059a6:	f3bf 8f4f 	dsb	sy
    __NOP();
 80059aa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80059ac:	e7fd      	b.n	80059aa <HAL_NVIC_SystemReset+0x16>
 80059ae:	bf00      	nop
 80059b0:	e000ed00 	.word	0xe000ed00
 80059b4:	05fa0004 	.word	0x05fa0004

080059b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059b8:	3801      	subs	r0, #1
 80059ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80059be:	d210      	bcs.n	80059e2 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80059c0:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059c6:	4c08      	ldr	r4, [pc, #32]	; (80059e8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80059ca:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80059ce:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059d2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059d4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059d6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059d8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80059da:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059de:	6119      	str	r1, [r3, #16]
 80059e0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80059e2:	2001      	movs	r0, #1
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	e000ed00 	.word	0xe000ed00

080059ec <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80059ec:	2800      	cmp	r0, #0
 80059ee:	d035      	beq.n	8005a5c <HAL_DMA_Init+0x70>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80059f0:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
{ 
 80059f4:	b410      	push	{r4}
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059f6:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 80059f8:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 80059fa:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059fc:	6902      	ldr	r2, [r0, #16]
 80059fe:	4323      	orrs	r3, r4
 8005a00:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a02:	e9d0 4205 	ldrd	r4, r2, [r0, #20]
 8005a06:	4323      	orrs	r3, r4
 8005a08:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a0a:	69c2      	ldr	r2, [r0, #28]
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a0c:	4c14      	ldr	r4, [pc, #80]	; (8005a60 <HAL_DMA_Init+0x74>)
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a0e:	4313      	orrs	r3, r2
  tmp = hdma->Instance->CCR;
 8005a10:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005a12:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8005a16:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8005a1a:	4313      	orrs	r3, r2
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a1c:	42a1      	cmp	r1, r4
  hdma->Instance->CCR = tmp;  
 8005a1e:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a20:	d912      	bls.n	8005a48 <HAL_DMA_Init+0x5c>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005a22:	4b10      	ldr	r3, [pc, #64]	; (8005a64 <HAL_DMA_Init+0x78>)
 8005a24:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8005a26:	4c11      	ldr	r4, [pc, #68]	; (8005a6c <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005a28:	440b      	add	r3, r1
 8005a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a2e:	091b      	lsrs	r3, r3, #4
 8005a30:	009b      	lsls	r3, r3, #2
  hdma->Lock = HAL_UNLOCKED;
 8005a32:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a36:	2200      	movs	r2, #0
  hdma->Lock = HAL_UNLOCKED;
 8005a38:	8401      	strh	r1, [r0, #32]
 8005a3a:	e9c0 430f 	strd	r4, r3, [r0, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a3e:	6382      	str	r2, [r0, #56]	; 0x38
}  
 8005a40:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8005a44:	4610      	mov	r0, r2
}  
 8005a46:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a48:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <HAL_DMA_Init+0x84>)
 8005a4a:	4a07      	ldr	r2, [pc, #28]	; (8005a68 <HAL_DMA_Init+0x7c>)
 8005a4c:	440b      	add	r3, r1
 8005a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a52:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA1;
 8005a54:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a58:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8005a5a:	e7ea      	b.n	8005a32 <HAL_DMA_Init+0x46>
    return HAL_ERROR;
 8005a5c:	2001      	movs	r0, #1
}  
 8005a5e:	4770      	bx	lr
 8005a60:	40020407 	.word	0x40020407
 8005a64:	bffdfbf8 	.word	0xbffdfbf8
 8005a68:	cccccccd 	.word	0xcccccccd
 8005a6c:	40020400 	.word	0x40020400
 8005a70:	bffdfff8 	.word	0xbffdfff8

08005a74 <HAL_DMA_Start_IT>:
{
 8005a74:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8005a76:	f890 4020 	ldrb.w	r4, [r0, #32]
 8005a7a:	2c01      	cmp	r4, #1
 8005a7c:	d039      	beq.n	8005af2 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a7e:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8005a82:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a84:	45a4      	cmp	ip, r4
  __HAL_LOCK(hdma);
 8005a86:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a8a:	d005      	beq.n	8005a98 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8005a92:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 8005a94:	2002      	movs	r0, #2
} 
 8005a96:	4770      	bx	lr
  	hdma->State = HAL_DMA_STATE_BUSY;
 8005a98:	2502      	movs	r5, #2
 8005a9a:	f880 5021 	strb.w	r5, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005a9e:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005aa0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005aa2:	2500      	movs	r5, #0
 8005aa4:	6385      	str	r5, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005aa6:	6825      	ldr	r5, [r4, #0]
 8005aa8:	f025 0501 	bic.w	r5, r5, #1
 8005aac:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005aae:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8005ab0:	fa0c f505 	lsl.w	r5, ip, r5
 8005ab4:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8005ab6:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ab8:	6843      	ldr	r3, [r0, #4]
 8005aba:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8005abc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 8005abe:	bf0b      	itete	eq
 8005ac0:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8005ac2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005ac4:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005ac6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8005ac8:	b153      	cbz	r3, 8005ae0 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	f043 030e 	orr.w	r3, r3, #14
 8005ad0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	f043 0301 	orr.w	r3, r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8005ad8:	2000      	movs	r0, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8005ada:	6023      	str	r3, [r4, #0]
} 
 8005adc:	bc70      	pop	{r4, r5, r6}
 8005ade:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005ae0:	6823      	ldr	r3, [r4, #0]
 8005ae2:	f043 030a 	orr.w	r3, r3, #10
 8005ae6:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	f023 0304 	bic.w	r3, r3, #4
 8005aee:	6023      	str	r3, [r4, #0]
 8005af0:	e7ef      	b.n	8005ad2 <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8005af2:	2002      	movs	r0, #2
} 
 8005af4:	bc70      	pop	{r4, r5, r6}
 8005af6:	4770      	bx	lr

08005af8 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005af8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8005afc:	2a02      	cmp	r2, #2
{
 8005afe:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b00:	d006      	beq.n	8005b10 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b02:	2204      	movs	r2, #4
 8005b04:	6382      	str	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8005b06:	2200      	movs	r2, #0
    return HAL_ERROR;
 8005b08:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8005b0a:	f883 2020 	strb.w	r2, [r3, #32]
}
 8005b0e:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b10:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005b12:	6c01      	ldr	r1, [r0, #64]	; 0x40
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b14:	6810      	ldr	r0, [r2, #0]
 8005b16:	f020 000e 	bic.w	r0, r0, #14
 8005b1a:	6010      	str	r0, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005b1c:	6810      	ldr	r0, [r2, #0]
 8005b1e:	f020 0001 	bic.w	r0, r0, #1
 8005b22:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005b24:	f04f 0c01 	mov.w	ip, #1
 8005b28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b2a:	fa0c f101 	lsl.w	r1, ip, r1
 8005b2e:	6051      	str	r1, [r2, #4]
    __HAL_UNLOCK(hdma);
 8005b30:	2200      	movs	r2, #0
  return HAL_OK;
 8005b32:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY; 
 8005b34:	f883 c021 	strb.w	ip, [r3, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8005b38:	f883 2020 	strb.w	r2, [r3, #32]
}
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop

08005b40 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005b40:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8005b44:	2a02      	cmp	r2, #2
 8005b46:	d003      	beq.n	8005b50 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b48:	2204      	movs	r2, #4
 8005b4a:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8005b4c:	2001      	movs	r0, #1
}
 8005b4e:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b50:	6802      	ldr	r2, [r0, #0]
 8005b52:	6811      	ldr	r1, [r2, #0]
 8005b54:	f021 010e 	bic.w	r1, r1, #14
{  
 8005b58:	b510      	push	{r4, lr}
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005b5a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005b5c:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005b5e:	6811      	ldr	r1, [r2, #0]
 8005b60:	f021 0101 	bic.w	r1, r1, #1
 8005b64:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005b66:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005b68:	2101      	movs	r1, #1
 8005b6a:	4091      	lsls	r1, r2
    if(hdma->XferAbortCallback != NULL)
 8005b6c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005b6e:	6061      	str	r1, [r4, #4]
    __HAL_UNLOCK(hdma);
 8005b70:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8005b74:	f8a0 c020 	strh.w	ip, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8005b78:	b112      	cbz	r2, 8005b80 <HAL_DMA_Abort_IT+0x40>
      hdma->XferAbortCallback(hdma);
 8005b7a:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8005b7c:	2000      	movs	r0, #0
}
 8005b7e:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005b80:	4610      	mov	r0, r2
}
 8005b82:	bd10      	pop	{r4, pc}

08005b84 <HAL_DMA_IRQHandler>:
{
 8005b84:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005b86:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005b88:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005b8a:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005b8c:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005b8e:	2304      	movs	r3, #4
 8005b90:	4093      	lsls	r3, r2
 8005b92:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8005b94:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005b96:	d00e      	beq.n	8005bb6 <HAL_DMA_IRQHandler+0x32>
 8005b98:	f015 0f04 	tst.w	r5, #4
 8005b9c:	d00b      	beq.n	8005bb6 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005b9e:	6822      	ldr	r2, [r4, #0]
 8005ba0:	0692      	lsls	r2, r2, #26
 8005ba2:	d403      	bmi.n	8005bac <HAL_DMA_IRQHandler+0x28>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005ba4:	6822      	ldr	r2, [r4, #0]
 8005ba6:	f022 0204 	bic.w	r2, r2, #4
 8005baa:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8005bac:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005bae:	6073      	str	r3, [r6, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8005bb0:	b1ca      	cbz	r2, 8005be6 <HAL_DMA_IRQHandler+0x62>
}  
 8005bb2:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 8005bb4:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	4093      	lsls	r3, r2
 8005bba:	420b      	tst	r3, r1
 8005bbc:	d015      	beq.n	8005bea <HAL_DMA_IRQHandler+0x66>
 8005bbe:	f015 0f02 	tst.w	r5, #2
 8005bc2:	d012      	beq.n	8005bea <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005bc4:	6822      	ldr	r2, [r4, #0]
 8005bc6:	0692      	lsls	r2, r2, #26
 8005bc8:	d406      	bmi.n	8005bd8 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8005bca:	6822      	ldr	r2, [r4, #0]
 8005bcc:	f022 020a 	bic.w	r2, r2, #10
 8005bd0:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8005bd8:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005bda:	6073      	str	r3, [r6, #4]
  	__HAL_UNLOCK(hdma);
 8005bdc:	2100      	movs	r1, #0
 8005bde:	f880 1020 	strb.w	r1, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8005be2:	2a00      	cmp	r2, #0
 8005be4:	d1e5      	bne.n	8005bb2 <HAL_DMA_IRQHandler+0x2e>
}  
 8005be6:	bc70      	pop	{r4, r5, r6}
 8005be8:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005bea:	2308      	movs	r3, #8
 8005bec:	4093      	lsls	r3, r2
 8005bee:	420b      	tst	r3, r1
 8005bf0:	d0f9      	beq.n	8005be6 <HAL_DMA_IRQHandler+0x62>
 8005bf2:	072b      	lsls	r3, r5, #28
 8005bf4:	d5f7      	bpl.n	8005be6 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005bf6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8005bf8:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005bfa:	f023 030e 	bic.w	r3, r3, #14
 8005bfe:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005c00:	2301      	movs	r3, #1
 8005c02:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8005c06:	f44f 7480 	mov.w	r4, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005c0a:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma); 
 8005c0c:	8404      	strh	r4, [r0, #32]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005c0e:	6383      	str	r3, [r0, #56]	; 0x38
    if(hdma->XferErrorCallback != NULL)
 8005c10:	2900      	cmp	r1, #0
 8005c12:	d0e8      	beq.n	8005be6 <HAL_DMA_IRQHandler+0x62>
}  
 8005c14:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8005c16:	4708      	bx	r1

08005c18 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint8_t index = 0U;
  uint8_t nbiterations = 0U;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005c1c:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8005dac <HAL_FLASH_Program+0x194>
{
 8005c20:	4699      	mov	r9, r3
  __HAL_LOCK(&pFlash);
 8005c22:	f89a 3018 	ldrb.w	r3, [sl, #24]
 8005c26:	2b01      	cmp	r3, #1
{
 8005c28:	b083      	sub	sp, #12
  __HAL_LOCK(&pFlash);
 8005c2a:	f000 80ad 	beq.w	8005d88 <HAL_FLASH_Program+0x170>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	4606      	mov	r6, r0
 8005c32:	4688      	mov	r8, r1
 8005c34:	4693      	mov	fp, r2
 8005c36:	f88a 3018 	strb.w	r3, [sl, #24]
{
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005c3a:	f7fe fadb 	bl	80041f4 <HAL_GetTick>
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005c3e:	4d5a      	ldr	r5, [pc, #360]	; (8005da8 <HAL_FLASH_Program+0x190>)
  uint32_t tickstart = HAL_GetTick();
 8005c40:	4604      	mov	r4, r0
  { 
    if (Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005c42:	f24c 3750 	movw	r7, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005c46:	e005      	b.n	8005c54 <HAL_FLASH_Program+0x3c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005c48:	f7fe fad4 	bl	80041f4 <HAL_GetTick>
 8005c4c:	1b00      	subs	r0, r0, r4
 8005c4e:	42b8      	cmp	r0, r7
 8005c50:	f200 8083 	bhi.w	8005d5a <HAL_FLASH_Program+0x142>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005c54:	68eb      	ldr	r3, [r5, #12]
 8005c56:	07db      	lsls	r3, r3, #31
 8005c58:	d4f6      	bmi.n	8005c48 <HAL_FLASH_Program+0x30>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005c5a:	68eb      	ldr	r3, [r5, #12]
 8005c5c:	0698      	lsls	r0, r3, #26
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005c5e:	bf44      	itt	mi
 8005c60:	2320      	movmi	r3, #32
 8005c62:	60eb      	strmi	r3, [r5, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005c64:	4b50      	ldr	r3, [pc, #320]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	06d1      	lsls	r1, r2, #27
 8005c6a:	d478      	bmi.n	8005d5e <HAL_FLASH_Program+0x146>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005c6c:	68df      	ldr	r7, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005c6e:	f017 0704 	ands.w	r7, r7, #4
 8005c72:	d174      	bne.n	8005d5e <HAL_FLASH_Program+0x146>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005c74:	2e01      	cmp	r6, #1
 8005c76:	f000 8094 	beq.w	8005da2 <HAL_FLASH_Program+0x18a>
      nbiterations = 4U;
 8005c7a:	2e02      	cmp	r6, #2
 8005c7c:	bf0c      	ite	eq
 8005c7e:	2302      	moveq	r3, #2
 8005c80:	2304      	movne	r3, #4
 8005c82:	9301      	str	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005c84:	4c48      	ldr	r4, [pc, #288]	; (8005da8 <HAL_FLASH_Program+0x190>)
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005c86:	f24c 3650 	movw	r6, #50000	; 0xc350
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005c8a:	013b      	lsls	r3, r7, #4
 8005c8c:	f1c3 0220 	rsb	r2, r3, #32
 8005c90:	f1a3 0120 	sub.w	r1, r3, #32
 8005c94:	fa09 f202 	lsl.w	r2, r9, r2
 8005c98:	fa2b f303 	lsr.w	r3, fp, r3
 8005c9c:	4313      	orrs	r3, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8ca 201c 	str.w	r2, [sl, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005ca4:	6922      	ldr	r2, [r4, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8005ca6:	fa29 f101 	lsr.w	r1, r9, r1
 8005caa:	430b      	orrs	r3, r1
 8005cac:	b29b      	uxth	r3, r3
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	6122      	str	r2, [r4, #16]
  *(__IO uint16_t*)Address = Data;
 8005cb4:	f8a8 3000 	strh.w	r3, [r8]
  uint32_t tickstart = HAL_GetTick();
 8005cb8:	f7fe fa9c 	bl	80041f4 <HAL_GetTick>
 8005cbc:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005cbe:	e004      	b.n	8005cca <HAL_FLASH_Program+0xb2>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005cc0:	f7fe fa98 	bl	80041f4 <HAL_GetTick>
 8005cc4:	1b40      	subs	r0, r0, r5
 8005cc6:	42b0      	cmp	r0, r6
 8005cc8:	d81f      	bhi.n	8005d0a <HAL_FLASH_Program+0xf2>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005cca:	68e3      	ldr	r3, [r4, #12]
 8005ccc:	07db      	lsls	r3, r3, #31
 8005cce:	d4f7      	bmi.n	8005cc0 <HAL_FLASH_Program+0xa8>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005cd0:	68e3      	ldr	r3, [r4, #12]
 8005cd2:	0698      	lsls	r0, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005cd4:	bf44      	itt	mi
 8005cd6:	2320      	movmi	r3, #32
 8005cd8:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005cda:	68e3      	ldr	r3, [r4, #12]
 8005cdc:	06d9      	lsls	r1, r3, #27
 8005cde:	d41a      	bmi.n	8005d16 <HAL_FLASH_Program+0xfe>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005ce0:	68e0      	ldr	r0, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005ce2:	f010 0004 	ands.w	r0, r0, #4
 8005ce6:	d116      	bne.n	8005d16 <HAL_FLASH_Program+0xfe>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005ce8:	6923      	ldr	r3, [r4, #16]
 8005cea:	f023 0301 	bic.w	r3, r3, #1
    for (index = 0U; index < nbiterations; index++)
 8005cee:	3701      	adds	r7, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005cf0:	6123      	str	r3, [r4, #16]
    for (index = 0U; index < nbiterations; index++)
 8005cf2:	9b01      	ldr	r3, [sp, #4]
 8005cf4:	b2fa      	uxtb	r2, r7
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	f108 0802 	add.w	r8, r8, #2
 8005cfc:	d8c5      	bhi.n	8005c8a <HAL_FLASH_Program+0x72>
  __HAL_UNLOCK(&pFlash);
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8005d04:	b003      	add	sp, #12
 8005d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005d0a:	6923      	ldr	r3, [r4, #16]
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	2003      	movs	r0, #3
 8005d12:	6123      	str	r3, [r4, #16]
      if (status != HAL_OK)
 8005d14:	e7f3      	b.n	8005cfe <HAL_FLASH_Program+0xe6>
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005d16:	4b24      	ldr	r3, [pc, #144]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f013 0310 	ands.w	r3, r3, #16
 8005d1e:	d01a      	beq.n	8005d56 <HAL_FLASH_Program+0x13e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005d20:	f8da 301c 	ldr.w	r3, [sl, #28]
 8005d24:	f043 0302 	orr.w	r3, r3, #2
 8005d28:	f8ca 301c 	str.w	r3, [sl, #28]
 8005d2c:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8005d2e:	2310      	movs	r3, #16
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005d30:	4a1d      	ldr	r2, [pc, #116]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005d32:	68d2      	ldr	r2, [r2, #12]
 8005d34:	0752      	lsls	r2, r2, #29
 8005d36:	d506      	bpl.n	8005d46 <HAL_FLASH_Program+0x12e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005d38:	f8da 201c 	ldr.w	r2, [sl, #28]
 8005d3c:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8005d40:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005d42:	f8ca 201c 	str.w	r2, [sl, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005d46:	4a18      	ldr	r2, [pc, #96]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005d48:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005d4a:	6913      	ldr	r3, [r2, #16]
 8005d4c:	f023 0301 	bic.w	r3, r3, #1
    return HAL_ERROR;
 8005d50:	2001      	movs	r0, #1
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005d52:	6113      	str	r3, [r2, #16]
      if (status != HAL_OK)
 8005d54:	e7d3      	b.n	8005cfe <HAL_FLASH_Program+0xe6>
 8005d56:	2104      	movs	r1, #4
 8005d58:	e7ea      	b.n	8005d30 <HAL_FLASH_Program+0x118>
 8005d5a:	2003      	movs	r0, #3
 8005d5c:	e7cf      	b.n	8005cfe <HAL_FLASH_Program+0xe6>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005d5e:	4b12      	ldr	r3, [pc, #72]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	f013 0310 	ands.w	r3, r3, #16
 8005d66:	d113      	bne.n	8005d90 <HAL_FLASH_Program+0x178>
 8005d68:	2104      	movs	r1, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005d6a:	4a0f      	ldr	r2, [pc, #60]	; (8005da8 <HAL_FLASH_Program+0x190>)
 8005d6c:	68d2      	ldr	r2, [r2, #12]
 8005d6e:	0752      	lsls	r2, r2, #29
 8005d70:	d506      	bpl.n	8005d80 <HAL_FLASH_Program+0x168>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005d72:	f8da 201c 	ldr.w	r2, [sl, #28]
 8005d76:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8005d7a:	460b      	mov	r3, r1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005d7c:	f8ca 201c 	str.w	r2, [sl, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005d80:	4a09      	ldr	r2, [pc, #36]	; (8005da8 <HAL_FLASH_Program+0x190>)
    return HAL_ERROR;
 8005d82:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005d84:	60d3      	str	r3, [r2, #12]
  if(status == HAL_OK)
 8005d86:	e7ba      	b.n	8005cfe <HAL_FLASH_Program+0xe6>
  __HAL_LOCK(&pFlash);
 8005d88:	2002      	movs	r0, #2
}
 8005d8a:	b003      	add	sp, #12
 8005d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005d90:	f8da 301c 	ldr.w	r3, [sl, #28]
 8005d94:	f043 0302 	orr.w	r3, r3, #2
 8005d98:	f8ca 301c 	str.w	r3, [sl, #28]
 8005d9c:	2114      	movs	r1, #20
    flags |= FLASH_FLAG_WRPERR;
 8005d9e:	2310      	movs	r3, #16
 8005da0:	e7e3      	b.n	8005d6a <HAL_FLASH_Program+0x152>
      nbiterations = 1U;
 8005da2:	9601      	str	r6, [sp, #4]
 8005da4:	e76e      	b.n	8005c84 <HAL_FLASH_Program+0x6c>
 8005da6:	bf00      	nop
 8005da8:	40022000 	.word	0x40022000
 8005dac:	20001d20 	.word	0x20001d20

08005db0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005db0:	4b06      	ldr	r3, [pc, #24]	; (8005dcc <HAL_FLASH_Unlock+0x1c>)
 8005db2:	6918      	ldr	r0, [r3, #16]
 8005db4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005db8:	d006      	beq.n	8005dc8 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005dba:	4905      	ldr	r1, [pc, #20]	; (8005dd0 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005dbc:	4a05      	ldr	r2, [pc, #20]	; (8005dd4 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005dbe:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005dc0:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005dc2:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 8005dc4:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	40022000 	.word	0x40022000
 8005dd0:	45670123 	.word	0x45670123
 8005dd4:	cdef89ab 	.word	0xcdef89ab

08005dd8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005dd8:	4a03      	ldr	r2, [pc, #12]	; (8005de8 <HAL_FLASH_Lock+0x10>)
 8005dda:	6913      	ldr	r3, [r2, #16]
 8005ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
}
 8005de0:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005de2:	6113      	str	r3, [r2, #16]
}
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40022000 	.word	0x40022000

08005dec <FLASH_WaitForLastOperation>:
{
 8005dec:	b570      	push	{r4, r5, r6, lr}
 8005dee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005df0:	f7fe fa00 	bl	80041f4 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005df4:	4e1e      	ldr	r6, [pc, #120]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
  uint32_t tickstart = HAL_GetTick();
 8005df6:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005df8:	1c60      	adds	r0, r4, #1
 8005dfa:	d112      	bne.n	8005e22 <FLASH_WaitForLastOperation+0x36>
 8005dfc:	4a1c      	ldr	r2, [pc, #112]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
 8005dfe:	68d3      	ldr	r3, [r2, #12]
 8005e00:	07d9      	lsls	r1, r3, #31
 8005e02:	d4fc      	bmi.n	8005dfe <FLASH_WaitForLastOperation+0x12>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8005e04:	4b1a      	ldr	r3, [pc, #104]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	0690      	lsls	r0, r2, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005e0a:	bf44      	itt	mi
 8005e0c:	2220      	movmi	r2, #32
 8005e0e:	60da      	strmi	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005e10:	4b17      	ldr	r3, [pc, #92]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
 8005e12:	68da      	ldr	r2, [r3, #12]
 8005e14:	06d1      	lsls	r1, r2, #27
 8005e16:	d40f      	bmi.n	8005e38 <FLASH_WaitForLastOperation+0x4c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005e18:	68d8      	ldr	r0, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8005e1a:	f010 0004 	ands.w	r0, r0, #4
 8005e1e:	d10b      	bne.n	8005e38 <FLASH_WaitForLastOperation+0x4c>
}
 8005e20:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8005e22:	68f3      	ldr	r3, [r6, #12]
 8005e24:	07db      	lsls	r3, r3, #31
 8005e26:	d5ed      	bpl.n	8005e04 <FLASH_WaitForLastOperation+0x18>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8005e28:	b124      	cbz	r4, 8005e34 <FLASH_WaitForLastOperation+0x48>
 8005e2a:	f7fe f9e3 	bl	80041f4 <HAL_GetTick>
 8005e2e:	1b40      	subs	r0, r0, r5
 8005e30:	42a0      	cmp	r0, r4
 8005e32:	d9e1      	bls.n	8005df8 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 8005e34:	2003      	movs	r0, #3
}
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005e38:	4b0d      	ldr	r3, [pc, #52]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f013 0310 	ands.w	r3, r3, #16
 8005e40:	d014      	beq.n	8005e6c <FLASH_WaitForLastOperation+0x80>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005e42:	490c      	ldr	r1, [pc, #48]	; (8005e74 <FLASH_WaitForLastOperation+0x88>)
 8005e44:	69ca      	ldr	r2, [r1, #28]
 8005e46:	f042 0202 	orr.w	r2, r2, #2
 8005e4a:	2014      	movs	r0, #20
    flags |= FLASH_FLAG_WRPERR;
 8005e4c:	2310      	movs	r3, #16
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005e4e:	61ca      	str	r2, [r1, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005e50:	4a07      	ldr	r2, [pc, #28]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
 8005e52:	68d2      	ldr	r2, [r2, #12]
 8005e54:	0752      	lsls	r2, r2, #29
 8005e56:	d505      	bpl.n	8005e64 <FLASH_WaitForLastOperation+0x78>
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005e58:	4906      	ldr	r1, [pc, #24]	; (8005e74 <FLASH_WaitForLastOperation+0x88>)
 8005e5a:	69ca      	ldr	r2, [r1, #28]
 8005e5c:	f042 0201 	orr.w	r2, r2, #1
    flags |= FLASH_FLAG_PGERR;
 8005e60:	4603      	mov	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005e62:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005e64:	4a02      	ldr	r2, [pc, #8]	; (8005e70 <FLASH_WaitForLastOperation+0x84>)
    return HAL_ERROR;
 8005e66:	2001      	movs	r0, #1
  __HAL_FLASH_CLEAR_FLAG(flags);
 8005e68:	60d3      	str	r3, [r2, #12]
}
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	2004      	movs	r0, #4
 8005e6e:	e7ef      	b.n	8005e50 <FLASH_WaitForLastOperation+0x64>
 8005e70:	40022000 	.word	0x40022000
 8005e74:	20001d20 	.word	0x20001d20

08005e78 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t address = 0U;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005e7c:	4e2d      	ldr	r6, [pc, #180]	; (8005f34 <HAL_FLASHEx_Erase+0xbc>)
 8005e7e:	7e33      	ldrb	r3, [r6, #24]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d054      	beq.n	8005f2e <HAL_FLASHEx_Erase+0xb6>
 8005e84:	2301      	movs	r3, #1
 8005e86:	7633      	strb	r3, [r6, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005e88:	6803      	ldr	r3, [r0, #0]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	4681      	mov	r9, r0
 8005e8e:	d031      	beq.n	8005ef4 <HAL_FLASHEx_Erase+0x7c>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005e90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005e94:	4688      	mov	r8, r1
 8005e96:	f7ff ffa9 	bl	8005dec <FLASH_WaitForLastOperation>
 8005e9a:	4607      	mov	r7, r0
 8005e9c:	bb78      	cbnz	r0, 8005efe <HAL_FLASHEx_Erase+0x86>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8005e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea2:	f8c8 3000 	str.w	r3, [r8]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005ea6:	e9d9 5301 	ldrd	r5, r3, [r9, #4]
 8005eaa:	eb05 23c3 	add.w	r3, r5, r3, lsl #11
 8005eae:	429d      	cmp	r5, r3
 8005eb0:	d225      	bcs.n	8005efe <HAL_FLASHEx_Erase+0x86>
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005eb2:	4c21      	ldr	r4, [pc, #132]	; (8005f38 <HAL_FLASHEx_Erase+0xc0>)
 8005eb4:	e007      	b.n	8005ec6 <HAL_FLASHEx_Erase+0x4e>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005eb6:	e9d9 3201 	ldrd	r3, r2, [r9, #4]
            address += FLASH_PAGE_SIZE)
 8005eba:	f505 6500 	add.w	r5, r5, #2048	; 0x800
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8005ebe:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 8005ec2:	42ab      	cmp	r3, r5
 8005ec4:	d91c      	bls.n	8005f00 <HAL_FLASHEx_Erase+0x88>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005ec6:	61f7      	str	r7, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005ec8:	6923      	ldr	r3, [r4, #16]
 8005eca:	f043 0302 	orr.w	r3, r3, #2
 8005ece:	6123      	str	r3, [r4, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8005ed0:	6165      	str	r5, [r4, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005ed2:	6923      	ldr	r3, [r4, #16]
 8005ed4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ed8:	6123      	str	r3, [r4, #16]
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005eda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ede:	f7ff ff85 	bl	8005dec <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005ee2:	6923      	ldr	r3, [r4, #16]
 8005ee4:	f023 0302 	bic.w	r3, r3, #2
 8005ee8:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d0e3      	beq.n	8005eb6 <HAL_FLASHEx_Erase+0x3e>
            *PageError = address;
 8005eee:	f8c8 5000 	str.w	r5, [r8]
            break;
 8005ef2:	e005      	b.n	8005f00 <HAL_FLASHEx_Erase+0x88>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005ef4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ef8:	f7ff ff78 	bl	8005dec <FLASH_WaitForLastOperation>
 8005efc:	b120      	cbz	r0, 8005f08 <HAL_FLASHEx_Erase+0x90>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005efe:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8005f00:	2300      	movs	r3, #0
 8005f02:	7633      	strb	r3, [r6, #24]
}
 8005f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005f08:	4c0b      	ldr	r4, [pc, #44]	; (8005f38 <HAL_FLASHEx_Erase+0xc0>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005f0a:	61f0      	str	r0, [r6, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005f0c:	6923      	ldr	r3, [r4, #16]
 8005f0e:	f043 0304 	orr.w	r3, r3, #4
 8005f12:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f1a:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005f1c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005f20:	f7ff ff64 	bl	8005dec <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8005f24:	6923      	ldr	r3, [r4, #16]
 8005f26:	f023 0304 	bic.w	r3, r3, #4
 8005f2a:	6123      	str	r3, [r4, #16]
 8005f2c:	e7e8      	b.n	8005f00 <HAL_FLASHEx_Erase+0x88>
  __HAL_LOCK(&pFlash);
 8005f2e:	2002      	movs	r0, #2
}
 8005f30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f34:	20001d20 	.word	0x20001d20
 8005f38:	40022000 	.word	0x40022000

08005f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f40:	680c      	ldr	r4, [r1, #0]
{
 8005f42:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f44:	2c00      	cmp	r4, #0
 8005f46:	d077      	beq.n	8006038 <HAL_GPIO_Init+0xfc>
 8005f48:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f4c:	4e69      	ldr	r6, [pc, #420]	; (80060f4 <HAL_GPIO_Init+0x1b8>)
  uint32_t position = 0x00u;
 8005f4e:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f50:	f04f 0b01 	mov.w	fp, #1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005f54:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005f56:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8005f5a:	ea17 0a04 	ands.w	sl, r7, r4
 8005f5e:	d065      	beq.n	800602c <HAL_GPIO_Init+0xf0>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f60:	f8de 1004 	ldr.w	r1, [lr, #4]
 8005f64:	f001 0203 	and.w	r2, r1, #3
 8005f68:	1e55      	subs	r5, r2, #1
 8005f6a:	2d01      	cmp	r5, #1
 8005f6c:	d967      	bls.n	800603e <HAL_GPIO_Init+0x102>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f6e:	2a03      	cmp	r2, #3
 8005f70:	f040 80ab 	bne.w	80060ca <HAL_GPIO_Init+0x18e>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005f74:	fa02 f20c 	lsl.w	r2, r2, ip
 8005f78:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8005f7a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005f7c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f7e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f80:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005f84:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f86:	d051      	beq.n	800602c <HAL_GPIO_Init+0xf0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f88:	4d5b      	ldr	r5, [pc, #364]	; (80060f8 <HAL_GPIO_Init+0x1bc>)
 8005f8a:	69aa      	ldr	r2, [r5, #24]
 8005f8c:	f042 0201 	orr.w	r2, r2, #1
 8005f90:	61aa      	str	r2, [r5, #24]
 8005f92:	69aa      	ldr	r2, [r5, #24]
 8005f94:	f002 0201 	and.w	r2, r2, #1
 8005f98:	9203      	str	r2, [sp, #12]
 8005f9a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005f9c:	f023 0203 	bic.w	r2, r3, #3
 8005fa0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005fa4:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005fa8:	f003 0503 	and.w	r5, r3, #3
 8005fac:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp = SYSCFG->EXTICR[position >> 2u];
 8005fb0:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005fb2:	250f      	movs	r5, #15
 8005fb4:	fa05 f809 	lsl.w	r8, r5, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005fb8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005fbc:	ea27 0708 	bic.w	r7, r7, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005fc0:	d015      	beq.n	8005fee <HAL_GPIO_Init+0xb2>
 8005fc2:	4d4e      	ldr	r5, [pc, #312]	; (80060fc <HAL_GPIO_Init+0x1c0>)
 8005fc4:	42a8      	cmp	r0, r5
 8005fc6:	f000 808b 	beq.w	80060e0 <HAL_GPIO_Init+0x1a4>
 8005fca:	4d4d      	ldr	r5, [pc, #308]	; (8006100 <HAL_GPIO_Init+0x1c4>)
 8005fcc:	42a8      	cmp	r0, r5
 8005fce:	f000 808b 	beq.w	80060e8 <HAL_GPIO_Init+0x1ac>
 8005fd2:	4d4c      	ldr	r5, [pc, #304]	; (8006104 <HAL_GPIO_Init+0x1c8>)
 8005fd4:	42a8      	cmp	r0, r5
 8005fd6:	d07d      	beq.n	80060d4 <HAL_GPIO_Init+0x198>
 8005fd8:	4d4b      	ldr	r5, [pc, #300]	; (8006108 <HAL_GPIO_Init+0x1cc>)
 8005fda:	42a8      	cmp	r0, r5
 8005fdc:	bf13      	iteet	ne
 8005fde:	2505      	movne	r5, #5
 8005fe0:	f04f 0804 	moveq.w	r8, #4
 8005fe4:	fa08 f509 	lsleq.w	r5, r8, r9
 8005fe8:	fa05 f509 	lslne.w	r5, r5, r9
 8005fec:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005fee:	6097      	str	r7, [r2, #8]
        temp = EXTI->RTSR;
 8005ff0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8005ff2:	ea6f 050a 	mvn.w	r5, sl
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ff6:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8005ff8:	bf54      	ite	pl
 8005ffa:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8005ffc:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR = temp;
 8006000:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8006002:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006004:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8006006:	bf54      	ite	pl
 8006008:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 800600a:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR = temp;
 800600e:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8006010:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006012:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8006014:	bf54      	ite	pl
 8006016:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006018:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR = temp;
 800601c:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800601e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006020:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8006022:	bf54      	ite	pl
 8006024:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006026:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR = temp;
 800602a:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 800602c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800602e:	fa34 f203 	lsrs.w	r2, r4, r3
 8006032:	f10c 0c02 	add.w	ip, ip, #2
 8006036:	d18e      	bne.n	8005f56 <HAL_GPIO_Init+0x1a>
  }
}
 8006038:	b005      	add	sp, #20
 800603a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 800603e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006042:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8006046:	f04f 0803 	mov.w	r8, #3
 800604a:	fa08 f80c 	lsl.w	r8, r8, ip
 800604e:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006052:	fa05 f50c 	lsl.w	r5, r5, ip
 8006056:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 800605a:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800605c:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8006060:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006064:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006068:	f3c1 1700 	ubfx	r7, r1, #4, #1
 800606c:	409f      	lsls	r7, r3
 800606e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8006072:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8006074:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006076:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800607a:	f8de 7008 	ldr.w	r7, [lr, #8]
 800607e:	fa07 f70c 	lsl.w	r7, r7, ip
 8006082:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006086:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8006088:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800608a:	fa02 f20c 	lsl.w	r2, r2, ip
 800608e:	f47f af74 	bne.w	8005f7a <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3u];
 8006092:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8006096:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800609a:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800609e:	f8d9 7020 	ldr.w	r7, [r9, #32]
 80060a2:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060a4:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80060a8:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060ac:	fa07 f708 	lsl.w	r7, r7, r8
 80060b0:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80060b2:	270f      	movs	r7, #15
 80060b4:	fa07 f808 	lsl.w	r8, r7, r8
 80060b8:	9f00      	ldr	r7, [sp, #0]
 80060ba:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80060be:	9f01      	ldr	r7, [sp, #4]
 80060c0:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3u] = temp;
 80060c4:	f8c9 7020 	str.w	r7, [r9, #32]
 80060c8:	e757      	b.n	8005f7a <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80060ca:	2503      	movs	r5, #3
 80060cc:	fa05 f50c 	lsl.w	r5, r5, ip
 80060d0:	43ed      	mvns	r5, r5
 80060d2:	e7cf      	b.n	8006074 <HAL_GPIO_Init+0x138>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80060d4:	f04f 0803 	mov.w	r8, #3
 80060d8:	fa08 f509 	lsl.w	r5, r8, r9
 80060dc:	432f      	orrs	r7, r5
 80060de:	e786      	b.n	8005fee <HAL_GPIO_Init+0xb2>
 80060e0:	fa0b f509 	lsl.w	r5, fp, r9
 80060e4:	432f      	orrs	r7, r5
 80060e6:	e782      	b.n	8005fee <HAL_GPIO_Init+0xb2>
 80060e8:	f04f 0802 	mov.w	r8, #2
 80060ec:	fa08 f509 	lsl.w	r5, r8, r9
 80060f0:	432f      	orrs	r7, r5
 80060f2:	e77c      	b.n	8005fee <HAL_GPIO_Init+0xb2>
 80060f4:	40010400 	.word	0x40010400
 80060f8:	40021000 	.word	0x40021000
 80060fc:	48000400 	.word	0x48000400
 8006100:	48000800 	.word	0x48000800
 8006104:	48000c00 	.word	0x48000c00
 8006108:	48001000 	.word	0x48001000

0800610c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800610c:	6903      	ldr	r3, [r0, #16]
 800610e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006110:	bf14      	ite	ne
 8006112:	2001      	movne	r0, #1
 8006114:	2000      	moveq	r0, #0
 8006116:	4770      	bx	lr

08006118 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006118:	b10a      	cbz	r2, 800611e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800611a:	6181      	str	r1, [r0, #24]
 800611c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800611e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop

08006124 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006124:	2800      	cmp	r0, #0
 8006126:	f000 8270 	beq.w	800660a <HAL_RCC_OscConfig+0x4e6>
{
 800612a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800612e:	6803      	ldr	r3, [r0, #0]
 8006130:	07d9      	lsls	r1, r3, #31
{
 8006132:	b083      	sub	sp, #12
 8006134:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006136:	d54d      	bpl.n	80061d4 <HAL_RCC_OscConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006138:	49ae      	ldr	r1, [pc, #696]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 800613a:	684a      	ldr	r2, [r1, #4]
 800613c:	f002 020c 	and.w	r2, r2, #12
 8006140:	2a04      	cmp	r2, #4
 8006142:	f000 8161 	beq.w	8006408 <HAL_RCC_OscConfig+0x2e4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006146:	684a      	ldr	r2, [r1, #4]
 8006148:	f002 020c 	and.w	r2, r2, #12
 800614c:	2a08      	cmp	r2, #8
 800614e:	f000 8157 	beq.w	8006400 <HAL_RCC_OscConfig+0x2dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006152:	6863      	ldr	r3, [r4, #4]
 8006154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006158:	d017      	beq.n	800618a <HAL_RCC_OscConfig+0x66>
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 818e 	beq.w	800647c <HAL_RCC_OscConfig+0x358>
 8006160:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006164:	f000 823c 	beq.w	80065e0 <HAL_RCC_OscConfig+0x4bc>
 8006168:	4ba2      	ldr	r3, [pc, #648]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006170:	601a      	str	r2, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006178:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800617a:	4a9e      	ldr	r2, [pc, #632]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 800617c:	68a1      	ldr	r1, [r4, #8]
 800617e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8006180:	f023 030f 	bic.w	r3, r3, #15
 8006184:	430b      	orrs	r3, r1
 8006186:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006188:	e00a      	b.n	80061a0 <HAL_RCC_OscConfig+0x7c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800618a:	4a9a      	ldr	r2, [pc, #616]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 800618c:	6813      	ldr	r3, [r2, #0]
 800618e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006192:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006194:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8006196:	68a1      	ldr	r1, [r4, #8]
 8006198:	f023 030f 	bic.w	r3, r3, #15
 800619c:	430b      	orrs	r3, r1
 800619e:	62d3      	str	r3, [r2, #44]	; 0x2c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a0:	f7fe f828 	bl	80041f4 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061a4:	4f93      	ldr	r7, [pc, #588]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
        tickstart = HAL_GetTick();
 80061a6:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a8:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ac:	2601      	movs	r6, #1
 80061ae:	e005      	b.n	80061bc <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80061b0:	f7fe f820 	bl	80041f4 <HAL_GetTick>
 80061b4:	1b40      	subs	r0, r0, r5
 80061b6:	2864      	cmp	r0, #100	; 0x64
 80061b8:	f200 815c 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 80061bc:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	fa98 f3a8 	rbit	r3, r8
 80061c6:	fab3 f383 	clz	r3, r3
 80061ca:	fa06 f303 	lsl.w	r3, r6, r3
 80061ce:	4213      	tst	r3, r2
 80061d0:	d0ee      	beq.n	80061b0 <HAL_RCC_OscConfig+0x8c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061d2:	6823      	ldr	r3, [r4, #0]
 80061d4:	079f      	lsls	r7, r3, #30
 80061d6:	d53f      	bpl.n	8006258 <HAL_RCC_OscConfig+0x134>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80061d8:	4a86      	ldr	r2, [pc, #536]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 80061da:	6851      	ldr	r1, [r2, #4]
 80061dc:	f011 0f0c 	tst.w	r1, #12
 80061e0:	f000 80c2 	beq.w	8006368 <HAL_RCC_OscConfig+0x244>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80061e4:	6851      	ldr	r1, [r2, #4]
 80061e6:	f001 010c 	and.w	r1, r1, #12
 80061ea:	2908      	cmp	r1, #8
 80061ec:	f000 80b8 	beq.w	8006360 <HAL_RCC_OscConfig+0x23c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061f0:	6922      	ldr	r2, [r4, #16]
 80061f2:	2a00      	cmp	r2, #0
 80061f4:	f000 8197 	beq.w	8006526 <HAL_RCC_OscConfig+0x402>
 80061f8:	2501      	movs	r5, #1
 80061fa:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061fe:	fab3 f383 	clz	r3, r3
 8006202:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006206:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800620a:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800620c:	4f79      	ldr	r7, [pc, #484]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
        __HAL_RCC_HSI_ENABLE();
 800620e:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 8006210:	f7fd fff0 	bl	80041f4 <HAL_GetTick>
 8006214:	f04f 0802 	mov.w	r8, #2
 8006218:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800621a:	e005      	b.n	8006228 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800621c:	f7fd ffea 	bl	80041f4 <HAL_GetTick>
 8006220:	1b80      	subs	r0, r0, r6
 8006222:	2802      	cmp	r0, #2
 8006224:	f200 8126 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 8006228:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800622c:	683a      	ldr	r2, [r7, #0]
 800622e:	fa98 f3a8 	rbit	r3, r8
 8006232:	fab3 f383 	clz	r3, r3
 8006236:	fa05 f303 	lsl.w	r3, r5, r3
 800623a:	4213      	tst	r3, r2
 800623c:	d0ee      	beq.n	800621c <HAL_RCC_OscConfig+0xf8>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800623e:	6839      	ldr	r1, [r7, #0]
 8006240:	22f8      	movs	r2, #248	; 0xf8
 8006242:	fa92 f2a2 	rbit	r2, r2
 8006246:	6963      	ldr	r3, [r4, #20]
 8006248:	fab2 f282 	clz	r2, r2
 800624c:	4093      	lsls	r3, r2
 800624e:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8006252:	4313      	orrs	r3, r2
 8006254:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006256:	6823      	ldr	r3, [r4, #0]
 8006258:	071d      	lsls	r5, r3, #28
 800625a:	d420      	bmi.n	800629e <HAL_RCC_OscConfig+0x17a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800625c:	0758      	lsls	r0, r3, #29
 800625e:	d54a      	bpl.n	80062f6 <HAL_RCC_OscConfig+0x1d2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006260:	4b64      	ldr	r3, [pc, #400]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 8006262:	69da      	ldr	r2, [r3, #28]
 8006264:	00d1      	lsls	r1, r2, #3
 8006266:	f140 80ba 	bpl.w	80063de <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 800626a:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800626c:	4e62      	ldr	r6, [pc, #392]	; (80063f8 <HAL_RCC_OscConfig+0x2d4>)
 800626e:	6833      	ldr	r3, [r6, #0]
 8006270:	05da      	lsls	r2, r3, #23
 8006272:	f140 80ef 	bpl.w	8006454 <HAL_RCC_OscConfig+0x330>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006276:	68e3      	ldr	r3, [r4, #12]
 8006278:	2b01      	cmp	r3, #1
 800627a:	f000 8178 	beq.w	800656e <HAL_RCC_OscConfig+0x44a>
 800627e:	2b00      	cmp	r3, #0
 8006280:	f000 8123 	beq.w	80064ca <HAL_RCC_OscConfig+0x3a6>
 8006284:	2b05      	cmp	r3, #5
 8006286:	4b5b      	ldr	r3, [pc, #364]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 8006288:	6a1a      	ldr	r2, [r3, #32]
 800628a:	f000 81b6 	beq.w	80065fa <HAL_RCC_OscConfig+0x4d6>
 800628e:	f022 0201 	bic.w	r2, r2, #1
 8006292:	621a      	str	r2, [r3, #32]
 8006294:	6a1a      	ldr	r2, [r3, #32]
 8006296:	f022 0204 	bic.w	r2, r2, #4
 800629a:	621a      	str	r2, [r3, #32]
 800629c:	e16c      	b.n	8006578 <HAL_RCC_OscConfig+0x454>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800629e:	69a2      	ldr	r2, [r4, #24]
 80062a0:	2a00      	cmp	r2, #0
 80062a2:	d076      	beq.n	8006392 <HAL_RCC_OscConfig+0x26e>
 80062a4:	2601      	movs	r6, #1
 80062a6:	fa96 f2a6 	rbit	r2, r6
      __HAL_RCC_LSI_ENABLE();
 80062aa:	4b54      	ldr	r3, [pc, #336]	; (80063fc <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062ac:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80063f4 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_LSI_ENABLE();
 80062b0:	fab2 f282 	clz	r2, r2
 80062b4:	4413      	add	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	2502      	movs	r5, #2
 80062ba:	601e      	str	r6, [r3, #0]
      tickstart = HAL_GetTick();
 80062bc:	f7fd ff9a 	bl	80041f4 <HAL_GetTick>
 80062c0:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062c2:	e005      	b.n	80062d0 <HAL_RCC_OscConfig+0x1ac>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80062c4:	f7fd ff96 	bl	80041f4 <HAL_GetTick>
 80062c8:	1bc0      	subs	r0, r0, r7
 80062ca:	2802      	cmp	r0, #2
 80062cc:	f200 80d2 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 80062d0:	fa95 f3a5 	rbit	r3, r5
 80062d4:	fa95 f3a5 	rbit	r3, r5
 80062d8:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062dc:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80062e0:	fa95 f3a5 	rbit	r3, r5
 80062e4:	fab3 f383 	clz	r3, r3
 80062e8:	fa06 f303 	lsl.w	r3, r6, r3
 80062ec:	4213      	tst	r3, r2
 80062ee:	d0e9      	beq.n	80062c4 <HAL_RCC_OscConfig+0x1a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	0758      	lsls	r0, r3, #29
 80062f4:	d4b4      	bmi.n	8006260 <HAL_RCC_OscConfig+0x13c>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062f6:	69e0      	ldr	r0, [r4, #28]
 80062f8:	b370      	cbz	r0, 8006358 <HAL_RCC_OscConfig+0x234>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062fa:	4d3e      	ldr	r5, [pc, #248]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 80062fc:	686b      	ldr	r3, [r5, #4]
 80062fe:	f003 030c 	and.w	r3, r3, #12
 8006302:	2b08      	cmp	r3, #8
 8006304:	f000 815b 	beq.w	80065be <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006308:	2802      	cmp	r0, #2
 800630a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800630e:	f000 817e 	beq.w	800660e <HAL_RCC_OscConfig+0x4ea>
 8006312:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006316:	fab3 f383 	clz	r3, r3
 800631a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800631e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	2200      	movs	r2, #0
 8006326:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fd ff64 	bl	80041f4 <HAL_GetTick>
 800632c:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8006330:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006332:	2601      	movs	r6, #1
 8006334:	e005      	b.n	8006342 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006336:	f7fd ff5d 	bl	80041f4 <HAL_GetTick>
 800633a:	1b00      	subs	r0, r0, r4
 800633c:	2802      	cmp	r0, #2
 800633e:	f200 8099 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 8006342:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006346:	682a      	ldr	r2, [r5, #0]
 8006348:	fa97 f3a7 	rbit	r3, r7
 800634c:	fab3 f383 	clz	r3, r3
 8006350:	fa06 f303 	lsl.w	r3, r6, r3
 8006354:	4213      	tst	r3, r2
 8006356:	d1ee      	bne.n	8006336 <HAL_RCC_OscConfig+0x212>
        }
      }
    }
  }

  return HAL_OK;
 8006358:	2000      	movs	r0, #0
}
 800635a:	b003      	add	sp, #12
 800635c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006360:	6852      	ldr	r2, [r2, #4]
 8006362:	03d6      	lsls	r6, r2, #15
 8006364:	f53f af44 	bmi.w	80061f0 <HAL_RCC_OscConfig+0xcc>
 8006368:	2202      	movs	r2, #2
 800636a:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800636e:	4921      	ldr	r1, [pc, #132]	; (80063f4 <HAL_RCC_OscConfig+0x2d0>)
 8006370:	6808      	ldr	r0, [r1, #0]
 8006372:	fa92 f2a2 	rbit	r2, r2
 8006376:	2101      	movs	r1, #1
 8006378:	fab2 f282 	clz	r2, r2
 800637c:	fa01 f202 	lsl.w	r2, r1, r2
 8006380:	4202      	tst	r2, r0
 8006382:	d056      	beq.n	8006432 <HAL_RCC_OscConfig+0x30e>
 8006384:	6922      	ldr	r2, [r4, #16]
 8006386:	428a      	cmp	r2, r1
 8006388:	d053      	beq.n	8006432 <HAL_RCC_OscConfig+0x30e>
        return HAL_ERROR;
 800638a:	2001      	movs	r0, #1
}
 800638c:	b003      	add	sp, #12
 800638e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006392:	2701      	movs	r7, #1
 8006394:	fa97 f1a7 	rbit	r1, r7
      __HAL_RCC_LSI_DISABLE();
 8006398:	4b18      	ldr	r3, [pc, #96]	; (80063fc <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800639a:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80063f4 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_LSI_DISABLE();
 800639e:	fab1 f181 	clz	r1, r1
 80063a2:	440b      	add	r3, r1
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	2502      	movs	r5, #2
 80063a8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80063aa:	f7fd ff23 	bl	80041f4 <HAL_GetTick>
 80063ae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063b0:	e004      	b.n	80063bc <HAL_RCC_OscConfig+0x298>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063b2:	f7fd ff1f 	bl	80041f4 <HAL_GetTick>
 80063b6:	1b80      	subs	r0, r0, r6
 80063b8:	2802      	cmp	r0, #2
 80063ba:	d85b      	bhi.n	8006474 <HAL_RCC_OscConfig+0x350>
 80063bc:	fa95 f3a5 	rbit	r3, r5
 80063c0:	fa95 f3a5 	rbit	r3, r5
 80063c4:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80063c8:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80063cc:	fa95 f3a5 	rbit	r3, r5
 80063d0:	fab3 f383 	clz	r3, r3
 80063d4:	fa07 f303 	lsl.w	r3, r7, r3
 80063d8:	4213      	tst	r3, r2
 80063da:	d1ea      	bne.n	80063b2 <HAL_RCC_OscConfig+0x28e>
 80063dc:	e788      	b.n	80062f0 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_PWR_CLK_ENABLE();
 80063de:	69da      	ldr	r2, [r3, #28]
 80063e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80063e4:	61da      	str	r2, [r3, #28]
 80063e6:	69db      	ldr	r3, [r3, #28]
 80063e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80063f0:	2501      	movs	r5, #1
 80063f2:	e73b      	b.n	800626c <HAL_RCC_OscConfig+0x148>
 80063f4:	40021000 	.word	0x40021000
 80063f8:	40007000 	.word	0x40007000
 80063fc:	10908120 	.word	0x10908120
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006400:	684a      	ldr	r2, [r1, #4]
 8006402:	03d2      	lsls	r2, r2, #15
 8006404:	f57f aea5 	bpl.w	8006152 <HAL_RCC_OscConfig+0x2e>
 8006408:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800640c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006410:	49a7      	ldr	r1, [pc, #668]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 8006412:	6808      	ldr	r0, [r1, #0]
 8006414:	fa92 f2a2 	rbit	r2, r2
 8006418:	2101      	movs	r1, #1
 800641a:	fab2 f282 	clz	r2, r2
 800641e:	fa01 f202 	lsl.w	r2, r1, r2
 8006422:	4202      	tst	r2, r0
 8006424:	f43f aed6 	beq.w	80061d4 <HAL_RCC_OscConfig+0xb0>
 8006428:	6862      	ldr	r2, [r4, #4]
 800642a:	2a00      	cmp	r2, #0
 800642c:	f47f aed2 	bne.w	80061d4 <HAL_RCC_OscConfig+0xb0>
 8006430:	e7ab      	b.n	800638a <HAL_RCC_OscConfig+0x266>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006432:	4d9f      	ldr	r5, [pc, #636]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 8006434:	21f8      	movs	r1, #248	; 0xf8
 8006436:	6828      	ldr	r0, [r5, #0]
 8006438:	fa91 f1a1 	rbit	r1, r1
 800643c:	6962      	ldr	r2, [r4, #20]
 800643e:	fab1 f181 	clz	r1, r1
 8006442:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8006446:	408a      	lsls	r2, r1
 8006448:	4302      	orrs	r2, r0
 800644a:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800644c:	071d      	lsls	r5, r3, #28
 800644e:	f57f af05 	bpl.w	800625c <HAL_RCC_OscConfig+0x138>
 8006452:	e724      	b.n	800629e <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006454:	6833      	ldr	r3, [r6, #0]
 8006456:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800645a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800645c:	f7fd feca 	bl	80041f4 <HAL_GetTick>
 8006460:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006462:	6833      	ldr	r3, [r6, #0]
 8006464:	05db      	lsls	r3, r3, #23
 8006466:	f53f af06 	bmi.w	8006276 <HAL_RCC_OscConfig+0x152>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800646a:	f7fd fec3 	bl	80041f4 <HAL_GetTick>
 800646e:	1bc0      	subs	r0, r0, r7
 8006470:	2864      	cmp	r0, #100	; 0x64
 8006472:	d9f6      	bls.n	8006462 <HAL_RCC_OscConfig+0x33e>
            return HAL_TIMEOUT;
 8006474:	2003      	movs	r0, #3
}
 8006476:	b003      	add	sp, #12
 8006478:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800647c:	4d8c      	ldr	r5, [pc, #560]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 800647e:	682b      	ldr	r3, [r5, #0]
 8006480:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006484:	602b      	str	r3, [r5, #0]
 8006486:	682b      	ldr	r3, [r5, #0]
 8006488:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800648c:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800648e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006490:	68a2      	ldr	r2, [r4, #8]
 8006492:	f023 030f 	bic.w	r3, r3, #15
 8006496:	4313      	orrs	r3, r2
 8006498:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 800649a:	f7fd feab 	bl	80041f4 <HAL_GetTick>
 800649e:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80064a2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064a4:	2701      	movs	r7, #1
 80064a6:	e004      	b.n	80064b2 <HAL_RCC_OscConfig+0x38e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064a8:	f7fd fea4 	bl	80041f4 <HAL_GetTick>
 80064ac:	1b80      	subs	r0, r0, r6
 80064ae:	2864      	cmp	r0, #100	; 0x64
 80064b0:	d8e0      	bhi.n	8006474 <HAL_RCC_OscConfig+0x350>
 80064b2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064b6:	682a      	ldr	r2, [r5, #0]
 80064b8:	fa98 f3a8 	rbit	r3, r8
 80064bc:	fab3 f383 	clz	r3, r3
 80064c0:	fa07 f303 	lsl.w	r3, r7, r3
 80064c4:	4213      	tst	r3, r2
 80064c6:	d1ef      	bne.n	80064a8 <HAL_RCC_OscConfig+0x384>
 80064c8:	e683      	b.n	80061d2 <HAL_RCC_OscConfig+0xae>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064ca:	4e79      	ldr	r6, [pc, #484]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 80064cc:	6a33      	ldr	r3, [r6, #32]
 80064ce:	f023 0301 	bic.w	r3, r3, #1
 80064d2:	6233      	str	r3, [r6, #32]
 80064d4:	6a33      	ldr	r3, [r6, #32]
 80064d6:	f023 0304 	bic.w	r3, r3, #4
 80064da:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80064dc:	f7fd fe8a 	bl	80041f4 <HAL_GetTick>
 80064e0:	f04f 0902 	mov.w	r9, #2
 80064e4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064e6:	f04f 0801 	mov.w	r8, #1
 80064ea:	e006      	b.n	80064fa <HAL_RCC_OscConfig+0x3d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064ec:	f7fd fe82 	bl	80041f4 <HAL_GetTick>
 80064f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80064f4:	1bc0      	subs	r0, r0, r7
 80064f6:	4298      	cmp	r0, r3
 80064f8:	d8bc      	bhi.n	8006474 <HAL_RCC_OscConfig+0x350>
 80064fa:	fa99 f3a9 	rbit	r3, r9
 80064fe:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006502:	6a32      	ldr	r2, [r6, #32]
 8006504:	fa99 f3a9 	rbit	r3, r9
 8006508:	fab3 f383 	clz	r3, r3
 800650c:	fa08 f303 	lsl.w	r3, r8, r3
 8006510:	4213      	tst	r3, r2
 8006512:	d1eb      	bne.n	80064ec <HAL_RCC_OscConfig+0x3c8>
    if(pwrclkchanged == SET)
 8006514:	2d00      	cmp	r5, #0
 8006516:	f43f aeee 	beq.w	80062f6 <HAL_RCC_OscConfig+0x1d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 800651a:	4a65      	ldr	r2, [pc, #404]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 800651c:	69d3      	ldr	r3, [r2, #28]
 800651e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006522:	61d3      	str	r3, [r2, #28]
 8006524:	e6e7      	b.n	80062f6 <HAL_RCC_OscConfig+0x1d2>
 8006526:	2601      	movs	r6, #1
 8006528:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 800652c:	fab3 f383 	clz	r3, r3
 8006530:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006534:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006538:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800653a:	4f5d      	ldr	r7, [pc, #372]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
        __HAL_RCC_HSI_DISABLE();
 800653c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800653e:	f7fd fe59 	bl	80041f4 <HAL_GetTick>
 8006542:	f04f 0802 	mov.w	r8, #2
 8006546:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006548:	e004      	b.n	8006554 <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800654a:	f7fd fe53 	bl	80041f4 <HAL_GetTick>
 800654e:	1b40      	subs	r0, r0, r5
 8006550:	2802      	cmp	r0, #2
 8006552:	d88f      	bhi.n	8006474 <HAL_RCC_OscConfig+0x350>
 8006554:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	fa98 f3a8 	rbit	r3, r8
 800655e:	fab3 f383 	clz	r3, r3
 8006562:	fa06 f303 	lsl.w	r3, r6, r3
 8006566:	4213      	tst	r3, r2
 8006568:	d1ef      	bne.n	800654a <HAL_RCC_OscConfig+0x426>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	e674      	b.n	8006258 <HAL_RCC_OscConfig+0x134>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800656e:	4a50      	ldr	r2, [pc, #320]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
 8006570:	6a13      	ldr	r3, [r2, #32]
 8006572:	f043 0301 	orr.w	r3, r3, #1
 8006576:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8006578:	f7fd fe3c 	bl	80041f4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800657c:	f8df 8130 	ldr.w	r8, [pc, #304]	; 80066b0 <HAL_RCC_OscConfig+0x58c>
      tickstart = HAL_GetTick();
 8006580:	4606      	mov	r6, r0
 8006582:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006586:	2701      	movs	r7, #1
 8006588:	e007      	b.n	800659a <HAL_RCC_OscConfig+0x476>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800658a:	f7fd fe33 	bl	80041f4 <HAL_GetTick>
 800658e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006592:	1b80      	subs	r0, r0, r6
 8006594:	4298      	cmp	r0, r3
 8006596:	f63f af6d 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 800659a:	fa99 f3a9 	rbit	r3, r9
 800659e:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065a2:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80065a6:	fa99 f3a9 	rbit	r3, r9
 80065aa:	fab3 f383 	clz	r3, r3
 80065ae:	fa07 f303 	lsl.w	r3, r7, r3
 80065b2:	4213      	tst	r3, r2
 80065b4:	d0e9      	beq.n	800658a <HAL_RCC_OscConfig+0x466>
    if(pwrclkchanged == SET)
 80065b6:	2d00      	cmp	r5, #0
 80065b8:	f43f ae9d 	beq.w	80062f6 <HAL_RCC_OscConfig+0x1d2>
 80065bc:	e7ad      	b.n	800651a <HAL_RCC_OscConfig+0x3f6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065be:	2801      	cmp	r0, #1
 80065c0:	f43f aecb 	beq.w	800635a <HAL_RCC_OscConfig+0x236>
        pll_config = RCC->CFGR;
 80065c4:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80065c6:	6a22      	ldr	r2, [r4, #32]
 80065c8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80065cc:	4291      	cmp	r1, r2
 80065ce:	f47f aedc 	bne.w	800638a <HAL_RCC_OscConfig+0x266>
 80065d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80065d4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
    return HAL_ERROR;
 80065d8:	1a18      	subs	r0, r3, r0
 80065da:	bf18      	it	ne
 80065dc:	2001      	movne	r0, #1
 80065de:	e6bc      	b.n	800635a <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80065e4:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	e5bf      	b.n	800617a <HAL_RCC_OscConfig+0x56>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065fa:	f042 0204 	orr.w	r2, r2, #4
 80065fe:	621a      	str	r2, [r3, #32]
 8006600:	6a1a      	ldr	r2, [r3, #32]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	621a      	str	r2, [r3, #32]
 8006608:	e7b6      	b.n	8006578 <HAL_RCC_OscConfig+0x454>
    return HAL_ERROR;
 800660a:	2001      	movs	r0, #1
}
 800660c:	4770      	bx	lr
 800660e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8006612:	fab3 f383 	clz	r3, r3
 8006616:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800661a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	2200      	movs	r2, #0
 8006622:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006624:	f7fd fde6 	bl	80041f4 <HAL_GetTick>
 8006628:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 800662c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800662e:	2701      	movs	r7, #1
 8006630:	e005      	b.n	800663e <HAL_RCC_OscConfig+0x51a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006632:	f7fd fddf 	bl	80041f4 <HAL_GetTick>
 8006636:	1b80      	subs	r0, r0, r6
 8006638:	2802      	cmp	r0, #2
 800663a:	f63f af1b 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 800663e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006642:	682a      	ldr	r2, [r5, #0]
 8006644:	fa98 f3a8 	rbit	r3, r8
 8006648:	fab3 f383 	clz	r3, r3
 800664c:	fa07 f303 	lsl.w	r3, r7, r3
 8006650:	4213      	tst	r3, r2
 8006652:	d1ee      	bne.n	8006632 <HAL_RCC_OscConfig+0x50e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006654:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8006658:	686a      	ldr	r2, [r5, #4]
 800665a:	430b      	orrs	r3, r1
 800665c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8006660:	4313      	orrs	r3, r2
 8006662:	606b      	str	r3, [r5, #4]
 8006664:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006668:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800666c:	fab3 f383 	clz	r3, r3
 8006670:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006674:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006678:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800667a:	4d0d      	ldr	r5, [pc, #52]	; (80066b0 <HAL_RCC_OscConfig+0x58c>)
        __HAL_RCC_PLL_ENABLE();
 800667c:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 800667e:	f7fd fdb9 	bl	80041f4 <HAL_GetTick>
 8006682:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8006686:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006688:	2601      	movs	r6, #1
 800668a:	e005      	b.n	8006698 <HAL_RCC_OscConfig+0x574>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800668c:	f7fd fdb2 	bl	80041f4 <HAL_GetTick>
 8006690:	1b00      	subs	r0, r0, r4
 8006692:	2802      	cmp	r0, #2
 8006694:	f63f aeee 	bhi.w	8006474 <HAL_RCC_OscConfig+0x350>
 8006698:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800669c:	682a      	ldr	r2, [r5, #0]
 800669e:	fa97 f3a7 	rbit	r3, r7
 80066a2:	fab3 f383 	clz	r3, r3
 80066a6:	fa06 f303 	lsl.w	r3, r6, r3
 80066aa:	4213      	tst	r3, r2
 80066ac:	d0ee      	beq.n	800668c <HAL_RCC_OscConfig+0x568>
 80066ae:	e653      	b.n	8006358 <HAL_RCC_OscConfig+0x234>
 80066b0:	40021000 	.word	0x40021000

080066b4 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066b4:	2800      	cmp	r0, #0
 80066b6:	f000 80b2 	beq.w	800681e <HAL_RCC_ClockConfig+0x16a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066ba:	4a65      	ldr	r2, [pc, #404]	; (8006850 <HAL_RCC_ClockConfig+0x19c>)
 80066bc:	6813      	ldr	r3, [r2, #0]
 80066be:	f003 0307 	and.w	r3, r3, #7
 80066c2:	428b      	cmp	r3, r1
{
 80066c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c8:	460d      	mov	r5, r1
 80066ca:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066cc:	d20c      	bcs.n	80066e8 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ce:	6813      	ldr	r3, [r2, #0]
 80066d0:	f023 0307 	bic.w	r3, r3, #7
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066d8:	6813      	ldr	r3, [r2, #0]
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	428b      	cmp	r3, r1
 80066e0:	d002      	beq.n	80066e8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80066e2:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 80066e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	079f      	lsls	r7, r3, #30
 80066ec:	d506      	bpl.n	80066fc <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066ee:	4959      	ldr	r1, [pc, #356]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 80066f0:	68a0      	ldr	r0, [r4, #8]
 80066f2:	684a      	ldr	r2, [r1, #4]
 80066f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80066f8:	4302      	orrs	r2, r0
 80066fa:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066fc:	07de      	lsls	r6, r3, #31
 80066fe:	d52d      	bpl.n	800675c <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006700:	6862      	ldr	r2, [r4, #4]
 8006702:	2a01      	cmp	r2, #1
 8006704:	f000 808d 	beq.w	8006822 <HAL_RCC_ClockConfig+0x16e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006708:	2a02      	cmp	r2, #2
 800670a:	bf0c      	ite	eq
 800670c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8006710:	2302      	movne	r3, #2
 8006712:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006716:	494f      	ldr	r1, [pc, #316]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 8006718:	6808      	ldr	r0, [r1, #0]
 800671a:	fa93 f3a3 	rbit	r3, r3
 800671e:	2101      	movs	r1, #1
 8006720:	fab3 f383 	clz	r3, r3
 8006724:	fa01 f303 	lsl.w	r3, r1, r3
 8006728:	4203      	tst	r3, r0
 800672a:	d0da      	beq.n	80066e2 <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800672c:	4e49      	ldr	r6, [pc, #292]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 800672e:	6873      	ldr	r3, [r6, #4]
 8006730:	f023 0303 	bic.w	r3, r3, #3
 8006734:	4313      	orrs	r3, r2
 8006736:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8006738:	f7fd fd5c 	bl	80041f4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800673c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006740:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006742:	e004      	b.n	800674e <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006744:	f7fd fd56 	bl	80041f4 <HAL_GetTick>
 8006748:	1bc0      	subs	r0, r0, r7
 800674a:	4540      	cmp	r0, r8
 800674c:	d879      	bhi.n	8006842 <HAL_RCC_ClockConfig+0x18e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800674e:	6873      	ldr	r3, [r6, #4]
 8006750:	6862      	ldr	r2, [r4, #4]
 8006752:	f003 030c 	and.w	r3, r3, #12
 8006756:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800675a:	d1f3      	bne.n	8006744 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800675c:	4a3c      	ldr	r2, [pc, #240]	; (8006850 <HAL_RCC_ClockConfig+0x19c>)
 800675e:	6813      	ldr	r3, [r2, #0]
 8006760:	f003 0307 	and.w	r3, r3, #7
 8006764:	42ab      	cmp	r3, r5
 8006766:	d909      	bls.n	800677c <HAL_RCC_ClockConfig+0xc8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006768:	6813      	ldr	r3, [r2, #0]
 800676a:	f023 0307 	bic.w	r3, r3, #7
 800676e:	432b      	orrs	r3, r5
 8006770:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006772:	6813      	ldr	r3, [r2, #0]
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	42ab      	cmp	r3, r5
 800677a:	d1b2      	bne.n	80066e2 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	0758      	lsls	r0, r3, #29
 8006780:	d506      	bpl.n	8006790 <HAL_RCC_ClockConfig+0xdc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006782:	4934      	ldr	r1, [pc, #208]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 8006784:	68e0      	ldr	r0, [r4, #12]
 8006786:	684a      	ldr	r2, [r1, #4]
 8006788:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800678c:	4302      	orrs	r2, r0
 800678e:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006790:	0719      	lsls	r1, r3, #28
 8006792:	d507      	bpl.n	80067a4 <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006794:	4a2f      	ldr	r2, [pc, #188]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 8006796:	6921      	ldr	r1, [r4, #16]
 8006798:	6853      	ldr	r3, [r2, #4]
 800679a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800679e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80067a2:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80067a4:	492b      	ldr	r1, [pc, #172]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 80067a6:	684a      	ldr	r2, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80067a8:	f002 030c 	and.w	r3, r2, #12
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d017      	beq.n	80067e0 <HAL_RCC_ClockConfig+0x12c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80067b0:	4929      	ldr	r1, [pc, #164]	; (8006858 <HAL_RCC_ClockConfig+0x1a4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80067b2:	4b28      	ldr	r3, [pc, #160]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 80067b4:	22f0      	movs	r2, #240	; 0xf0
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	fa92 f2a2 	rbit	r2, r2
 80067bc:	fab2 f282 	clz	r2, r2
 80067c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067c4:	40d3      	lsrs	r3, r2
 80067c6:	4a25      	ldr	r2, [pc, #148]	; (800685c <HAL_RCC_ClockConfig+0x1a8>)
  HAL_InitTick (uwTickPrio);
 80067c8:	4825      	ldr	r0, [pc, #148]	; (8006860 <HAL_RCC_ClockConfig+0x1ac>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80067ca:	5cd3      	ldrb	r3, [r2, r3]
 80067cc:	4a25      	ldr	r2, [pc, #148]	; (8006864 <HAL_RCC_ClockConfig+0x1b0>)
  HAL_InitTick (uwTickPrio);
 80067ce:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80067d0:	fa21 f303 	lsr.w	r3, r1, r3
 80067d4:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80067d6:	f7fd fccb 	bl	8004170 <HAL_InitTick>
  return HAL_OK;
 80067da:	2000      	movs	r0, #0
}
 80067dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067e0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80067e4:	fa93 f3a3 	rbit	r3, r3
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80067e8:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 80067ec:	fab3 f383 	clz	r3, r3
 80067f0:	4c1d      	ldr	r4, [pc, #116]	; (8006868 <HAL_RCC_ClockConfig+0x1b4>)
 80067f2:	fa20 f303 	lsr.w	r3, r0, r3
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80067f6:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80067f8:	5ce3      	ldrb	r3, [r4, r3]
 80067fa:	210f      	movs	r1, #15
 80067fc:	fa91 f1a1 	rbit	r1, r1
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006800:	03d2      	lsls	r2, r2, #15
 8006802:	d520      	bpl.n	8006846 <HAL_RCC_ClockConfig+0x192>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006804:	fab1 f181 	clz	r1, r1
 8006808:	f000 000f 	and.w	r0, r0, #15
 800680c:	4c17      	ldr	r4, [pc, #92]	; (800686c <HAL_RCC_ClockConfig+0x1b8>)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800680e:	4a12      	ldr	r2, [pc, #72]	; (8006858 <HAL_RCC_ClockConfig+0x1a4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006810:	40c8      	lsrs	r0, r1
 8006812:	5c21      	ldrb	r1, [r4, r0]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006814:	fbb2 f2f1 	udiv	r2, r2, r1
 8006818:	fb03 f102 	mul.w	r1, r3, r2
 800681c:	e7c9      	b.n	80067b2 <HAL_RCC_ClockConfig+0xfe>
    return HAL_ERROR;
 800681e:	2001      	movs	r0, #1
}
 8006820:	4770      	bx	lr
 8006822:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006826:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800682a:	490a      	ldr	r1, [pc, #40]	; (8006854 <HAL_RCC_ClockConfig+0x1a0>)
 800682c:	6809      	ldr	r1, [r1, #0]
 800682e:	fa93 f3a3 	rbit	r3, r3
 8006832:	fab3 f383 	clz	r3, r3
 8006836:	fa02 f303 	lsl.w	r3, r2, r3
 800683a:	420b      	tst	r3, r1
 800683c:	f47f af76 	bne.w	800672c <HAL_RCC_ClockConfig+0x78>
 8006840:	e74f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8006842:	2003      	movs	r0, #3
 8006844:	e74e      	b.n	80066e4 <HAL_RCC_ClockConfig+0x30>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006846:	490a      	ldr	r1, [pc, #40]	; (8006870 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	fb03 f101 	mul.w	r1, r3, r1
 800684c:	e7b1      	b.n	80067b2 <HAL_RCC_ClockConfig+0xfe>
 800684e:	bf00      	nop
 8006850:	40022000 	.word	0x40022000
 8006854:	40021000 	.word	0x40021000
 8006858:	007a1200 	.word	0x007a1200
 800685c:	0800c708 	.word	0x0800c708
 8006860:	20000010 	.word	0x20000010
 8006864:	20000008 	.word	0x20000008
 8006868:	0800c720 	.word	0x0800c720
 800686c:	0800c730 	.word	0x0800c730
 8006870:	003d0900 	.word	0x003d0900

08006874 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8006874:	4917      	ldr	r1, [pc, #92]	; (80068d4 <HAL_RCC_GetSysClockFreq+0x60>)
 8006876:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006878:	f003 020c 	and.w	r2, r3, #12
 800687c:	2a08      	cmp	r2, #8
 800687e:	d001      	beq.n	8006884 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8006880:	4815      	ldr	r0, [pc, #84]	; (80068d8 <HAL_RCC_GetSysClockFreq+0x64>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8006882:	4770      	bx	lr
{
 8006884:	b410      	push	{r4}
 8006886:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800688a:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800688e:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8006892:	fab2 f282 	clz	r2, r2
 8006896:	4c11      	ldr	r4, [pc, #68]	; (80068dc <HAL_RCC_GetSysClockFreq+0x68>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006898:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800689a:	fa20 f202 	lsr.w	r2, r0, r2
 800689e:	5ca0      	ldrb	r0, [r4, r2]
 80068a0:	220f      	movs	r2, #15
 80068a2:	fa92 f2a2 	rbit	r2, r2
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80068a6:	03db      	lsls	r3, r3, #15
 80068a8:	d50e      	bpl.n	80068c8 <HAL_RCC_GetSysClockFreq+0x54>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80068aa:	fab2 f282 	clz	r2, r2
 80068ae:	f001 010f 	and.w	r1, r1, #15
 80068b2:	4c0b      	ldr	r4, [pc, #44]	; (80068e0 <HAL_RCC_GetSysClockFreq+0x6c>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068b4:	4b08      	ldr	r3, [pc, #32]	; (80068d8 <HAL_RCC_GetSysClockFreq+0x64>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80068b6:	40d1      	lsrs	r1, r2
 80068b8:	5c62      	ldrb	r2, [r4, r1]
}
 80068ba:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80068be:	fbb3 f3f2 	udiv	r3, r3, r2
 80068c2:	fb03 f000 	mul.w	r0, r3, r0
}
 80068c6:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80068c8:	4b06      	ldr	r3, [pc, #24]	; (80068e4 <HAL_RCC_GetSysClockFreq+0x70>)
}
 80068ca:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80068ce:	fb03 f000 	mul.w	r0, r3, r0
}
 80068d2:	4770      	bx	lr
 80068d4:	40021000 	.word	0x40021000
 80068d8:	007a1200 	.word	0x007a1200
 80068dc:	0800c720 	.word	0x0800c720
 80068e0:	0800c730 	.word	0x0800c730
 80068e4:	003d0900 	.word	0x003d0900

080068e8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80068e8:	4b08      	ldr	r3, [pc, #32]	; (800690c <HAL_RCC_GetPCLK1Freq+0x24>)
 80068ea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	fa92 f2a2 	rbit	r2, r2
 80068f4:	fab2 f282 	clz	r2, r2
 80068f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068fc:	4904      	ldr	r1, [pc, #16]	; (8006910 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 80068fe:	4805      	ldr	r0, [pc, #20]	; (8006914 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006900:	40d3      	lsrs	r3, r2
 8006902:	6800      	ldr	r0, [r0, #0]
 8006904:	5ccb      	ldrb	r3, [r1, r3]
}    
 8006906:	40d8      	lsrs	r0, r3
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	40021000 	.word	0x40021000
 8006910:	0800c718 	.word	0x0800c718
 8006914:	20000008 	.word	0x20000008

08006918 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006918:	4b08      	ldr	r3, [pc, #32]	; (800693c <HAL_RCC_GetPCLK2Freq+0x24>)
 800691a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	fa92 f2a2 	rbit	r2, r2
 8006924:	fab2 f282 	clz	r2, r2
 8006928:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800692c:	4904      	ldr	r1, [pc, #16]	; (8006940 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 800692e:	4805      	ldr	r0, [pc, #20]	; (8006944 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006930:	40d3      	lsrs	r3, r2
 8006932:	6800      	ldr	r0, [r0, #0]
 8006934:	5ccb      	ldrb	r3, [r1, r3]
} 
 8006936:	40d8      	lsrs	r0, r3
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40021000 	.word	0x40021000
 8006940:	0800c718 	.word	0x0800c718
 8006944:	20000008 	.word	0x20000008

08006948 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006948:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800694c:	6803      	ldr	r3, [r0, #0]
 800694e:	03dd      	lsls	r5, r3, #15
{
 8006950:	b083      	sub	sp, #12
 8006952:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006954:	d540      	bpl.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x90>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006956:	4b7f      	ldr	r3, [pc, #508]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006958:	69da      	ldr	r2, [r3, #28]
 800695a:	00d0      	lsls	r0, r2, #3
 800695c:	f140 80ba 	bpl.w	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006960:	4d7d      	ldr	r5, [pc, #500]	; (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8006962:	682b      	ldr	r3, [r5, #0]
 8006964:	05d9      	lsls	r1, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8006966:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800696a:	f140 80c3 	bpl.w	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800696e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8006972:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006976:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800697a:	d020      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x76>
 800697c:	6861      	ldr	r1, [r4, #4]
 800697e:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8006982:	429a      	cmp	r2, r3
 8006984:	d01c      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006986:	f8d8 1020 	ldr.w	r1, [r8, #32]
 800698a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800698e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8006992:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006996:	4f71      	ldr	r7, [pc, #452]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8006998:	fab2 f282 	clz	r2, r2
 800699c:	443a      	add	r2, r7
 800699e:	0092      	lsls	r2, r2, #2
 80069a0:	2501      	movs	r5, #1
 80069a2:	6015      	str	r5, [r2, #0]
 80069a4:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80069a8:	fab3 f383 	clz	r3, r3
 80069ac:	443b      	add	r3, r7
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	2200      	movs	r2, #0
 80069b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80069b4:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 80069b6:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80069ba:	f100 80af 	bmi.w	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80069be:	6861      	ldr	r1, [r4, #4]
 80069c0:	4a64      	ldr	r2, [pc, #400]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80069c2:	6a13      	ldr	r3, [r2, #32]
 80069c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069c8:	430b      	orrs	r3, r1
 80069ca:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80069cc:	b11e      	cbz	r6, 80069d6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ce:	69d3      	ldr	r3, [r2, #28]
 80069d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069d4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80069d6:	6823      	ldr	r3, [r4, #0]
 80069d8:	07df      	lsls	r7, r3, #31
 80069da:	d506      	bpl.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069dc:	495d      	ldr	r1, [pc, #372]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80069de:	68a0      	ldr	r0, [r4, #8]
 80069e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80069e2:	f022 0203 	bic.w	r2, r2, #3
 80069e6:	4302      	orrs	r2, r0
 80069e8:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80069ea:	079e      	lsls	r6, r3, #30
 80069ec:	d506      	bpl.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80069ee:	4959      	ldr	r1, [pc, #356]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80069f0:	68e0      	ldr	r0, [r4, #12]
 80069f2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80069f4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80069f8:	4302      	orrs	r2, r0
 80069fa:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069fc:	075d      	lsls	r5, r3, #29
 80069fe:	d506      	bpl.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006a00:	4954      	ldr	r1, [pc, #336]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a02:	6920      	ldr	r0, [r4, #16]
 8006a04:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006a06:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8006a0a:	4302      	orrs	r2, r0
 8006a0c:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a0e:	0698      	lsls	r0, r3, #26
 8006a10:	d506      	bpl.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a12:	4950      	ldr	r1, [pc, #320]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a14:	69e0      	ldr	r0, [r4, #28]
 8006a16:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006a18:	f022 0210 	bic.w	r2, r2, #16
 8006a1c:	4302      	orrs	r2, r0
 8006a1e:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006a20:	0399      	lsls	r1, r3, #14
 8006a22:	d506      	bpl.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006a24:	494b      	ldr	r1, [pc, #300]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a26:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006a28:	684a      	ldr	r2, [r1, #4]
 8006a2a:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8006a2e:	4302      	orrs	r2, r0
 8006a30:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a32:	065a      	lsls	r2, r3, #25
 8006a34:	d506      	bpl.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a36:	4947      	ldr	r1, [pc, #284]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a38:	6a20      	ldr	r0, [r4, #32]
 8006a3a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006a3c:	f022 0220 	bic.w	r2, r2, #32
 8006a40:	4302      	orrs	r2, r0
 8006a42:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a44:	071f      	lsls	r7, r3, #28
 8006a46:	d506      	bpl.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006a48:	4942      	ldr	r1, [pc, #264]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a4a:	6960      	ldr	r0, [r4, #20]
 8006a4c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006a4e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006a52:	4302      	orrs	r2, r0
 8006a54:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006a56:	06de      	lsls	r6, r3, #27
 8006a58:	d506      	bpl.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006a5a:	493e      	ldr	r1, [pc, #248]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a5c:	69a0      	ldr	r0, [r4, #24]
 8006a5e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006a60:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8006a64:	4302      	orrs	r2, r0
 8006a66:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006a68:	059d      	lsls	r5, r3, #22
 8006a6a:	d506      	bpl.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a6c:	4939      	ldr	r1, [pc, #228]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a6e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006a70:	684a      	ldr	r2, [r1, #4]
 8006a72:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006a76:	4302      	orrs	r2, r0
 8006a78:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006a7a:	0618      	lsls	r0, r3, #24
 8006a7c:	d506      	bpl.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006a7e:	4935      	ldr	r1, [pc, #212]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a80:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006a82:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006a84:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8006a88:	4302      	orrs	r2, r0
 8006a8a:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006a8c:	05d9      	lsls	r1, r3, #23
 8006a8e:	d506      	bpl.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006a90:	4930      	ldr	r1, [pc, #192]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006a92:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8006a94:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8006a96:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8006a9a:	4302      	orrs	r2, r0
 8006a9c:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006a9e:	04da      	lsls	r2, r3, #19
 8006aa0:	d506      	bpl.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006aa2:	492c      	ldr	r1, [pc, #176]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006aa4:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006aa6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8006aa8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006aac:	4302      	orrs	r2, r0
 8006aae:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006ab0:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
 8006ab4:	d103      	bne.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006ab6:	4618      	mov	r0, r3
}
 8006ab8:	b003      	add	sp, #12
 8006aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006abe:	4a25      	ldr	r2, [pc, #148]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8006ac0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ac2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  return HAL_OK;
 8006ac8:	2000      	movs	r0, #0
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006aca:	430b      	orrs	r3, r1
 8006acc:	6313      	str	r3, [r2, #48]	; 0x30
}
 8006ace:	b003      	add	sp, #12
 8006ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ad4:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ad6:	4d20      	ldr	r5, [pc, #128]	; (8006b58 <HAL_RCCEx_PeriphCLKConfig+0x210>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ad8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006adc:	61da      	str	r2, [r3, #28]
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ae4:	9301      	str	r3, [sp, #4]
 8006ae6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae8:	682b      	ldr	r3, [r5, #0]
 8006aea:	05d9      	lsls	r1, r3, #23
      pwrclkchanged = SET;
 8006aec:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006af0:	f53f af3d 	bmi.w	800696e <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006af4:	682b      	ldr	r3, [r5, #0]
 8006af6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006afa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8006afc:	f7fd fb7a 	bl	80041f4 <HAL_GetTick>
 8006b00:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b02:	682b      	ldr	r3, [r5, #0]
 8006b04:	05da      	lsls	r2, r3, #23
 8006b06:	f53f af32 	bmi.w	800696e <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b0a:	f7fd fb73 	bl	80041f4 <HAL_GetTick>
 8006b0e:	1bc0      	subs	r0, r0, r7
 8006b10:	2864      	cmp	r0, #100	; 0x64
 8006b12:	d9f6      	bls.n	8006b02 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
          return HAL_TIMEOUT;
 8006b14:	2003      	movs	r0, #3
}
 8006b16:	b003      	add	sp, #12
 8006b18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8006b1c:	f7fd fb6a 	bl	80041f4 <HAL_GetTick>
 8006b20:	f04f 0902 	mov.w	r9, #2
 8006b24:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b26:	e006      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b28:	f7fd fb64 	bl	80041f4 <HAL_GetTick>
 8006b2c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b30:	1bc0      	subs	r0, r0, r7
 8006b32:	4298      	cmp	r0, r3
 8006b34:	d8ee      	bhi.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006b36:	fa99 f3a9 	rbit	r3, r9
 8006b3a:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b3e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8006b42:	fa99 f3a9 	rbit	r3, r9
 8006b46:	fab3 f383 	clz	r3, r3
 8006b4a:	fa05 f303 	lsl.w	r3, r5, r3
 8006b4e:	4213      	tst	r3, r2
 8006b50:	d0ea      	beq.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8006b52:	e734      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006b54:	40021000 	.word	0x40021000
 8006b58:	40007000 	.word	0x40007000
 8006b5c:	10908100 	.word	0x10908100

08006b60 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d077      	beq.n	8006c54 <HAL_SPI_Init+0xf4>
{
 8006b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b68:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	2e00      	cmp	r6, #0
 8006b6e:	d058      	beq.n	8006c22 <HAL_SPI_Init+0xc2>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b70:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b76:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d059      	beq.n	8006c3a <HAL_SPI_Init+0xda>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b86:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b88:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8006b90:	680a      	ldr	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b92:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8006b96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b9a:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b9c:	d947      	bls.n	8006c2e <HAL_SPI_Init+0xce>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b9e:	f5b7 6f70 	cmp.w	r7, #3840	; 0xf00
 8006ba2:	d159      	bne.n	8006c58 <HAL_SPI_Init+0xf8>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ba4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006ba6:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ba8:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8006bac:	6862      	ldr	r2, [r4, #4]
 8006bae:	68a3      	ldr	r3, [r4, #8]
 8006bb0:	f402 7282 	and.w	r2, r2, #260	; 0x104
 8006bb4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006bb8:	431a      	orrs	r2, r3
 8006bba:	6923      	ldr	r3, [r4, #16]
 8006bbc:	f003 0302 	and.w	r3, r3, #2
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	6962      	ldr	r2, [r4, #20]
 8006bc4:	f002 0201 	and.w	r2, r2, #1
 8006bc8:	431a      	orrs	r2, r3
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006bcc:	f407 6770 	and.w	r7, r7, #3840	; 0xf00
 8006bd0:	f003 0308 	and.w	r3, r3, #8
 8006bd4:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bd8:	69e3      	ldr	r3, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bda:	f006 0c10 	and.w	ip, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bde:	f003 0838 	and.w	r8, r3, #56	; 0x38
 8006be2:	69a6      	ldr	r6, [r4, #24]
 8006be4:	6a23      	ldr	r3, [r4, #32]
 8006be6:	f003 0780 	and.w	r7, r3, #128	; 0x80
 8006bea:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	ea43 0308 	orr.w	r3, r3, r8
 8006bf4:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bf6:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bf8:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bfa:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bfe:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c00:	ea4e 0306 	orr.w	r3, lr, r6
 8006c04:	ea43 030c 	orr.w	r3, r3, ip
 8006c08:	4303      	orrs	r3, r0
 8006c0a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c0c:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c0e:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8006c14:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c16:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c18:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c1a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8006c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c22:	6843      	ldr	r3, [r0, #4]
 8006c24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c28:	d0a5      	beq.n	8006b76 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c2a:	61c6      	str	r6, [r0, #28]
 8006c2c:	e7a3      	b.n	8006b76 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c2e:	d00b      	beq.n	8006c48 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c34:	2500      	movs	r5, #0
 8006c36:	62a5      	str	r5, [r4, #40]	; 0x28
 8006c38:	e7b8      	b.n	8006bac <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 8006c3a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f7fc fb9c 	bl	800337c <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c46:	e79e      	b.n	8006b86 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c48:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c4a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c4e:	f405 5500 	and.w	r5, r5, #8192	; 0x2000
 8006c52:	e7ab      	b.n	8006bac <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8006c54:	2001      	movs	r0, #1
}
 8006c56:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c58:	2000      	movs	r0, #0
 8006c5a:	e7eb      	b.n	8006c34 <HAL_SPI_Init+0xd4>

08006c5c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c5c:	6a03      	ldr	r3, [r0, #32]
 8006c5e:	f023 0301 	bic.w	r3, r3, #1
 8006c62:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c64:	6a03      	ldr	r3, [r0, #32]
{
 8006c66:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c68:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c6a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c6c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c6e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006c72:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006c76:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c78:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8006c7a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8006c7e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c80:	4d13      	ldr	r5, [pc, #76]	; (8006cd0 <TIM_OC1_SetConfig+0x74>)
 8006c82:	42a8      	cmp	r0, r5
 8006c84:	d00f      	beq.n	8006ca6 <TIM_OC1_SetConfig+0x4a>
 8006c86:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006c8a:	42a8      	cmp	r0, r5
 8006c8c:	d00b      	beq.n	8006ca6 <TIM_OC1_SetConfig+0x4a>
 8006c8e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006c92:	42a8      	cmp	r0, r5
 8006c94:	d007      	beq.n	8006ca6 <TIM_OC1_SetConfig+0x4a>
 8006c96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006c9a:	42a8      	cmp	r0, r5
 8006c9c:	d003      	beq.n	8006ca6 <TIM_OC1_SetConfig+0x4a>
 8006c9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ca2:	42a8      	cmp	r0, r5
 8006ca4:	d10d      	bne.n	8006cc2 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ca6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ca8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006cac:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cae:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cb2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cb6:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cba:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cbe:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cc2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006cc4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006cc6:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006cc8:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8006cca:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8006ccc:	6203      	str	r3, [r0, #32]
}
 8006cce:	4770      	bx	lr
 8006cd0:	40012c00 	.word	0x40012c00

08006cd4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cd4:	6a03      	ldr	r3, [r0, #32]
 8006cd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cda:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cdc:	6a03      	ldr	r3, [r0, #32]
{
 8006cde:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ce2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ce4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ce6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006cea:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8006cee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cf0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006cf2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cf6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cfa:	4d15      	ldr	r5, [pc, #84]	; (8006d50 <TIM_OC3_SetConfig+0x7c>)
 8006cfc:	42a8      	cmp	r0, r5
 8006cfe:	d010      	beq.n	8006d22 <TIM_OC3_SetConfig+0x4e>
 8006d00:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006d04:	42a8      	cmp	r0, r5
 8006d06:	d00c      	beq.n	8006d22 <TIM_OC3_SetConfig+0x4e>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d08:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006d0c:	42a8      	cmp	r0, r5
 8006d0e:	d00f      	beq.n	8006d30 <TIM_OC3_SetConfig+0x5c>
 8006d10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006d14:	42a8      	cmp	r0, r5
 8006d16:	d00b      	beq.n	8006d30 <TIM_OC3_SetConfig+0x5c>
 8006d18:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006d1c:	42a8      	cmp	r0, r5
 8006d1e:	d10f      	bne.n	8006d40 <TIM_OC3_SetConfig+0x6c>
 8006d20:	e006      	b.n	8006d30 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d22:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d28:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d30:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d34:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d38:	ea46 0c05 	orr.w	ip, r6, r5
 8006d3c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d40:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006d42:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006d44:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006d46:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8006d48:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006d4a:	6203      	str	r3, [r0, #32]
}
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	40012c00 	.word	0x40012c00

08006d54 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006d54:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d122      	bne.n	8006da2 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d5c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d5e:	4917      	ldr	r1, [pc, #92]	; (8006dbc <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006d60:	2202      	movs	r2, #2
 8006d62:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d66:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d68:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d6a:	f042 0201 	orr.w	r2, r2, #1
 8006d6e:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d70:	d019      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
 8006d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d76:	d016      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
 8006d78:	4a11      	ldr	r2, [pc, #68]	; (8006dc0 <HAL_TIM_Base_Start_IT+0x6c>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d013      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
 8006d7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00f      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
 8006d86:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00b      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
 8006d8e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d007      	beq.n	8006da6 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8006d9c:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8006d9e:	601a      	str	r2, [r3, #0]
 8006da0:	4770      	bx	lr
    return HAL_ERROR;
 8006da2:	2001      	movs	r0, #1
 8006da4:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da6:	6899      	ldr	r1, [r3, #8]
 8006da8:	4a06      	ldr	r2, [pc, #24]	; (8006dc4 <HAL_TIM_Base_Start_IT+0x70>)
 8006daa:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dac:	2a06      	cmp	r2, #6
 8006dae:	d002      	beq.n	8006db6 <HAL_TIM_Base_Start_IT+0x62>
 8006db0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006db4:	d1ef      	bne.n	8006d96 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8006db6:	2000      	movs	r0, #0
}
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	40012c00 	.word	0x40012c00
 8006dc0:	40000400 	.word	0x40000400
 8006dc4:	00010007 	.word	0x00010007

08006dc8 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006dc8:	6803      	ldr	r3, [r0, #0]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	f022 0201 	bic.w	r2, r2, #1
 8006dd0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8006dd2:	6a1a      	ldr	r2, [r3, #32]
 8006dd4:	f241 1111 	movw	r1, #4369	; 0x1111
 8006dd8:	420a      	tst	r2, r1
 8006dda:	d108      	bne.n	8006dee <HAL_TIM_Base_Stop_IT+0x26>
 8006ddc:	6a19      	ldr	r1, [r3, #32]
 8006dde:	f240 4244 	movw	r2, #1092	; 0x444
 8006de2:	4211      	tst	r1, r2
 8006de4:	d103      	bne.n	8006dee <HAL_TIM_Base_Stop_IT+0x26>
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	f022 0201 	bic.w	r2, r2, #1
 8006dec:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8006dee:	2301      	movs	r3, #1
 8006df0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8006df4:	2000      	movs	r0, #0
 8006df6:	4770      	bx	lr

08006df8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	f000 8081 	beq.w	8006f00 <HAL_TIM_PWM_Init+0x108>
{
 8006dfe:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006e00:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006e04:	4604      	mov	r4, r0
 8006e06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d06d      	beq.n	8006eea <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e0e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e10:	493c      	ldr	r1, [pc, #240]	; (8006f04 <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006e12:	2302      	movs	r3, #2
 8006e14:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e18:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006e1a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e1c:	d051      	beq.n	8006ec2 <HAL_TIM_PWM_Init+0xca>
 8006e1e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006e22:	d021      	beq.n	8006e68 <HAL_TIM_PWM_Init+0x70>
 8006e24:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8006e28:	428a      	cmp	r2, r1
 8006e2a:	d01d      	beq.n	8006e68 <HAL_TIM_PWM_Init+0x70>
 8006e2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006e30:	428a      	cmp	r2, r1
 8006e32:	d019      	beq.n	8006e68 <HAL_TIM_PWM_Init+0x70>
 8006e34:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8006e38:	428a      	cmp	r2, r1
 8006e3a:	d042      	beq.n	8006ec2 <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e3c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8006e40:	428a      	cmp	r2, r1
 8006e42:	d057      	beq.n	8006ef4 <HAL_TIM_PWM_Init+0xfc>
 8006e44:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006e48:	428a      	cmp	r2, r1
 8006e4a:	d053      	beq.n	8006ef4 <HAL_TIM_PWM_Init+0xfc>
 8006e4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006e50:	428a      	cmp	r2, r1
 8006e52:	d04f      	beq.n	8006ef4 <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e54:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e56:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e5c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8006e5e:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8006e60:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e62:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006e64:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e66:	e010      	b.n	8006e8a <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8006e68:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e6a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006e70:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e76:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e78:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e7e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e80:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8006e82:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006e84:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e86:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006e88:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e8e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e92:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006e96:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006e9a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006e9e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006ea2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ea6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eaa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006eae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006eb2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006eb6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006eba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006ebe:	2000      	movs	r0, #0
}
 8006ec0:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8006ec2:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ec4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006eca:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ed0:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ed2:	69a1      	ldr	r1, [r4, #24]
 8006ed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ed8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006eda:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006edc:	68e3      	ldr	r3, [r4, #12]
 8006ede:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006ee0:	6863      	ldr	r3, [r4, #4]
 8006ee2:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006ee4:	6963      	ldr	r3, [r4, #20]
 8006ee6:	6313      	str	r3, [r2, #48]	; 0x30
 8006ee8:	e7cf      	b.n	8006e8a <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8006eea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006eee:	f7fc fc99 	bl	8003824 <HAL_TIM_PWM_MspInit>
 8006ef2:	e78c      	b.n	8006e0e <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ef4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ef6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006efc:	4303      	orrs	r3, r0
 8006efe:	e7e9      	b.n	8006ed4 <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 8006f00:	2001      	movs	r0, #1
}
 8006f02:	4770      	bx	lr
 8006f04:	40012c00 	.word	0x40012c00

08006f08 <HAL_TIM_PWM_Start>:
 8006f08:	2910      	cmp	r1, #16
 8006f0a:	d80a      	bhi.n	8006f22 <HAL_TIM_PWM_Start+0x1a>
 8006f0c:	e8df f001 	tbb	[pc, r1]
 8006f10:	09090955 	.word	0x09090955
 8006f14:	0909095b 	.word	0x0909095b
 8006f18:	09090963 	.word	0x09090963
 8006f1c:	09090968 	.word	0x09090968
 8006f20:	71          	.byte	0x71
 8006f21:	00          	.byte	0x00
 8006f22:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d14b      	bne.n	8006fc2 <HAL_TIM_PWM_Start+0xba>
 8006f2a:	2910      	cmp	r1, #16
 8006f2c:	d80a      	bhi.n	8006f44 <HAL_TIM_PWM_Start+0x3c>
 8006f2e:	e8df f001 	tbb	[pc, r1]
 8006f32:	0987      	.short	0x0987
 8006f34:	094e0909 	.word	0x094e0909
 8006f38:	09700909 	.word	0x09700909
 8006f3c:	096c0909 	.word	0x096c0909
 8006f40:	0909      	.short	0x0909
 8006f42:	68          	.byte	0x68
 8006f43:	00          	.byte	0x00
 8006f44:	2302      	movs	r3, #2
 8006f46:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8006f4a:	6803      	ldr	r3, [r0, #0]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	6a18      	ldr	r0, [r3, #32]
 8006f50:	f001 011f 	and.w	r1, r1, #31
 8006f54:	fa02 f101 	lsl.w	r1, r2, r1
 8006f58:	ea20 0001 	bic.w	r0, r0, r1
 8006f5c:	6218      	str	r0, [r3, #32]
 8006f5e:	6a18      	ldr	r0, [r3, #32]
 8006f60:	4a39      	ldr	r2, [pc, #228]	; (8007048 <HAL_TIM_PWM_Start+0x140>)
 8006f62:	4301      	orrs	r1, r0
 8006f64:	4293      	cmp	r3, r2
 8006f66:	6219      	str	r1, [r3, #32]
 8006f68:	d057      	beq.n	800701a <HAL_TIM_PWM_Start+0x112>
 8006f6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d061      	beq.n	8007036 <HAL_TIM_PWM_Start+0x12e>
 8006f72:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d05d      	beq.n	8007036 <HAL_TIM_PWM_Start+0x12e>
 8006f7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d059      	beq.n	8007036 <HAL_TIM_PWM_Start+0x12e>
 8006f82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d055      	beq.n	8007036 <HAL_TIM_PWM_Start+0x12e>
 8006f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f8e:	d048      	beq.n	8007022 <HAL_TIM_PWM_Start+0x11a>
 8006f90:	4a2e      	ldr	r2, [pc, #184]	; (800704c <HAL_TIM_PWM_Start+0x144>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d045      	beq.n	8007022 <HAL_TIM_PWM_Start+0x11a>
 8006f96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d041      	beq.n	8007022 <HAL_TIM_PWM_Start+0x11a>
 8006f9e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d03d      	beq.n	8007022 <HAL_TIM_PWM_Start+0x11a>
 8006fa6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d039      	beq.n	8007022 <HAL_TIM_PWM_Start+0x11a>
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	f042 0201 	orr.w	r2, r2, #1
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	4770      	bx	lr
 8006fba:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d03e      	beq.n	8007040 <HAL_TIM_PWM_Start+0x138>
 8006fc2:	2001      	movs	r0, #1
 8006fc4:	4770      	bx	lr
 8006fc6:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	d1f9      	bne.n	8006fc2 <HAL_TIM_PWM_Start+0xba>
 8006fce:	2302      	movs	r3, #2
 8006fd0:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8006fd4:	e7b9      	b.n	8006f4a <HAL_TIM_PWM_Start+0x42>
 8006fd6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d0a5      	beq.n	8006f2a <HAL_TIM_PWM_Start+0x22>
 8006fde:	e7f0      	b.n	8006fc2 <HAL_TIM_PWM_Start+0xba>
 8006fe0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	bf18      	it	ne
 8006fe8:	2301      	movne	r3, #1
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d09d      	beq.n	8006f2a <HAL_TIM_PWM_Start+0x22>
 8006fee:	2001      	movs	r0, #1
 8006ff0:	4770      	bx	lr
 8006ff2:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	bf18      	it	ne
 8006ffa:	2301      	movne	r3, #1
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d094      	beq.n	8006f2a <HAL_TIM_PWM_Start+0x22>
 8007000:	e7f5      	b.n	8006fee <HAL_TIM_PWM_Start+0xe6>
 8007002:	2302      	movs	r3, #2
 8007004:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8007008:	e79f      	b.n	8006f4a <HAL_TIM_PWM_Start+0x42>
 800700a:	2302      	movs	r3, #2
 800700c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8007010:	e79b      	b.n	8006f4a <HAL_TIM_PWM_Start+0x42>
 8007012:	2302      	movs	r3, #2
 8007014:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8007018:	e797      	b.n	8006f4a <HAL_TIM_PWM_Start+0x42>
 800701a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800701c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007020:	645a      	str	r2, [r3, #68]	; 0x44
 8007022:	6899      	ldr	r1, [r3, #8]
 8007024:	4a0a      	ldr	r2, [pc, #40]	; (8007050 <HAL_TIM_PWM_Start+0x148>)
 8007026:	400a      	ands	r2, r1
 8007028:	2a06      	cmp	r2, #6
 800702a:	d002      	beq.n	8007032 <HAL_TIM_PWM_Start+0x12a>
 800702c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007030:	d1bd      	bne.n	8006fae <HAL_TIM_PWM_Start+0xa6>
 8007032:	2000      	movs	r0, #0
 8007034:	4770      	bx	lr
 8007036:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007038:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800703c:	645a      	str	r2, [r3, #68]	; 0x44
 800703e:	e7a4      	b.n	8006f8a <HAL_TIM_PWM_Start+0x82>
 8007040:	2302      	movs	r3, #2
 8007042:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8007046:	e780      	b.n	8006f4a <HAL_TIM_PWM_Start+0x42>
 8007048:	40012c00 	.word	0x40012c00
 800704c:	40000400 	.word	0x40000400
 8007050:	00010007 	.word	0x00010007

08007054 <HAL_TIM_PWM_Stop>:
 8007054:	6803      	ldr	r3, [r0, #0]
 8007056:	b410      	push	{r4}
 8007058:	6a1a      	ldr	r2, [r3, #32]
 800705a:	f001 041f 	and.w	r4, r1, #31
 800705e:	f04f 0c01 	mov.w	ip, #1
 8007062:	fa0c fc04 	lsl.w	ip, ip, r4
 8007066:	ea22 020c 	bic.w	r2, r2, ip
 800706a:	621a      	str	r2, [r3, #32]
 800706c:	4a35      	ldr	r2, [pc, #212]	; (8007144 <HAL_TIM_PWM_Stop+0xf0>)
 800706e:	6a1c      	ldr	r4, [r3, #32]
 8007070:	621c      	str	r4, [r3, #32]
 8007072:	4293      	cmp	r3, r2
 8007074:	d021      	beq.n	80070ba <HAL_TIM_PWM_Stop+0x66>
 8007076:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800707a:	4293      	cmp	r3, r2
 800707c:	d01d      	beq.n	80070ba <HAL_TIM_PWM_Stop+0x66>
 800707e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007082:	4293      	cmp	r3, r2
 8007084:	d019      	beq.n	80070ba <HAL_TIM_PWM_Stop+0x66>
 8007086:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800708a:	4293      	cmp	r3, r2
 800708c:	d015      	beq.n	80070ba <HAL_TIM_PWM_Stop+0x66>
 800708e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007092:	4293      	cmp	r3, r2
 8007094:	d011      	beq.n	80070ba <HAL_TIM_PWM_Stop+0x66>
 8007096:	6a1c      	ldr	r4, [r3, #32]
 8007098:	f241 1211 	movw	r2, #4369	; 0x1111
 800709c:	4214      	tst	r4, r2
 800709e:	d104      	bne.n	80070aa <HAL_TIM_PWM_Stop+0x56>
 80070a0:	6a1c      	ldr	r4, [r3, #32]
 80070a2:	f240 4244 	movw	r2, #1092	; 0x444
 80070a6:	4214      	tst	r4, r2
 80070a8:	d016      	beq.n	80070d8 <HAL_TIM_PWM_Stop+0x84>
 80070aa:	b9d9      	cbnz	r1, 80070e4 <HAL_TIM_PWM_Stop+0x90>
 80070ac:	2301      	movs	r3, #1
 80070ae:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80070b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070b6:	2000      	movs	r0, #0
 80070b8:	4770      	bx	lr
 80070ba:	6a1c      	ldr	r4, [r3, #32]
 80070bc:	f241 1211 	movw	r2, #4369	; 0x1111
 80070c0:	4214      	tst	r4, r2
 80070c2:	d1e8      	bne.n	8007096 <HAL_TIM_PWM_Stop+0x42>
 80070c4:	6a1c      	ldr	r4, [r3, #32]
 80070c6:	f240 4244 	movw	r2, #1092	; 0x444
 80070ca:	4214      	tst	r4, r2
 80070cc:	d1e3      	bne.n	8007096 <HAL_TIM_PWM_Stop+0x42>
 80070ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070d4:	645a      	str	r2, [r3, #68]	; 0x44
 80070d6:	e7de      	b.n	8007096 <HAL_TIM_PWM_Stop+0x42>
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	f022 0201 	bic.w	r2, r2, #1
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	2900      	cmp	r1, #0
 80070e2:	d0e3      	beq.n	80070ac <HAL_TIM_PWM_Stop+0x58>
 80070e4:	3904      	subs	r1, #4
 80070e6:	290c      	cmp	r1, #12
 80070e8:	d808      	bhi.n	80070fc <HAL_TIM_PWM_Stop+0xa8>
 80070ea:	e8df f001 	tbb	[pc, r1]
 80070ee:	0723      	.short	0x0723
 80070f0:	071c0707 	.word	0x071c0707
 80070f4:	07150707 	.word	0x07150707
 80070f8:	0707      	.short	0x0707
 80070fa:	0e          	.byte	0x0e
 80070fb:	00          	.byte	0x00
 80070fc:	2301      	movs	r3, #1
 80070fe:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8007102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007106:	2000      	movs	r0, #0
 8007108:	4770      	bx	lr
 800710a:	2301      	movs	r3, #1
 800710c:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8007110:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007114:	2000      	movs	r0, #0
 8007116:	4770      	bx	lr
 8007118:	2301      	movs	r3, #1
 800711a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800711e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007122:	2000      	movs	r0, #0
 8007124:	4770      	bx	lr
 8007126:	2301      	movs	r3, #1
 8007128:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800712c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007130:	2000      	movs	r0, #0
 8007132:	4770      	bx	lr
 8007134:	2301      	movs	r3, #1
 8007136:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800713a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800713e:	2000      	movs	r0, #0
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	40012c00 	.word	0x40012c00

08007148 <HAL_TIM_OC_DelayElapsedCallback>:
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop

0800714c <HAL_TIM_IC_CaptureCallback>:
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop

08007150 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop

08007154 <HAL_TIM_TriggerCallback>:
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop

08007158 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007158:	6803      	ldr	r3, [r0, #0]
 800715a:	691a      	ldr	r2, [r3, #16]
 800715c:	0791      	lsls	r1, r2, #30
{
 800715e:	b510      	push	{r4, lr}
 8007160:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007162:	d502      	bpl.n	800716a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007164:	68da      	ldr	r2, [r3, #12]
 8007166:	0792      	lsls	r2, r2, #30
 8007168:	d468      	bmi.n	800723c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800716a:	691a      	ldr	r2, [r3, #16]
 800716c:	0752      	lsls	r2, r2, #29
 800716e:	d502      	bpl.n	8007176 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007170:	68da      	ldr	r2, [r3, #12]
 8007172:	0750      	lsls	r0, r2, #29
 8007174:	d44f      	bmi.n	8007216 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007176:	691a      	ldr	r2, [r3, #16]
 8007178:	0711      	lsls	r1, r2, #28
 800717a:	d502      	bpl.n	8007182 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800717c:	68da      	ldr	r2, [r3, #12]
 800717e:	0712      	lsls	r2, r2, #28
 8007180:	d437      	bmi.n	80071f2 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007182:	691a      	ldr	r2, [r3, #16]
 8007184:	06d0      	lsls	r0, r2, #27
 8007186:	d502      	bpl.n	800718e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007188:	68da      	ldr	r2, [r3, #12]
 800718a:	06d1      	lsls	r1, r2, #27
 800718c:	d41e      	bmi.n	80071cc <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800718e:	691a      	ldr	r2, [r3, #16]
 8007190:	07d2      	lsls	r2, r2, #31
 8007192:	d502      	bpl.n	800719a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	07d0      	lsls	r0, r2, #31
 8007198:	d469      	bmi.n	800726e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800719a:	691a      	ldr	r2, [r3, #16]
 800719c:	0611      	lsls	r1, r2, #24
 800719e:	d502      	bpl.n	80071a6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071a0:	68da      	ldr	r2, [r3, #12]
 80071a2:	0612      	lsls	r2, r2, #24
 80071a4:	d46b      	bmi.n	800727e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80071a6:	691a      	ldr	r2, [r3, #16]
 80071a8:	05d0      	lsls	r0, r2, #23
 80071aa:	d502      	bpl.n	80071b2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071ac:	68da      	ldr	r2, [r3, #12]
 80071ae:	0611      	lsls	r1, r2, #24
 80071b0:	d46d      	bmi.n	800728e <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071b2:	691a      	ldr	r2, [r3, #16]
 80071b4:	0652      	lsls	r2, r2, #25
 80071b6:	d502      	bpl.n	80071be <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071b8:	68da      	ldr	r2, [r3, #12]
 80071ba:	0650      	lsls	r0, r2, #25
 80071bc:	d46f      	bmi.n	800729e <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071be:	691a      	ldr	r2, [r3, #16]
 80071c0:	0691      	lsls	r1, r2, #26
 80071c2:	d502      	bpl.n	80071ca <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071c4:	68da      	ldr	r2, [r3, #12]
 80071c6:	0692      	lsls	r2, r2, #26
 80071c8:	d449      	bmi.n	800725e <HAL_TIM_IRQHandler+0x106>
}
 80071ca:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071cc:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071d0:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071d2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071d4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071d6:	69db      	ldr	r3, [r3, #28]
 80071d8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80071dc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071de:	d16f      	bne.n	80072c0 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e0:	f7ff ffb2 	bl	8007148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e4:	4620      	mov	r0, r4
 80071e6:	f7ff ffb3 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ea:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071ec:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ee:	7722      	strb	r2, [r4, #28]
 80071f0:	e7cd      	b.n	800718e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071f2:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071f6:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071f8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071fa:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8007200:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007202:	d15a      	bne.n	80072ba <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007204:	f7ff ffa0 	bl	8007148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007208:	4620      	mov	r0, r4
 800720a:	f7ff ffa1 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800720e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007210:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007212:	7722      	strb	r2, [r4, #28]
 8007214:	e7b5      	b.n	8007182 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007216:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800721a:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800721c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800721e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007220:	699b      	ldr	r3, [r3, #24]
 8007222:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007226:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007228:	d144      	bne.n	80072b4 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	f7ff ff8d 	bl	8007148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800722e:	4620      	mov	r0, r4
 8007230:	f7ff ff8e 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007234:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007236:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007238:	7722      	strb	r2, [r4, #28]
 800723a:	e79c      	b.n	8007176 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800723c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007240:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007242:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007244:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	0799      	lsls	r1, r3, #30
 800724a:	d130      	bne.n	80072ae <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800724c:	f7ff ff7c 	bl	8007148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007250:	4620      	mov	r0, r4
 8007252:	f7ff ff7d 	bl	8007150 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007256:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007258:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800725a:	7722      	strb	r2, [r4, #28]
 800725c:	e785      	b.n	800716a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800725e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8007262:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007264:	611a      	str	r2, [r3, #16]
}
 8007266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800726a:	f000 badb 	b.w	8007824 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800726e:	f06f 0201 	mvn.w	r2, #1
 8007272:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007274:	4620      	mov	r0, r4
 8007276:	f7fa fb77 	bl	8001968 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	e78d      	b.n	800719a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800727e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007282:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007284:	4620      	mov	r0, r4
 8007286:	f000 facf 	bl	8007828 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800728a:	6823      	ldr	r3, [r4, #0]
 800728c:	e78b      	b.n	80071a6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800728e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007292:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8007294:	4620      	mov	r0, r4
 8007296:	f000 fac9 	bl	800782c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	e789      	b.n	80071b2 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800729e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80072a4:	4620      	mov	r0, r4
 80072a6:	f7ff ff55 	bl	8007154 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	e787      	b.n	80071be <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80072ae:	f7ff ff4d 	bl	800714c <HAL_TIM_IC_CaptureCallback>
 80072b2:	e7d0      	b.n	8007256 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80072b4:	f7ff ff4a 	bl	800714c <HAL_TIM_IC_CaptureCallback>
 80072b8:	e7bc      	b.n	8007234 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	f7ff ff47 	bl	800714c <HAL_TIM_IC_CaptureCallback>
 80072be:	e7a6      	b.n	800720e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80072c0:	f7ff ff44 	bl	800714c <HAL_TIM_IC_CaptureCallback>
 80072c4:	e791      	b.n	80071ea <HAL_TIM_IRQHandler+0x92>
 80072c6:	bf00      	nop

080072c8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072c8:	6a03      	ldr	r3, [r0, #32]
 80072ca:	f023 0310 	bic.w	r3, r3, #16
 80072ce:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80072d0:	6a03      	ldr	r3, [r0, #32]
{
 80072d2:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80072d4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80072d6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072d8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072da:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80072de:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072e6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80072e8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072ec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80072f0:	4d14      	ldr	r5, [pc, #80]	; (8007344 <TIM_OC2_SetConfig+0x7c>)
 80072f2:	42a8      	cmp	r0, r5
 80072f4:	d010      	beq.n	8007318 <TIM_OC2_SetConfig+0x50>
 80072f6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80072fa:	42a8      	cmp	r0, r5
 80072fc:	d00c      	beq.n	8007318 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072fe:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007302:	42a8      	cmp	r0, r5
 8007304:	d00f      	beq.n	8007326 <TIM_OC2_SetConfig+0x5e>
 8007306:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800730a:	42a8      	cmp	r0, r5
 800730c:	d00b      	beq.n	8007326 <TIM_OC2_SetConfig+0x5e>
 800730e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007312:	42a8      	cmp	r0, r5
 8007314:	d10f      	bne.n	8007336 <TIM_OC2_SetConfig+0x6e>
 8007316:	e006      	b.n	8007326 <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007318:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800731a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800731e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007322:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007326:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800732a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800732e:	ea46 0c05 	orr.w	ip, r6, r5
 8007332:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8007336:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007338:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800733a:	6182      	str	r2, [r0, #24]
}
 800733c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800733e:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8007340:	6203      	str	r3, [r0, #32]
}
 8007342:	4770      	bx	lr
 8007344:	40012c00 	.word	0x40012c00

08007348 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8007348:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800734c:	2b01      	cmp	r3, #1
 800734e:	f000 812f 	beq.w	80075b0 <HAL_TIM_PWM_ConfigChannel+0x268>
 8007352:	2301      	movs	r3, #1
{
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	4604      	mov	r4, r0
 8007358:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800735a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800735e:	2a14      	cmp	r2, #20
 8007360:	d816      	bhi.n	8007390 <HAL_TIM_PWM_ConfigChannel+0x48>
 8007362:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007366:	005f      	.short	0x005f
 8007368:	00150015 	.word	0x00150015
 800736c:	00740015 	.word	0x00740015
 8007370:	00150015 	.word	0x00150015
 8007374:	008a0015 	.word	0x008a0015
 8007378:	00150015 	.word	0x00150015
 800737c:	009f0015 	.word	0x009f0015
 8007380:	00150015 	.word	0x00150015
 8007384:	00e30015 	.word	0x00e30015
 8007388:	00150015 	.word	0x00150015
 800738c:	001b0015 	.word	0x001b0015
  __HAL_UNLOCK(htim);
 8007390:	2200      	movs	r2, #0
  switch (Channel)
 8007392:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8007394:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8007398:	4618      	mov	r0, r3
 800739a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800739c:	6802      	ldr	r2, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800739e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80073a0:	6a13      	ldr	r3, [r2, #32]
 80073a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80073a6:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 80073a8:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80073aa:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 80073ac:	6d51      	ldr	r1, [r2, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80073ae:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80073b2:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073b6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073ba:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80073bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073c0:	ea43 5306 	orr.w	r3, r3, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073c4:	4e7c      	ldr	r6, [pc, #496]	; (80075b8 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80073c6:	42b2      	cmp	r2, r6
 80073c8:	d00f      	beq.n	80073ea <HAL_TIM_PWM_ConfigChannel+0xa2>
 80073ca:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80073ce:	42b2      	cmp	r2, r6
 80073d0:	d00b      	beq.n	80073ea <HAL_TIM_PWM_ConfigChannel+0xa2>
 80073d2:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80073d6:	42b2      	cmp	r2, r6
 80073d8:	d007      	beq.n	80073ea <HAL_TIM_PWM_ConfigChannel+0xa2>
 80073da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80073de:	42b2      	cmp	r2, r6
 80073e0:	d003      	beq.n	80073ea <HAL_TIM_PWM_ConfigChannel+0xa2>
 80073e2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80073e6:	42b2      	cmp	r2, r6
 80073e8:	d104      	bne.n	80073f4 <HAL_TIM_PWM_ConfigChannel+0xac>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80073ea:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80073ec:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80073f0:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073f4:	6050      	str	r0, [r2, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073f6:	6551      	str	r1, [r2, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80073f8:	6869      	ldr	r1, [r5, #4]
 80073fa:	65d1      	str	r1, [r2, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073fc:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80073fe:	6d53      	ldr	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007400:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007402:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007406:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007408:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800740a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800740e:	6551      	str	r1, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007410:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8007412:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8007416:	6551      	str	r1, [r2, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8007418:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800741a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800741c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8007420:	4618      	mov	r0, r3
 8007422:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007424:	6800      	ldr	r0, [r0, #0]
 8007426:	f7ff fc19 	bl	8006c5c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800742a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800742c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800742e:	f043 0308 	orr.w	r3, r3, #8
 8007432:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007434:	6982      	ldr	r2, [r0, #24]
 8007436:	f022 0204 	bic.w	r2, r2, #4
 800743a:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800743c:	6982      	ldr	r2, [r0, #24]
 800743e:	430a      	orrs	r2, r1
 8007440:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8007442:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007444:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8007446:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800744a:	4618      	mov	r0, r3
 800744c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800744e:	6800      	ldr	r0, [r0, #0]
 8007450:	f7ff ff3a 	bl	80072c8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007454:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007456:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007458:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800745c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800745e:	6982      	ldr	r2, [r0, #24]
 8007460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007464:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007466:	6982      	ldr	r2, [r0, #24]
 8007468:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800746c:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 800746e:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007470:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8007472:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8007476:	4618      	mov	r0, r3
 8007478:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800747a:	6800      	ldr	r0, [r0, #0]
 800747c:	f7ff fc2a 	bl	8006cd4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007480:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007482:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007484:	f043 0308 	orr.w	r3, r3, #8
 8007488:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800748a:	69c2      	ldr	r2, [r0, #28]
 800748c:	f022 0204 	bic.w	r2, r2, #4
 8007490:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007492:	69c2      	ldr	r2, [r0, #28]
 8007494:	430a      	orrs	r2, r1
 8007496:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8007498:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800749a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800749c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074a4:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074a6:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074a8:	6a13      	ldr	r3, [r2, #32]
 80074aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074ae:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 80074b0:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80074b2:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80074b4:	69d1      	ldr	r1, [r2, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074b6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80074ba:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074be:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074c2:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80074c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074c8:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074cc:	4e3a      	ldr	r6, [pc, #232]	; (80075b8 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80074ce:	42b2      	cmp	r2, r6
 80074d0:	d00f      	beq.n	80074f2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80074d2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80074d6:	42b2      	cmp	r2, r6
 80074d8:	d00b      	beq.n	80074f2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80074da:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80074de:	42b2      	cmp	r2, r6
 80074e0:	d007      	beq.n	80074f2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80074e2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80074e6:	42b2      	cmp	r2, r6
 80074e8:	d003      	beq.n	80074f2 <HAL_TIM_PWM_ConfigChannel+0x1aa>
 80074ea:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80074ee:	42b2      	cmp	r2, r6
 80074f0:	d104      	bne.n	80074fc <HAL_TIM_PWM_ConfigChannel+0x1b4>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074f2:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074f4:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074f8:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CR2 = tmpcr2;
 80074fc:	6050      	str	r0, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80074fe:	61d1      	str	r1, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8007500:	6869      	ldr	r1, [r5, #4]
 8007502:	6411      	str	r1, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007504:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007506:	69d3      	ldr	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007508:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800750a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800750e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007510:	69d1      	ldr	r1, [r2, #28]
 8007512:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007516:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007518:	69d1      	ldr	r1, [r2, #28]
 800751a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800751e:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 8007520:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007522:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8007524:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8007528:	4618      	mov	r0, r3
 800752a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800752c:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 800752e:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007530:	6a13      	ldr	r3, [r2, #32]
 8007532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007536:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8007538:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800753a:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 800753c:	6d51      	ldr	r1, [r2, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800753e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8007542:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8007546:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007548:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800754a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800754e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007552:	4e19      	ldr	r6, [pc, #100]	; (80075b8 <HAL_TIM_PWM_ConfigChannel+0x270>)
 8007554:	42b2      	cmp	r2, r6
 8007556:	d00f      	beq.n	8007578 <HAL_TIM_PWM_ConfigChannel+0x230>
 8007558:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800755c:	42b2      	cmp	r2, r6
 800755e:	d00b      	beq.n	8007578 <HAL_TIM_PWM_ConfigChannel+0x230>
 8007560:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8007564:	42b2      	cmp	r2, r6
 8007566:	d007      	beq.n	8007578 <HAL_TIM_PWM_ConfigChannel+0x230>
 8007568:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800756c:	42b2      	cmp	r2, r6
 800756e:	d003      	beq.n	8007578 <HAL_TIM_PWM_ConfigChannel+0x230>
 8007570:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007574:	42b2      	cmp	r2, r6
 8007576:	d104      	bne.n	8007582 <HAL_TIM_PWM_ConfigChannel+0x23a>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007578:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800757a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800757e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8007582:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007584:	6551      	str	r1, [r2, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8007586:	6869      	ldr	r1, [r5, #4]
 8007588:	6591      	str	r1, [r2, #88]	; 0x58
  TIMx->CCER = tmpccer;
 800758a:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800758c:	6d53      	ldr	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800758e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007590:	f043 0308 	orr.w	r3, r3, #8
 8007594:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007596:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8007598:	f021 0104 	bic.w	r1, r1, #4
 800759c:	6551      	str	r1, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800759e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80075a0:	4301      	orrs	r1, r0
 80075a2:	6551      	str	r1, [r2, #84]	; 0x54
  __HAL_UNLOCK(htim);
 80075a4:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80075a6:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80075a8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 80075b0:	2302      	movs	r3, #2
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	4770      	bx	lr
 80075b6:	bf00      	nop
 80075b8:	40012c00 	.word	0x40012c00

080075bc <HAL_TIMEx_PWMN_Start>:
 80075bc:	2900      	cmp	r1, #0
 80075be:	d139      	bne.n	8007634 <HAL_TIMEx_PWMN_Start+0x78>
 80075c0:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d141      	bne.n	800764c <HAL_TIMEx_PWMN_Start+0x90>
 80075c8:	2302      	movs	r3, #2
 80075ca:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80075ce:	6803      	ldr	r3, [r0, #0]
 80075d0:	f001 011f 	and.w	r1, r1, #31
 80075d4:	6a18      	ldr	r0, [r3, #32]
 80075d6:	2204      	movs	r2, #4
 80075d8:	408a      	lsls	r2, r1
 80075da:	ea20 0002 	bic.w	r0, r0, r2
 80075de:	6218      	str	r0, [r3, #32]
 80075e0:	6a18      	ldr	r0, [r3, #32]
 80075e2:	4924      	ldr	r1, [pc, #144]	; (8007674 <HAL_TIMEx_PWMN_Start+0xb8>)
 80075e4:	4302      	orrs	r2, r0
 80075e6:	621a      	str	r2, [r3, #32]
 80075e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075ea:	428b      	cmp	r3, r1
 80075ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075f0:	645a      	str	r2, [r3, #68]	; 0x44
 80075f2:	d011      	beq.n	8007618 <HAL_TIMEx_PWMN_Start+0x5c>
 80075f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075f8:	d00e      	beq.n	8007618 <HAL_TIMEx_PWMN_Start+0x5c>
 80075fa:	4a1f      	ldr	r2, [pc, #124]	; (8007678 <HAL_TIMEx_PWMN_Start+0xbc>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d00b      	beq.n	8007618 <HAL_TIMEx_PWMN_Start+0x5c>
 8007600:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007604:	4293      	cmp	r3, r2
 8007606:	d007      	beq.n	8007618 <HAL_TIMEx_PWMN_Start+0x5c>
 8007608:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800760c:	4293      	cmp	r3, r2
 800760e:	d003      	beq.n	8007618 <HAL_TIMEx_PWMN_Start+0x5c>
 8007610:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007614:	4293      	cmp	r3, r2
 8007616:	d107      	bne.n	8007628 <HAL_TIMEx_PWMN_Start+0x6c>
 8007618:	6899      	ldr	r1, [r3, #8]
 800761a:	4a18      	ldr	r2, [pc, #96]	; (800767c <HAL_TIMEx_PWMN_Start+0xc0>)
 800761c:	400a      	ands	r2, r1
 800761e:	2a06      	cmp	r2, #6
 8007620:	d016      	beq.n	8007650 <HAL_TIMEx_PWMN_Start+0x94>
 8007622:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007626:	d013      	beq.n	8007650 <HAL_TIMEx_PWMN_Start+0x94>
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	f042 0201 	orr.w	r2, r2, #1
 800762e:	2000      	movs	r0, #0
 8007630:	601a      	str	r2, [r3, #0]
 8007632:	4770      	bx	lr
 8007634:	2904      	cmp	r1, #4
 8007636:	d00d      	beq.n	8007654 <HAL_TIMEx_PWMN_Start+0x98>
 8007638:	2908      	cmp	r1, #8
 800763a:	d013      	beq.n	8007664 <HAL_TIMEx_PWMN_Start+0xa8>
 800763c:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 8007640:	2b01      	cmp	r3, #1
 8007642:	d103      	bne.n	800764c <HAL_TIMEx_PWMN_Start+0x90>
 8007644:	2302      	movs	r3, #2
 8007646:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 800764a:	e7c0      	b.n	80075ce <HAL_TIMEx_PWMN_Start+0x12>
 800764c:	2001      	movs	r0, #1
 800764e:	4770      	bx	lr
 8007650:	2000      	movs	r0, #0
 8007652:	4770      	bx	lr
 8007654:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8007658:	2b01      	cmp	r3, #1
 800765a:	d1f7      	bne.n	800764c <HAL_TIMEx_PWMN_Start+0x90>
 800765c:	2302      	movs	r3, #2
 800765e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8007662:	e7b4      	b.n	80075ce <HAL_TIMEx_PWMN_Start+0x12>
 8007664:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8007668:	2b01      	cmp	r3, #1
 800766a:	d1ef      	bne.n	800764c <HAL_TIMEx_PWMN_Start+0x90>
 800766c:	2302      	movs	r3, #2
 800766e:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 8007672:	e7ac      	b.n	80075ce <HAL_TIMEx_PWMN_Start+0x12>
 8007674:	40012c00 	.word	0x40012c00
 8007678:	40000400 	.word	0x40000400
 800767c:	00010007 	.word	0x00010007

08007680 <HAL_TIMEx_PWMN_Stop>:
 8007680:	6803      	ldr	r3, [r0, #0]
 8007682:	b410      	push	{r4}
 8007684:	6a1a      	ldr	r2, [r3, #32]
 8007686:	f001 041f 	and.w	r4, r1, #31
 800768a:	f04f 0c04 	mov.w	ip, #4
 800768e:	fa0c fc04 	lsl.w	ip, ip, r4
 8007692:	ea22 020c 	bic.w	r2, r2, ip
 8007696:	621a      	str	r2, [r3, #32]
 8007698:	6a1a      	ldr	r2, [r3, #32]
 800769a:	621a      	str	r2, [r3, #32]
 800769c:	6a1c      	ldr	r4, [r3, #32]
 800769e:	f241 1211 	movw	r2, #4369	; 0x1111
 80076a2:	4214      	tst	r4, r2
 80076a4:	d104      	bne.n	80076b0 <HAL_TIMEx_PWMN_Stop+0x30>
 80076a6:	6a1c      	ldr	r4, [r3, #32]
 80076a8:	f240 4244 	movw	r2, #1092	; 0x444
 80076ac:	4214      	tst	r4, r2
 80076ae:	d022      	beq.n	80076f6 <HAL_TIMEx_PWMN_Stop+0x76>
 80076b0:	6a1c      	ldr	r4, [r3, #32]
 80076b2:	f241 1211 	movw	r2, #4369	; 0x1111
 80076b6:	4214      	tst	r4, r2
 80076b8:	d104      	bne.n	80076c4 <HAL_TIMEx_PWMN_Stop+0x44>
 80076ba:	6a1c      	ldr	r4, [r3, #32]
 80076bc:	f240 4244 	movw	r2, #1092	; 0x444
 80076c0:	4214      	tst	r4, r2
 80076c2:	d013      	beq.n	80076ec <HAL_TIMEx_PWMN_Stop+0x6c>
 80076c4:	2301      	movs	r3, #1
 80076c6:	b929      	cbnz	r1, 80076d4 <HAL_TIMEx_PWMN_Stop+0x54>
 80076c8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80076cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076d0:	2000      	movs	r0, #0
 80076d2:	4770      	bx	lr
 80076d4:	2904      	cmp	r1, #4
 80076d6:	d013      	beq.n	8007700 <HAL_TIMEx_PWMN_Stop+0x80>
 80076d8:	2908      	cmp	r1, #8
 80076da:	bf0c      	ite	eq
 80076dc:	f880 3046 	strbeq.w	r3, [r0, #70]	; 0x46
 80076e0:	f880 3047 	strbne.w	r3, [r0, #71]	; 0x47
 80076e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076e8:	2000      	movs	r0, #0
 80076ea:	4770      	bx	lr
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	f022 0201 	bic.w	r2, r2, #1
 80076f2:	601a      	str	r2, [r3, #0]
 80076f4:	e7e6      	b.n	80076c4 <HAL_TIMEx_PWMN_Stop+0x44>
 80076f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80076fc:	645a      	str	r2, [r3, #68]	; 0x44
 80076fe:	e7d7      	b.n	80076b0 <HAL_TIMEx_PWMN_Stop+0x30>
 8007700:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8007704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007708:	2000      	movs	r0, #0
 800770a:	4770      	bx	lr

0800770c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800770c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007710:	2b01      	cmp	r3, #1
 8007712:	d03a      	beq.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
{
 8007714:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007716:	6802      	ldr	r2, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007718:	4d1d      	ldr	r5, [pc, #116]	; (8007790 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  htim->State = HAL_TIM_STATE_BUSY;
 800771a:	2302      	movs	r3, #2
 800771c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007720:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8007722:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8007724:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007726:	d026      	beq.n	8007776 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8007728:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800772c:	42aa      	cmp	r2, r5
 800772e:	d022      	beq.n	8007776 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007730:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007736:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007738:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800773c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800773e:	d00c      	beq.n	800775a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8007740:	4b14      	ldr	r3, [pc, #80]	; (8007794 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8007742:	429a      	cmp	r2, r3
 8007744:	d009      	beq.n	800775a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8007746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800774a:	429a      	cmp	r2, r3
 800774c:	d005      	beq.n	800775a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800774e:	42aa      	cmp	r2, r5
 8007750:	d003      	beq.n	800775a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8007752:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8007756:	429a      	cmp	r2, r3
 8007758:	d104      	bne.n	8007764 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800775a:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800775c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007760:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007762:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8007764:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8007766:	2201      	movs	r2, #1
 8007768:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800776c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8007770:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8007772:	4618      	mov	r0, r3
}
 8007774:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007776:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007778:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800777c:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800777e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007784:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8007786:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007788:	e7e7      	b.n	800775a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  __HAL_LOCK(htim);
 800778a:	2002      	movs	r0, #2
}
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	40012c00 	.word	0x40012c00
 8007794:	40000400 	.word	0x40000400

08007798 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007798:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800779c:	2b01      	cmp	r3, #1
 800779e:	d03d      	beq.n	800781c <HAL_TIMEx_ConfigBreakDeadTime+0x84>
{
 80077a0:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80077a2:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80077a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077aa:	4602      	mov	r2, r0
 80077ac:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077ae:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077b0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80077b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077b6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077bc:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80077be:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077c4:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80077c6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077cc:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80077ce:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80077d4:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077d6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80077d8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80077dc:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80077de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80077e2:	4c0f      	ldr	r4, [pc, #60]	; (8007820 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 80077e4:	42a0      	cmp	r0, r4
 80077e6:	d00b      	beq.n	8007800 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80077e8:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80077ec:	42a0      	cmp	r0, r4
 80077ee:	d007      	beq.n	8007800 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80077f0:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80077f2:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80077f4:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 80077f8:	4608      	mov	r0, r1
}
 80077fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077fe:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007800:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8007802:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007806:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800780a:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800780c:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800780e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007812:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007814:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007818:	430b      	orrs	r3, r1
 800781a:	e7e9      	b.n	80077f0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 800781c:	2002      	movs	r0, #2
}
 800781e:	4770      	bx	lr
 8007820:	40012c00 	.word	0x40012c00

08007824 <HAL_TIMEx_CommutCallback>:
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop

08007828 <HAL_TIMEx_BreakCallback>:
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop

0800782c <HAL_TIMEx_Break2Callback>:
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop

08007830 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007830:	b570      	push	{r4, r5, r6, lr}
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007832:	6fc5      	ldr	r5, [r0, #124]	; 0x7c
 8007834:	2d20      	cmp	r5, #32
 8007836:	d12e      	bne.n	8007896 <HAL_UART_Transmit_DMA+0x66>
  {
    if ((pData == NULL) || (Size == 0U))
 8007838:	b359      	cbz	r1, 8007892 <HAL_UART_Transmit_DMA+0x62>
 800783a:	b352      	cbz	r2, 8007892 <HAL_UART_Transmit_DMA+0x62>

    huart->pTxBuffPtr  = pData;
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800783c:	2300      	movs	r3, #0
    huart->TxXferCount = Size;
 800783e:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
 8007842:	4604      	mov	r4, r0
    huart->pTxBuffPtr  = pData;
 8007844:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007846:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    huart->TxXferSize  = Size;
 800784a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;

    if (huart->hdmatx != NULL)
 800784e:	6f00      	ldr	r0, [r0, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007850:	2621      	movs	r6, #33	; 0x21
 8007852:	67e6      	str	r6, [r4, #124]	; 0x7c
    if (huart->hdmatx != NULL)
 8007854:	b160      	cbz	r0, 8007870 <HAL_UART_Transmit_DMA+0x40>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007856:	4e14      	ldr	r6, [pc, #80]	; (80078a8 <HAL_UART_Transmit_DMA+0x78>)

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007858:	6343      	str	r3, [r0, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800785a:	4613      	mov	r3, r2
 800785c:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800785e:	6286      	str	r6, [r0, #40]	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007860:	4e12      	ldr	r6, [pc, #72]	; (80078ac <HAL_UART_Transmit_DMA+0x7c>)
 8007862:	62c6      	str	r6, [r0, #44]	; 0x2c
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007864:	4e12      	ldr	r6, [pc, #72]	; (80078b0 <HAL_UART_Transmit_DMA+0x80>)
 8007866:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007868:	3228      	adds	r2, #40	; 0x28
 800786a:	f7fe f903 	bl	8005a74 <HAL_DMA_Start_IT>
 800786e:	b9a0      	cbnz	r0, 800789a <HAL_UART_Transmit_DMA+0x6a>

        return HAL_ERROR;
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007870:	6822      	ldr	r2, [r4, #0]
 8007872:	2340      	movs	r3, #64	; 0x40
 8007874:	6213      	str	r3, [r2, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007876:	f102 0308 	add.w	r3, r2, #8
 800787a:	e853 3f00 	ldrex	r3, [r3]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800787e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	f102 0008 	add.w	r0, r2, #8
 8007886:	e840 3100 	strex	r1, r3, [r0]
 800788a:	2900      	cmp	r1, #0
 800788c:	d1f3      	bne.n	8007876 <HAL_UART_Transmit_DMA+0x46>

    return HAL_OK;
 800788e:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8007890:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8007892:	2001      	movs	r0, #1
}
 8007894:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8007896:	2002      	movs	r0, #2
}
 8007898:	bd70      	pop	{r4, r5, r6, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800789a:	2310      	movs	r3, #16
 800789c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        return HAL_ERROR;
 80078a0:	2001      	movs	r0, #1
        huart->gState = HAL_UART_STATE_READY;
 80078a2:	67e5      	str	r5, [r4, #124]	; 0x7c
}
 80078a4:	bd70      	pop	{r4, r5, r6, pc}
 80078a6:	bf00      	nop
 80078a8:	080078b5 	.word	0x080078b5
 80078ac:	080078fd 	.word	0x080078fd
 80078b0:	0800790d 	.word	0x0800790d

080078b4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80078b4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80078b6:	6983      	ldr	r3, [r0, #24]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078b8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80078ba:	2b20      	cmp	r3, #32
 80078bc:	d018      	beq.n	80078f0 <UART_DMATransmitCplt+0x3c>
  {
    huart->TxXferCount = 0U;
 80078be:	2300      	movs	r3, #0
 80078c0:	6802      	ldr	r2, [r0, #0]
 80078c2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	f102 0308 	add.w	r3, r2, #8
 80078ca:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	f102 0008 	add.w	r0, r2, #8
 80078d6:	e840 3100 	strex	r1, r3, [r0]
 80078da:	2900      	cmp	r1, #0
 80078dc:	d1f3      	bne.n	80078c6 <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	e842 3100 	strex	r1, r3, [r2]
 80078ea:	2900      	cmp	r1, #0
 80078ec:	d1f7      	bne.n	80078de <UART_DMATransmitCplt+0x2a>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078ee:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80078f0:	f7fc fb50 	bl	8003f94 <HAL_UART_TxCpltCallback>
}
 80078f4:	bd08      	pop	{r3, pc}
 80078f6:	bf00      	nop

080078f8 <HAL_UART_TxHalfCpltCallback>:
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop

080078fc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078fc:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80078fe:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8007900:	f7ff fffa 	bl	80078f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007904:	bd08      	pop	{r3, pc}
 8007906:	bf00      	nop

08007908 <HAL_UART_ErrorCallback>:
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop

0800790c <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800790c:	6a40      	ldr	r0, [r0, #36]	; 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800790e:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007910:	6fc1      	ldr	r1, [r0, #124]	; 0x7c
{
 8007912:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007914:	f8d0 4080 	ldr.w	r4, [r0, #128]	; 0x80
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007918:	689a      	ldr	r2, [r3, #8]
 800791a:	0612      	lsls	r2, r2, #24
 800791c:	d501      	bpl.n	8007922 <UART_DMAError+0x16>
 800791e:	2921      	cmp	r1, #33	; 0x21
 8007920:	d00d      	beq.n	800793e <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007922:	689a      	ldr	r2, [r3, #8]
 8007924:	0652      	lsls	r2, r2, #25
 8007926:	d501      	bpl.n	800792c <UART_DMAError+0x20>
 8007928:	2c22      	cmp	r4, #34	; 0x22
 800792a:	d016      	beq.n	800795a <UART_DMAError+0x4e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800792c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007930:	f043 0310 	orr.w	r3, r3, #16
 8007934:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007938:	f7ff ffe6 	bl	8007908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800793c:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 800793e:	2200      	movs	r2, #0
 8007940:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007948:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800794c:	e843 2100 	strex	r1, r2, [r3]
 8007950:	2900      	cmp	r1, #0
 8007952:	d1f7      	bne.n	8007944 <UART_DMAError+0x38>
  huart->gState = HAL_UART_STATE_READY;
 8007954:	2220      	movs	r2, #32
 8007956:	67c2      	str	r2, [r0, #124]	; 0x7c
}
 8007958:	e7e3      	b.n	8007922 <UART_DMAError+0x16>
    huart->RxXferCount = 0U;
 800795a:	2200      	movs	r2, #0
 800795c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007964:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007968:	e843 2100 	strex	r1, r2, [r3]
 800796c:	2900      	cmp	r1, #0
 800796e:	d1f7      	bne.n	8007960 <UART_DMAError+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007970:	f103 0208 	add.w	r2, r3, #8
 8007974:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007978:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797c:	f103 0408 	add.w	r4, r3, #8
 8007980:	e844 2100 	strex	r1, r2, [r4]
 8007984:	2900      	cmp	r1, #0
 8007986:	d1f3      	bne.n	8007970 <UART_DMAError+0x64>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007988:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800798a:	2a01      	cmp	r2, #1
 800798c:	d006      	beq.n	800799c <UART_DMAError+0x90>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007990:	2220      	movs	r2, #32
 8007992:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  huart->RxISR = NULL;
 8007996:	6683      	str	r3, [r0, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007998:	6603      	str	r3, [r0, #96]	; 0x60
}
 800799a:	e7c7      	b.n	800792c <UART_DMAError+0x20>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079a0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a4:	e843 2100 	strex	r1, r2, [r3]
 80079a8:	2900      	cmp	r1, #0
 80079aa:	d0f0      	beq.n	800798e <UART_DMAError+0x82>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ac:	e853 2f00 	ldrex	r2, [r3]
 80079b0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b4:	e843 2100 	strex	r1, r2, [r3]
 80079b8:	2900      	cmp	r1, #0
 80079ba:	d1ef      	bne.n	800799c <UART_DMAError+0x90>
 80079bc:	e7e7      	b.n	800798e <UART_DMAError+0x82>
 80079be:	bf00      	nop

080079c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079c0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079c2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80079ca:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079ce:	f7ff ff9b 	bl	8007908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079d2:	bd08      	pop	{r3, pc}

080079d4 <HAL_UARTEx_RxEventCallback>:
}
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop

080079d8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80079d8:	6803      	ldr	r3, [r0, #0]
 80079da:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079dc:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80079de:	f640 0c0f 	movw	ip, #2063	; 0x80f
  if (errorflags == 0U)
 80079e2:	ea12 0f0c 	tst.w	r2, ip
{
 80079e6:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079e8:	689d      	ldr	r5, [r3, #8]
{
 80079ea:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80079ec:	d17f      	bne.n	8007aee <HAL_UART_IRQHandler+0x116>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80079ee:	0696      	lsls	r6, r2, #26
 80079f0:	d502      	bpl.n	80079f8 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079f2:	068e      	lsls	r6, r1, #26
 80079f4:	f100 8117 	bmi.w	8007c26 <HAL_UART_IRQHandler+0x24e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079f8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80079fa:	2801      	cmp	r0, #1
 80079fc:	d024      	beq.n	8007a48 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80079fe:	02d6      	lsls	r6, r2, #11
 8007a00:	d502      	bpl.n	8007a08 <HAL_UART_IRQHandler+0x30>
 8007a02:	0268      	lsls	r0, r5, #9
 8007a04:	f100 8114 	bmi.w	8007c30 <HAL_UART_IRQHandler+0x258>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a08:	0616      	lsls	r6, r2, #24
 8007a0a:	d414      	bmi.n	8007a36 <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a0c:	0650      	lsls	r0, r2, #25
 8007a0e:	d501      	bpl.n	8007a14 <HAL_UART_IRQHandler+0x3c>
 8007a10:	064a      	lsls	r2, r1, #25
 8007a12:	d400      	bmi.n	8007a16 <HAL_UART_IRQHandler+0x3e>
}
 8007a14:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1e:	e843 2100 	strex	r1, r2, [r3]
 8007a22:	2900      	cmp	r1, #0
 8007a24:	d1f7      	bne.n	8007a16 <HAL_UART_IRQHandler+0x3e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a26:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a28:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007a2a:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->TxISR = NULL;
 8007a2c:	66e3      	str	r3, [r4, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a2e:	4620      	mov	r0, r4
 8007a30:	f7fc fab0 	bl	8003f94 <HAL_UART_TxCpltCallback>
}
 8007a34:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007a36:	060d      	lsls	r5, r1, #24
 8007a38:	d5e8      	bpl.n	8007a0c <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 8007a3a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d0e9      	beq.n	8007a14 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8007a40:	4620      	mov	r0, r4
}
 8007a42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8007a46:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a48:	06d6      	lsls	r6, r2, #27
 8007a4a:	d5d8      	bpl.n	80079fe <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a4c:	06c8      	lsls	r0, r1, #27
 8007a4e:	d5d6      	bpl.n	80079fe <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a50:	2210      	movs	r2, #16
 8007a52:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a54:	689a      	ldr	r2, [r3, #8]
 8007a56:	0652      	lsls	r2, r2, #25
 8007a58:	f140 8107 	bpl.w	8007c6a <HAL_UART_IRQHandler+0x292>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a5c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8007a5e:	6802      	ldr	r2, [r0, #0]
 8007a60:	6852      	ldr	r2, [r2, #4]
 8007a62:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8007a64:	2a00      	cmp	r2, #0
 8007a66:	d0d5      	beq.n	8007a14 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a68:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8007a6c:	4291      	cmp	r1, r2
 8007a6e:	d9d1      	bls.n	8007a14 <HAL_UART_IRQHandler+0x3c>
        huart->RxXferCount = nb_remaining_rx_data;
 8007a70:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a74:	6982      	ldr	r2, [r0, #24]
 8007a76:	2a20      	cmp	r2, #32
 8007a78:	d02f      	beq.n	8007ada <HAL_UART_IRQHandler+0x102>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a82:	e843 2100 	strex	r1, r2, [r3]
 8007a86:	2900      	cmp	r1, #0
 8007a88:	d1f7      	bne.n	8007a7a <HAL_UART_IRQHandler+0xa2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8a:	f103 0208 	add.w	r2, r3, #8
 8007a8e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a92:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	f103 0508 	add.w	r5, r3, #8
 8007a9a:	e845 2100 	strex	r1, r2, [r5]
 8007a9e:	2900      	cmp	r1, #0
 8007aa0:	d1f3      	bne.n	8007a8a <HAL_UART_IRQHandler+0xb2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	f103 0208 	add.w	r2, r3, #8
 8007aa6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	f103 0508 	add.w	r5, r3, #8
 8007ab2:	e845 2100 	strex	r1, r2, [r5]
 8007ab6:	2900      	cmp	r1, #0
 8007ab8:	d1f3      	bne.n	8007aa2 <HAL_UART_IRQHandler+0xca>
          huart->RxState = HAL_UART_STATE_READY;
 8007aba:	2220      	movs	r2, #32
 8007abc:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac0:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	e843 2100 	strex	r1, r2, [r3]
 8007ace:	2900      	cmp	r1, #0
 8007ad0:	d1f7      	bne.n	8007ac2 <HAL_UART_IRQHandler+0xea>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ad2:	f7fe f811 	bl	8005af8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ad6:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ada:	2302      	movs	r3, #2
 8007adc:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ade:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8007ae2:	1ac9      	subs	r1, r1, r3
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	b289      	uxth	r1, r1
 8007ae8:	f7ff ff74 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
}
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007aee:	487d      	ldr	r0, [pc, #500]	; (8007ce4 <HAL_UART_IRQHandler+0x30c>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007af0:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007af4:	4008      	ands	r0, r1
 8007af6:	4330      	orrs	r0, r6
 8007af8:	f43f af7e 	beq.w	80079f8 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007afc:	07d5      	lsls	r5, r2, #31
 8007afe:	d509      	bpl.n	8007b14 <HAL_UART_IRQHandler+0x13c>
 8007b00:	05c8      	lsls	r0, r1, #23
 8007b02:	d507      	bpl.n	8007b14 <HAL_UART_IRQHandler+0x13c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007b04:	2001      	movs	r0, #1
 8007b06:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007b08:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b0c:	f040 0001 	orr.w	r0, r0, #1
 8007b10:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b14:	0795      	lsls	r5, r2, #30
 8007b16:	f140 8081 	bpl.w	8007c1c <HAL_UART_IRQHandler+0x244>
 8007b1a:	b18e      	cbz	r6, 8007b40 <HAL_UART_IRQHandler+0x168>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007b1c:	2002      	movs	r0, #2
 8007b1e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b20:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b24:	f040 0004 	orr.w	r0, r0, #4
 8007b28:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b2c:	0750      	lsls	r0, r2, #29
 8007b2e:	d507      	bpl.n	8007b40 <HAL_UART_IRQHandler+0x168>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b30:	2004      	movs	r0, #4
 8007b32:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b34:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b38:	f040 0002 	orr.w	r0, r0, #2
 8007b3c:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b40:	0710      	lsls	r0, r2, #28
 8007b42:	d50b      	bpl.n	8007b5c <HAL_UART_IRQHandler+0x184>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007b44:	f001 0020 	and.w	r0, r1, #32
 8007b48:	4330      	orrs	r0, r6
 8007b4a:	d007      	beq.n	8007b5c <HAL_UART_IRQHandler+0x184>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b4c:	2008      	movs	r0, #8
 8007b4e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b50:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b54:	f040 0008 	orr.w	r0, r0, #8
 8007b58:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b5c:	0516      	lsls	r6, r2, #20
 8007b5e:	d50a      	bpl.n	8007b76 <HAL_UART_IRQHandler+0x19e>
 8007b60:	014d      	lsls	r5, r1, #5
 8007b62:	d508      	bpl.n	8007b76 <HAL_UART_IRQHandler+0x19e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b64:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007b68:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b6a:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b6e:	f040 0020 	orr.w	r0, r0, #32
 8007b72:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b76:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	f43f af4a 	beq.w	8007a14 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007b80:	0690      	lsls	r0, r2, #26
 8007b82:	d506      	bpl.n	8007b92 <HAL_UART_IRQHandler+0x1ba>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007b84:	0689      	lsls	r1, r1, #26
 8007b86:	d504      	bpl.n	8007b92 <HAL_UART_IRQHandler+0x1ba>
        if (huart->RxISR != NULL)
 8007b88:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8007b8a:	b112      	cbz	r2, 8007b92 <HAL_UART_IRQHandler+0x1ba>
          huart->RxISR(huart);
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b90:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8007b92:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b96:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b98:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b9c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8007ba0:	ea52 0501 	orrs.w	r5, r2, r1
 8007ba4:	f000 8098 	beq.w	8007cd8 <HAL_UART_IRQHandler+0x300>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb0:	e843 2100 	strex	r1, r2, [r3]
 8007bb4:	2900      	cmp	r1, #0
 8007bb6:	d1f7      	bne.n	8007ba8 <HAL_UART_IRQHandler+0x1d0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb8:	f103 0208 	add.w	r2, r3, #8
 8007bbc:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bc0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc4:	f103 0008 	add.w	r0, r3, #8
 8007bc8:	e840 2100 	strex	r1, r2, [r0]
 8007bcc:	2900      	cmp	r1, #0
 8007bce:	d1f3      	bne.n	8007bb8 <HAL_UART_IRQHandler+0x1e0>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bd0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007bd2:	2a01      	cmp	r2, #1
 8007bd4:	d034      	beq.n	8007c40 <HAL_UART_IRQHandler+0x268>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bd6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007bd8:	2120      	movs	r1, #32
 8007bda:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bde:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007be0:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 8007be2:	66a2      	str	r2, [r4, #104]	; 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007be4:	064a      	lsls	r2, r1, #25
 8007be6:	d53c      	bpl.n	8007c62 <HAL_UART_IRQHandler+0x28a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be8:	f103 0208 	add.w	r2, r3, #8
 8007bec:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf4:	f103 0008 	add.w	r0, r3, #8
 8007bf8:	e840 2100 	strex	r1, r2, [r0]
 8007bfc:	2900      	cmp	r1, #0
 8007bfe:	d1f3      	bne.n	8007be8 <HAL_UART_IRQHandler+0x210>
          if (huart->hdmarx != NULL)
 8007c00:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8007c02:	b370      	cbz	r0, 8007c62 <HAL_UART_IRQHandler+0x28a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c04:	4b38      	ldr	r3, [pc, #224]	; (8007ce8 <HAL_UART_IRQHandler+0x310>)
 8007c06:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c08:	f7fd ff9a 	bl	8005b40 <HAL_DMA_Abort_IT>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	f43f af01 	beq.w	8007a14 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c12:	6f60      	ldr	r0, [r4, #116]	; 0x74
}
 8007c14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c18:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007c1a:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c1c:	0755      	lsls	r5, r2, #29
 8007c1e:	d58f      	bpl.n	8007b40 <HAL_UART_IRQHandler+0x168>
 8007c20:	2e00      	cmp	r6, #0
 8007c22:	d185      	bne.n	8007b30 <HAL_UART_IRQHandler+0x158>
 8007c24:	e78c      	b.n	8007b40 <HAL_UART_IRQHandler+0x168>
      if (huart->RxISR != NULL)
 8007c26:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f47f af0a 	bne.w	8007a42 <HAL_UART_IRQHandler+0x6a>
 8007c2e:	e6f1      	b.n	8007a14 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c30:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8007c34:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c36:	621a      	str	r2, [r3, #32]
}
 8007c38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8007c3c:	f000 bc40 	b.w	80084c0 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c40:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c44:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c48:	e843 2100 	strex	r1, r2, [r3]
 8007c4c:	2900      	cmp	r1, #0
 8007c4e:	d0c2      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x1fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c50:	e853 2f00 	ldrex	r2, [r3]
 8007c54:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c58:	e843 2100 	strex	r1, r2, [r3]
 8007c5c:	2900      	cmp	r1, #0
 8007c5e:	d1ef      	bne.n	8007c40 <HAL_UART_IRQHandler+0x268>
 8007c60:	e7b9      	b.n	8007bd6 <HAL_UART_IRQHandler+0x1fe>
            HAL_UART_ErrorCallback(huart);
 8007c62:	4620      	mov	r0, r4
 8007c64:	f7ff fe50 	bl	8007908 <HAL_UART_ErrorCallback>
}
 8007c68:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c6a:	f8b4 105a 	ldrh.w	r1, [r4, #90]	; 0x5a
      if ((huart->RxXferCount > 0U)
 8007c6e:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c72:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 8007c76:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c78:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8007c7a:	2a00      	cmp	r2, #0
 8007c7c:	f43f aeca 	beq.w	8007a14 <HAL_UART_IRQHandler+0x3c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c80:	1a41      	subs	r1, r0, r1
 8007c82:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8007c84:	2900      	cmp	r1, #0
 8007c86:	f43f aec5 	beq.w	8007a14 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c8a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c92:	e843 2000 	strex	r0, r2, [r3]
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d1f7      	bne.n	8007c8a <HAL_UART_IRQHandler+0x2b2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9a:	f103 0208 	add.w	r2, r3, #8
 8007c9e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca2:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca6:	f103 0508 	add.w	r5, r3, #8
 8007caa:	e845 2000 	strex	r0, r2, [r5]
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d1f3      	bne.n	8007c9a <HAL_UART_IRQHandler+0x2c2>
        huart->RxState = HAL_UART_STATE_READY;
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
        huart->RxISR = NULL;
 8007cb8:	66a0      	str	r0, [r4, #104]	; 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cba:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cc0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc4:	e843 2000 	strex	r0, r2, [r3]
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d1f7      	bne.n	8007cbc <HAL_UART_IRQHandler+0x2e4>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ccc:	2302      	movs	r3, #2
 8007cce:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f7ff fe7f 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
}
 8007cd6:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f7ff fe15 	bl	8007908 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cde:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 8007ce2:	bd70      	pop	{r4, r5, r6, pc}
 8007ce4:	04000120 	.word	0x04000120
 8007ce8:	080079c1 	.word	0x080079c1

08007cec <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8007cec:	b508      	push	{r3, lr}
 8007cee:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf0:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cf4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf8:	e843 2100 	strex	r1, r2, [r3]
 8007cfc:	2900      	cmp	r1, #0
 8007cfe:	d1f7      	bne.n	8007cf0 <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d00:	f103 0208 	add.w	r2, r3, #8
 8007d04:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d08:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0c:	f103 0c08 	add.w	ip, r3, #8
 8007d10:	e84c 2100 	strex	r1, r2, [ip]
 8007d14:	2900      	cmp	r1, #0
 8007d16:	d1f3      	bne.n	8007d00 <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d1e:	6641      	str	r1, [r0, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d20:	685a      	ldr	r2, [r3, #4]
      huart->RxISR = NULL;
 8007d22:	6681      	str	r1, [r0, #104]	; 0x68
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d24:	0211      	lsls	r1, r2, #8
 8007d26:	d416      	bmi.n	8007d56 <UART_RxISR_16BIT.part.0+0x6a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d28:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007d2a:	2a01      	cmp	r2, #1
 8007d2c:	d124      	bne.n	8007d78 <UART_RxISR_16BIT.part.0+0x8c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2e:	2200      	movs	r2, #0
 8007d30:	6602      	str	r2, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d32:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d36:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3a:	e843 2100 	strex	r1, r2, [r3]
 8007d3e:	2900      	cmp	r1, #0
 8007d40:	d1f7      	bne.n	8007d32 <UART_RxISR_16BIT.part.0+0x46>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d42:	69da      	ldr	r2, [r3, #28]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d44:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d48:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d4a:	bf44      	itt	mi
 8007d4c:	2210      	movmi	r2, #16
 8007d4e:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d50:	f7ff fe40 	bl	80079d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d54:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d56:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d5a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	e843 2100 	strex	r1, r2, [r3]
 8007d62:	2900      	cmp	r1, #0
 8007d64:	d0e0      	beq.n	8007d28 <UART_RxISR_16BIT.part.0+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d66:	e853 2f00 	ldrex	r2, [r3]
 8007d6a:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d6e:	e843 2100 	strex	r1, r2, [r3]
 8007d72:	2900      	cmp	r1, #0
 8007d74:	d1ef      	bne.n	8007d56 <UART_RxISR_16BIT.part.0+0x6a>
 8007d76:	e7d7      	b.n	8007d28 <UART_RxISR_16BIT.part.0+0x3c>
        HAL_UART_RxCpltCallback(huart);
 8007d78:	f7f9 fd88 	bl	800188c <HAL_UART_RxCpltCallback>
}
 8007d7c:	bd08      	pop	{r3, pc}
 8007d7e:	bf00      	nop

08007d80 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d80:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
  uint16_t uhMask = huart->Mask;
 8007d84:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d88:	2922      	cmp	r1, #34	; 0x22
 8007d8a:	d005      	beq.n	8007d98 <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d8c:	6802      	ldr	r2, [r0, #0]
 8007d8e:	6993      	ldr	r3, [r2, #24]
 8007d90:	f043 0308 	orr.w	r3, r3, #8
 8007d94:	6193      	str	r3, [r2, #24]
 8007d96:	4770      	bx	lr
{
 8007d98:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d9a:	6804      	ldr	r4, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8007d9c:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d9e:	f8b4 c024 	ldrh.w	ip, [r4, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8007da2:	ea02 020c 	and.w	r2, r2, ip
 8007da6:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8007daa:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8007dae:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8007db0:	3a01      	subs	r2, #1
 8007db2:	b292      	uxth	r2, r2
 8007db4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8007db8:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	b91b      	cbnz	r3, 8007dc8 <UART_RxISR_16BIT+0x48>
  }
}
 8007dc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dc4:	f7ff bf92 	b.w	8007cec <UART_RxISR_16BIT.part.0>
 8007dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop

08007dd0 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dd0:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
  uint16_t uhMask = huart->Mask;
 8007dd4:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007dd8:	2922      	cmp	r1, #34	; 0x22
 8007dda:	d005      	beq.n	8007de8 <UART_RxISR_8BIT+0x18>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ddc:	6802      	ldr	r2, [r0, #0]
 8007dde:	6993      	ldr	r3, [r2, #24]
 8007de0:	f043 0308 	orr.w	r3, r3, #8
 8007de4:	6193      	str	r3, [r2, #24]
 8007de6:	4770      	bx	lr
{
 8007de8:	b410      	push	{r4}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007dea:	6804      	ldr	r4, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007dec:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007dee:	f8b4 c024 	ldrh.w	ip, [r4, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007df2:	ea02 020c 	and.w	r2, r2, ip
 8007df6:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8007df8:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8007dfc:	6d41      	ldr	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8007dfe:	3a01      	subs	r2, #1
 8007e00:	b292      	uxth	r2, r2
 8007e02:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8007e06:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 8007e0a:	3101      	adds	r1, #1
    if (huart->RxXferCount == 0U)
 8007e0c:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8007e0e:	6541      	str	r1, [r0, #84]	; 0x54
    if (huart->RxXferCount == 0U)
 8007e10:	b91a      	cbnz	r2, 8007e1a <UART_RxISR_8BIT+0x4a>
}
 8007e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e16:	f7ff bf69 	b.w	8007cec <UART_RxISR_16BIT.part.0>
 8007e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007e22:	07da      	lsls	r2, r3, #31
{
 8007e24:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e26:	d506      	bpl.n	8007e36 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e28:	6801      	ldr	r1, [r0, #0]
 8007e2a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8007e2c:	684a      	ldr	r2, [r1, #4]
 8007e2e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007e32:	4322      	orrs	r2, r4
 8007e34:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e36:	079c      	lsls	r4, r3, #30
 8007e38:	d506      	bpl.n	8007e48 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e3a:	6801      	ldr	r1, [r0, #0]
 8007e3c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007e3e:	684a      	ldr	r2, [r1, #4]
 8007e40:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007e44:	4322      	orrs	r2, r4
 8007e46:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e48:	0759      	lsls	r1, r3, #29
 8007e4a:	d506      	bpl.n	8007e5a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e4c:	6801      	ldr	r1, [r0, #0]
 8007e4e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007e50:	684a      	ldr	r2, [r1, #4]
 8007e52:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e56:	4322      	orrs	r2, r4
 8007e58:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e5a:	071a      	lsls	r2, r3, #28
 8007e5c:	d506      	bpl.n	8007e6c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e5e:	6801      	ldr	r1, [r0, #0]
 8007e60:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007e62:	684a      	ldr	r2, [r1, #4]
 8007e64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007e68:	4322      	orrs	r2, r4
 8007e6a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e6c:	06dc      	lsls	r4, r3, #27
 8007e6e:	d506      	bpl.n	8007e7e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e70:	6801      	ldr	r1, [r0, #0]
 8007e72:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007e74:	688a      	ldr	r2, [r1, #8]
 8007e76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007e7a:	4322      	orrs	r2, r4
 8007e7c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e7e:	0699      	lsls	r1, r3, #26
 8007e80:	d506      	bpl.n	8007e90 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e82:	6801      	ldr	r1, [r0, #0]
 8007e84:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007e86:	688a      	ldr	r2, [r1, #8]
 8007e88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e8c:	4322      	orrs	r2, r4
 8007e8e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e90:	065a      	lsls	r2, r3, #25
 8007e92:	d509      	bpl.n	8007ea8 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e94:	6801      	ldr	r1, [r0, #0]
 8007e96:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8007e98:	684a      	ldr	r2, [r1, #4]
 8007e9a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007e9e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ea0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ea4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007ea6:	d00b      	beq.n	8007ec0 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ea8:	061b      	lsls	r3, r3, #24
 8007eaa:	d506      	bpl.n	8007eba <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eac:	6802      	ldr	r2, [r0, #0]
 8007eae:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007eb0:	6853      	ldr	r3, [r2, #4]
 8007eb2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007eb6:	430b      	orrs	r3, r1
 8007eb8:	6053      	str	r3, [r2, #4]
}
 8007eba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ebe:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ec0:	684a      	ldr	r2, [r1, #4]
 8007ec2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8007ec4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8007ec8:	4322      	orrs	r2, r4
 8007eca:	604a      	str	r2, [r1, #4]
 8007ecc:	e7ec      	b.n	8007ea8 <UART_AdvFeatureConfig+0x88>
 8007ece:	bf00      	nop

08007ed0 <UART_CheckIdleState>:
{
 8007ed0:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed2:	2300      	movs	r3, #0
{
 8007ed4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tickstart = HAL_GetTick();
 8007eda:	f7fc f98b 	bl	80041f4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ede:	6822      	ldr	r2, [r4, #0]
 8007ee0:	6813      	ldr	r3, [r2, #0]
 8007ee2:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8007ee4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ee6:	d40e      	bmi.n	8007f06 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ee8:	6813      	ldr	r3, [r2, #0]
 8007eea:	0759      	lsls	r1, r3, #29
 8007eec:	d42f      	bmi.n	8007f4e <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eee:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	67e2      	str	r2, [r4, #124]	; 0x7c
  return HAL_OK;
 8007ef4:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8007ef6:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efa:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007efc:	6663      	str	r3, [r4, #100]	; 0x64
      __HAL_UNLOCK(huart);
 8007efe:	2300      	movs	r3, #0
 8007f00:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
}
 8007f04:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f06:	69d3      	ldr	r3, [r2, #28]
 8007f08:	0298      	lsls	r0, r3, #10
 8007f0a:	d4ed      	bmi.n	8007ee8 <UART_CheckIdleState+0x18>
 8007f0c:	e00c      	b.n	8007f28 <UART_CheckIdleState+0x58>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f0e:	6819      	ldr	r1, [r3, #0]
 8007f10:	0749      	lsls	r1, r1, #29
 8007f12:	461a      	mov	r2, r3
 8007f14:	d505      	bpl.n	8007f22 <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f16:	69d9      	ldr	r1, [r3, #28]
 8007f18:	0708      	lsls	r0, r1, #28
 8007f1a:	d44a      	bmi.n	8007fb2 <UART_CheckIdleState+0xe2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f1c:	69d9      	ldr	r1, [r3, #28]
 8007f1e:	0509      	lsls	r1, r1, #20
 8007f20:	d475      	bmi.n	800800e <UART_CheckIdleState+0x13e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f22:	69db      	ldr	r3, [r3, #28]
 8007f24:	0298      	lsls	r0, r3, #10
 8007f26:	d4df      	bmi.n	8007ee8 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f28:	f7fc f964 	bl	80041f4 <HAL_GetTick>
 8007f2c:	1b43      	subs	r3, r0, r5
 8007f2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	d3eb      	bcc.n	8007f0e <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f36:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3e:	e843 2100 	strex	r1, r2, [r3]
 8007f42:	2900      	cmp	r1, #0
 8007f44:	d1f7      	bne.n	8007f36 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 8007f46:	2320      	movs	r3, #32
 8007f48:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8007f4a:	2003      	movs	r0, #3
 8007f4c:	e7d7      	b.n	8007efe <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f4e:	69d3      	ldr	r3, [r2, #28]
 8007f50:	025b      	lsls	r3, r3, #9
 8007f52:	d4cc      	bmi.n	8007eee <UART_CheckIdleState+0x1e>
 8007f54:	e00d      	b.n	8007f72 <UART_CheckIdleState+0xa2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	0750      	lsls	r0, r2, #29
 8007f5a:	d507      	bpl.n	8007f6c <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f5c:	69da      	ldr	r2, [r3, #28]
 8007f5e:	0711      	lsls	r1, r2, #28
 8007f60:	f100 8083 	bmi.w	800806a <UART_CheckIdleState+0x19a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f64:	69da      	ldr	r2, [r3, #28]
 8007f66:	0512      	lsls	r2, r2, #20
 8007f68:	f100 80ad 	bmi.w	80080c6 <UART_CheckIdleState+0x1f6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	025b      	lsls	r3, r3, #9
 8007f70:	d4bd      	bmi.n	8007eee <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f72:	f7fc f93f 	bl	80041f4 <HAL_GetTick>
 8007f76:	1b43      	subs	r3, r0, r5
 8007f78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f7c:	6823      	ldr	r3, [r4, #0]
 8007f7e:	d3ea      	bcc.n	8007f56 <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f80:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f84:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f88:	e843 2100 	strex	r1, r2, [r3]
 8007f8c:	2900      	cmp	r1, #0
 8007f8e:	d1f7      	bne.n	8007f80 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	f103 0208 	add.w	r2, r3, #8
 8007f94:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f98:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	f103 0008 	add.w	r0, r3, #8
 8007fa0:	e840 2100 	strex	r1, r2, [r0]
 8007fa4:	2900      	cmp	r1, #0
 8007fa6:	d1f3      	bne.n	8007f90 <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 8007fa8:	2320      	movs	r3, #32
 8007faa:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
      return HAL_TIMEOUT;
 8007fae:	2003      	movs	r0, #3
 8007fb0:	e7a5      	b.n	8007efe <UART_CheckIdleState+0x2e>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007fb2:	2208      	movs	r2, #8
 8007fb4:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	e843 2100 	strex	r1, r2, [r3]
 8007fc2:	2900      	cmp	r1, #0
 8007fc4:	d1f7      	bne.n	8007fb6 <UART_CheckIdleState+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc6:	f103 0208 	add.w	r2, r3, #8
 8007fca:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fce:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd2:	f103 0008 	add.w	r0, r3, #8
 8007fd6:	e840 2100 	strex	r1, r2, [r0]
 8007fda:	2900      	cmp	r1, #0
 8007fdc:	d1f3      	bne.n	8007fc6 <UART_CheckIdleState+0xf6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fde:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8007fe0:	2a01      	cmp	r2, #1
 8007fe2:	d00b      	beq.n	8007ffc <UART_CheckIdleState+0x12c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007fe6:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007fe8:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007fea:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8007fee:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff0:	6622      	str	r2, [r4, #96]	; 0x60
           __HAL_UNLOCK(huart);
 8007ff2:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ff6:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
           return HAL_ERROR;
 8007ffa:	e79c      	b.n	8007f36 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008000:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008004:	e843 2100 	strex	r1, r2, [r3]
 8008008:	2900      	cmp	r1, #0
 800800a:	d1f7      	bne.n	8007ffc <UART_CheckIdleState+0x12c>
 800800c:	e7ea      	b.n	8007fe4 <UART_CheckIdleState+0x114>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800800e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008012:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008014:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008018:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801c:	e843 2100 	strex	r1, r2, [r3]
 8008020:	2900      	cmp	r1, #0
 8008022:	d1f7      	bne.n	8008014 <UART_CheckIdleState+0x144>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008024:	f103 0208 	add.w	r2, r3, #8
 8008028:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	f103 0008 	add.w	r0, r3, #8
 8008034:	e840 2100 	strex	r1, r2, [r0]
 8008038:	2900      	cmp	r1, #0
 800803a:	d1f3      	bne.n	8008024 <UART_CheckIdleState+0x154>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800803c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800803e:	2a01      	cmp	r2, #1
 8008040:	d00a      	beq.n	8008058 <UART_CheckIdleState+0x188>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008042:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8008044:	2120      	movs	r1, #32
 8008046:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 800804a:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800804c:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 800804e:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008052:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 8008056:	e76e      	b.n	8007f36 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008058:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800805c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008060:	e843 2100 	strex	r1, r2, [r3]
 8008064:	2900      	cmp	r1, #0
 8008066:	d1f7      	bne.n	8008058 <UART_CheckIdleState+0x188>
 8008068:	e7eb      	b.n	8008042 <UART_CheckIdleState+0x172>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800806a:	2208      	movs	r2, #8
 800806c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008072:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	e843 2100 	strex	r1, r2, [r3]
 800807a:	2900      	cmp	r1, #0
 800807c:	d1f7      	bne.n	800806e <UART_CheckIdleState+0x19e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807e:	f103 0208 	add.w	r2, r3, #8
 8008082:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008086:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808a:	f103 0008 	add.w	r0, r3, #8
 800808e:	e840 2100 	strex	r1, r2, [r0]
 8008092:	2900      	cmp	r1, #0
 8008094:	d1f3      	bne.n	800807e <UART_CheckIdleState+0x1ae>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008096:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008098:	2a01      	cmp	r2, #1
 800809a:	d00b      	beq.n	80080b4 <UART_CheckIdleState+0x1e4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800809c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800809e:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080a0:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80080a2:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 80080a6:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a8:	6622      	str	r2, [r4, #96]	; 0x60
           __HAL_UNLOCK(huart);
 80080aa:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080ae:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
           return HAL_ERROR;
 80080b2:	e765      	b.n	8007f80 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080b8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080bc:	e843 2100 	strex	r1, r2, [r3]
 80080c0:	2900      	cmp	r1, #0
 80080c2:	d1f7      	bne.n	80080b4 <UART_CheckIdleState+0x1e4>
 80080c4:	e7ea      	b.n	800809c <UART_CheckIdleState+0x1cc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080ca:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080cc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d4:	e843 2100 	strex	r1, r2, [r3]
 80080d8:	2900      	cmp	r1, #0
 80080da:	d1f7      	bne.n	80080cc <UART_CheckIdleState+0x1fc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080dc:	f103 0208 	add.w	r2, r3, #8
 80080e0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e8:	f103 0008 	add.w	r0, r3, #8
 80080ec:	e840 2100 	strex	r1, r2, [r0]
 80080f0:	2900      	cmp	r1, #0
 80080f2:	d1f3      	bne.n	80080dc <UART_CheckIdleState+0x20c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080f4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80080f6:	2a01      	cmp	r2, #1
 80080f8:	d00a      	beq.n	8008110 <UART_CheckIdleState+0x240>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080fa:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80080fc:	2120      	movs	r1, #32
 80080fe:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
  huart->RxISR = NULL;
 8008102:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008104:	6622      	str	r2, [r4, #96]	; 0x60
          __HAL_UNLOCK(huart);
 8008106:	f884 2078 	strb.w	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800810a:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
          return HAL_TIMEOUT;
 800810e:	e737      	b.n	8007f80 <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008110:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008114:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008118:	e843 2100 	strex	r1, r2, [r3]
 800811c:	2900      	cmp	r1, #0
 800811e:	d1f7      	bne.n	8008110 <UART_CheckIdleState+0x240>
 8008120:	e7eb      	b.n	80080fa <UART_CheckIdleState+0x22a>
 8008122:	bf00      	nop

08008124 <HAL_UART_Init>:
  if (huart == NULL)
 8008124:	2800      	cmp	r0, #0
 8008126:	f000 80ec 	beq.w	8008302 <HAL_UART_Init+0x1de>
{
 800812a:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 800812c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800812e:	4604      	mov	r4, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d037      	beq.n	80081a4 <HAL_UART_Init+0x80>
  __HAL_UART_DISABLE(huart);
 8008134:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008136:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8008138:	2224      	movs	r2, #36	; 0x24
 800813a:	67e2      	str	r2, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800813c:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800813e:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8008140:	f021 0101 	bic.w	r1, r1, #1
 8008144:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008146:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008148:	69e1      	ldr	r1, [r4, #28]
 800814a:	432a      	orrs	r2, r5
 800814c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800814e:	f420 4016 	bic.w	r0, r0, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008152:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008154:	f020 000c 	bic.w	r0, r0, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008158:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800815a:	4302      	orrs	r2, r0
 800815c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800815e:	685a      	ldr	r2, [r3, #4]
 8008160:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8008162:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008164:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008168:	4302      	orrs	r2, r0
 800816a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800816c:	6898      	ldr	r0, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800816e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008170:	f420 6030 	bic.w	r0, r0, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8008174:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008176:	4302      	orrs	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008178:	4886      	ldr	r0, [pc, #536]	; (8008394 <HAL_UART_Init+0x270>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800817a:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800817c:	4283      	cmp	r3, r0
 800817e:	d016      	beq.n	80081ae <HAL_UART_Init+0x8a>
 8008180:	4a85      	ldr	r2, [pc, #532]	; (8008398 <HAL_UART_Init+0x274>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d046      	beq.n	8008214 <HAL_UART_Init+0xf0>
 8008186:	4a85      	ldr	r2, [pc, #532]	; (800839c <HAL_UART_Init+0x278>)
 8008188:	4293      	cmp	r3, r2
 800818a:	f000 80a4 	beq.w	80082d6 <HAL_UART_Init+0x1b2>
 800818e:	4a84      	ldr	r2, [pc, #528]	; (80083a0 <HAL_UART_Init+0x27c>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d071      	beq.n	8008278 <HAL_UART_Init+0x154>
 8008194:	4a83      	ldr	r2, [pc, #524]	; (80083a4 <HAL_UART_Init+0x280>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d07b      	beq.n	8008292 <HAL_UART_Init+0x16e>
  huart->RxISR = NULL;
 800819a:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800819c:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
}
 80081a0:	2001      	movs	r0, #1
 80081a2:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 80081a4:	f880 3078 	strb.w	r3, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 80081a8:	f7fb fe8c 	bl	8003ec4 <HAL_UART_MspInit>
 80081ac:	e7c2      	b.n	8008134 <HAL_UART_Init+0x10>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081ae:	4b7e      	ldr	r3, [pc, #504]	; (80083a8 <HAL_UART_Init+0x284>)
 80081b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b2:	f003 0303 	and.w	r3, r3, #3
 80081b6:	3b01      	subs	r3, #1
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d93f      	bls.n	800823c <HAL_UART_Init+0x118>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081bc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80081c0:	f000 80c9 	beq.w	8008356 <HAL_UART_Init+0x232>
        pclk = HAL_RCC_GetPCLK2Freq();
 80081c4:	f7fe fba8 	bl	8006918 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80081c8:	b160      	cbz	r0, 80081e4 <HAL_UART_Init+0xc0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80081ca:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081cc:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80081d0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80081d4:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081d8:	f1a0 0310 	sub.w	r3, r0, #16
 80081dc:	4293      	cmp	r3, r2
 80081de:	d8dc      	bhi.n	800819a <HAL_UART_Init+0x76>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081e0:	6823      	ldr	r3, [r4, #0]
 80081e2:	60d8      	str	r0, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80081e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
  huart->RxISR = NULL;
 80081e6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80081e8:	e9c4 331a 	strd	r3, r3, [r4, #104]	; 0x68
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80081ec:	2a00      	cmp	r2, #0
 80081ee:	d16e      	bne.n	80082ce <HAL_UART_Init+0x1aa>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008200:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8008208:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800820a:	601a      	str	r2, [r3, #0]
}
 800820c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 8008210:	f7ff be5e 	b.w	8007ed0 <UART_CheckIdleState>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008214:	4b64      	ldr	r3, [pc, #400]	; (80083a8 <HAL_UART_Init+0x284>)
 8008216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008218:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800821c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008220:	d046      	beq.n	80082b0 <HAL_UART_Init+0x18c>
 8008222:	d84b      	bhi.n	80082bc <HAL_UART_Init+0x198>
 8008224:	2b00      	cmp	r3, #0
 8008226:	d03d      	beq.n	80082a4 <HAL_UART_Init+0x180>
 8008228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800822c:	d1b5      	bne.n	800819a <HAL_UART_Init+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800822e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008232:	f000 8093 	beq.w	800835c <HAL_UART_Init+0x238>
        pclk = HAL_RCC_GetSysClockFreq();
 8008236:	f7fe fb1d 	bl	8006874 <HAL_RCC_GetSysClockFreq>
        break;
 800823a:	e7c5      	b.n	80081c8 <HAL_UART_Init+0xa4>
 800823c:	4a5b      	ldr	r2, [pc, #364]	; (80083ac <HAL_UART_Init+0x288>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800823e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008242:	5cd3      	ldrb	r3, [r2, r3]
 8008244:	f000 808d 	beq.w	8008362 <HAL_UART_Init+0x23e>
    switch (clocksource)
 8008248:	2b08      	cmp	r3, #8
 800824a:	d8a6      	bhi.n	800819a <HAL_UART_Init+0x76>
 800824c:	a201      	add	r2, pc, #4	; (adr r2, 8008254 <HAL_UART_Init+0x130>)
 800824e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008252:	bf00      	nop
 8008254:	080082ab 	.word	0x080082ab
 8008258:	080081c5 	.word	0x080081c5
 800825c:	080082cb 	.word	0x080082cb
 8008260:	0800819b 	.word	0x0800819b
 8008264:	08008237 	.word	0x08008237
 8008268:	0800819b 	.word	0x0800819b
 800826c:	0800819b 	.word	0x0800819b
 8008270:	0800819b 	.word	0x0800819b
 8008274:	080082b7 	.word	0x080082b7
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008278:	4b4b      	ldr	r3, [pc, #300]	; (80083a8 <HAL_UART_Init+0x284>)
 800827a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800827c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008280:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008284:	d014      	beq.n	80082b0 <HAL_UART_Init+0x18c>
 8008286:	d838      	bhi.n	80082fa <HAL_UART_Init+0x1d6>
 8008288:	b163      	cbz	r3, 80082a4 <HAL_UART_Init+0x180>
 800828a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800828e:	d0ce      	beq.n	800822e <HAL_UART_Init+0x10a>
 8008290:	e783      	b.n	800819a <HAL_UART_Init+0x76>
 8008292:	4b45      	ldr	r3, [pc, #276]	; (80083a8 <HAL_UART_Init+0x284>)
 8008294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008296:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800829a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800829e:	d007      	beq.n	80082b0 <HAL_UART_Init+0x18c>
 80082a0:	d835      	bhi.n	800830e <HAL_UART_Init+0x1ea>
 80082a2:	bb83      	cbnz	r3, 8008306 <HAL_UART_Init+0x1e2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082a4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80082a8:	d035      	beq.n	8008316 <HAL_UART_Init+0x1f2>
        pclk = HAL_RCC_GetPCLK1Freq();
 80082aa:	f7fe fb1d 	bl	80068e8 <HAL_RCC_GetPCLK1Freq>
        break;
 80082ae:	e78b      	b.n	80081c8 <HAL_UART_Init+0xa4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082b0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80082b4:	d04a      	beq.n	800834c <HAL_UART_Init+0x228>
        pclk = (uint32_t) LSE_VALUE;
 80082b6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80082ba:	e786      	b.n	80081ca <HAL_UART_Init+0xa6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80082c0:	f47f af6b 	bne.w	800819a <HAL_UART_Init+0x76>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082c4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80082c8:	d043      	beq.n	8008352 <HAL_UART_Init+0x22e>
    switch (clocksource)
 80082ca:	4839      	ldr	r0, [pc, #228]	; (80083b0 <HAL_UART_Init+0x28c>)
 80082cc:	e77d      	b.n	80081ca <HAL_UART_Init+0xa6>
    UART_AdvFeatureConfig(huart);
 80082ce:	4620      	mov	r0, r4
 80082d0:	f7ff fda6 	bl	8007e20 <UART_AdvFeatureConfig>
 80082d4:	e78c      	b.n	80081f0 <HAL_UART_Init+0xcc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082d6:	4b34      	ldr	r3, [pc, #208]	; (80083a8 <HAL_UART_Init+0x284>)
 80082d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082da:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80082de:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80082e2:	d0e5      	beq.n	80082b0 <HAL_UART_Init+0x18c>
 80082e4:	d805      	bhi.n	80082f2 <HAL_UART_Init+0x1ce>
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d0dc      	beq.n	80082a4 <HAL_UART_Init+0x180>
 80082ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80082ee:	d09e      	beq.n	800822e <HAL_UART_Init+0x10a>
 80082f0:	e753      	b.n	800819a <HAL_UART_Init+0x76>
 80082f2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80082f6:	d0e5      	beq.n	80082c4 <HAL_UART_Init+0x1a0>
 80082f8:	e74f      	b.n	800819a <HAL_UART_Init+0x76>
 80082fa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80082fe:	d0e1      	beq.n	80082c4 <HAL_UART_Init+0x1a0>
 8008300:	e74b      	b.n	800819a <HAL_UART_Init+0x76>
}
 8008302:	2001      	movs	r0, #1
 8008304:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800830a:	d090      	beq.n	800822e <HAL_UART_Init+0x10a>
 800830c:	e745      	b.n	800819a <HAL_UART_Init+0x76>
 800830e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008312:	d0d7      	beq.n	80082c4 <HAL_UART_Init+0x1a0>
 8008314:	e741      	b.n	800819a <HAL_UART_Init+0x76>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008316:	f7fe fae7 	bl	80068e8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800831a:	2800      	cmp	r0, #0
 800831c:	f43f af62 	beq.w	80081e4 <HAL_UART_Init+0xc0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008320:	0043      	lsls	r3, r0, #1
 8008322:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008324:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008328:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800832c:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008330:	f1a3 0210 	sub.w	r2, r3, #16
 8008334:	428a      	cmp	r2, r1
 8008336:	f63f af30 	bhi.w	800819a <HAL_UART_Init+0x76>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800833a:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800833e:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008340:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008342:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8008346:	4313      	orrs	r3, r2
 8008348:	60cb      	str	r3, [r1, #12]
  return ret;
 800834a:	e74b      	b.n	80081e4 <HAL_UART_Init+0xc0>
    switch (clocksource)
 800834c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008350:	e7e7      	b.n	8008322 <HAL_UART_Init+0x1fe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008352:	4b18      	ldr	r3, [pc, #96]	; (80083b4 <HAL_UART_Init+0x290>)
 8008354:	e7e5      	b.n	8008322 <HAL_UART_Init+0x1fe>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008356:	f7fe fadf 	bl	8006918 <HAL_RCC_GetPCLK2Freq>
        break;
 800835a:	e7de      	b.n	800831a <HAL_UART_Init+0x1f6>
        pclk = HAL_RCC_GetSysClockFreq();
 800835c:	f7fe fa8a 	bl	8006874 <HAL_RCC_GetSysClockFreq>
        break;
 8008360:	e7db      	b.n	800831a <HAL_UART_Init+0x1f6>
    switch (clocksource)
 8008362:	2b08      	cmp	r3, #8
 8008364:	f63f af19 	bhi.w	800819a <HAL_UART_Init+0x76>
 8008368:	a201      	add	r2, pc, #4	; (adr r2, 8008370 <HAL_UART_Init+0x24c>)
 800836a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800836e:	bf00      	nop
 8008370:	08008317 	.word	0x08008317
 8008374:	08008357 	.word	0x08008357
 8008378:	08008353 	.word	0x08008353
 800837c:	0800819b 	.word	0x0800819b
 8008380:	0800835d 	.word	0x0800835d
 8008384:	0800819b 	.word	0x0800819b
 8008388:	0800819b 	.word	0x0800819b
 800838c:	0800819b 	.word	0x0800819b
 8008390:	0800834d 	.word	0x0800834d
 8008394:	40013800 	.word	0x40013800
 8008398:	40004400 	.word	0x40004400
 800839c:	40004800 	.word	0x40004800
 80083a0:	40004c00 	.word	0x40004c00
 80083a4:	40005000 	.word	0x40005000
 80083a8:	40021000 	.word	0x40021000
 80083ac:	0800c740 	.word	0x0800c740
 80083b0:	007a1200 	.word	0x007a1200
 80083b4:	00f42400 	.word	0x00f42400

080083b8 <UART_Start_Receive_IT>:
{
 80083b8:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 80083ba:	6884      	ldr	r4, [r0, #8]
  huart->pRxBuffPtr  = pData;
 80083bc:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 80083be:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 80083c0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  huart->RxXferSize  = Size;
 80083c4:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 80083c8:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 80083cc:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80083ce:	d044      	beq.n	800845a <UART_Start_Receive_IT+0xa2>
 80083d0:	2c00      	cmp	r4, #0
 80083d2:	d03c      	beq.n	800844e <UART_Start_Receive_IT+0x96>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d4:	2400      	movs	r4, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083d6:	2122      	movs	r1, #34	; 0x22
 80083d8:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083da:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  UART_MASK_COMPUTATION(huart);
 80083de:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083e2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e6:	f102 0308 	add.w	r3, r2, #8
 80083ea:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ee:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f2:	f102 0408 	add.w	r4, r2, #8
 80083f6:	e844 3100 	strex	r1, r3, [r4]
 80083fa:	2900      	cmp	r1, #0
 80083fc:	d1f3      	bne.n	80083e6 <UART_Start_Receive_IT+0x2e>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083fe:	6883      	ldr	r3, [r0, #8]
 8008400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008404:	6903      	ldr	r3, [r0, #16]
 8008406:	d00e      	beq.n	8008426 <UART_Start_Receive_IT+0x6e>
    huart->RxISR = UART_RxISR_8BIT;
 8008408:	491d      	ldr	r1, [pc, #116]	; (8008480 <UART_Start_Receive_IT+0xc8>)
 800840a:	6681      	str	r1, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 800840c:	b173      	cbz	r3, 800842c <UART_Start_Receive_IT+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008412:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008416:	e842 3100 	strex	r1, r3, [r2]
 800841a:	2900      	cmp	r1, #0
 800841c:	d1f7      	bne.n	800840e <UART_Start_Receive_IT+0x56>
}
 800841e:	2000      	movs	r0, #0
 8008420:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008424:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008426:	b9fb      	cbnz	r3, 8008468 <UART_Start_Receive_IT+0xb0>
 8008428:	4b16      	ldr	r3, [pc, #88]	; (8008484 <UART_Start_Receive_IT+0xcc>)
 800842a:	6683      	str	r3, [r0, #104]	; 0x68
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008430:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	e842 3100 	strex	r1, r3, [r2]
 8008438:	2900      	cmp	r1, #0
 800843a:	d0f0      	beq.n	800841e <UART_Start_Receive_IT+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843c:	e852 3f00 	ldrex	r3, [r2]
 8008440:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008444:	e842 3100 	strex	r1, r3, [r2]
 8008448:	2900      	cmp	r1, #0
 800844a:	d1ef      	bne.n	800842c <UART_Start_Receive_IT+0x74>
 800844c:	e7e7      	b.n	800841e <UART_Start_Receive_IT+0x66>
  UART_MASK_COMPUTATION(huart);
 800844e:	6903      	ldr	r3, [r0, #16]
 8008450:	2b00      	cmp	r3, #0
 8008452:	bf0c      	ite	eq
 8008454:	23ff      	moveq	r3, #255	; 0xff
 8008456:	237f      	movne	r3, #127	; 0x7f
 8008458:	e7bc      	b.n	80083d4 <UART_Start_Receive_IT+0x1c>
 800845a:	6902      	ldr	r2, [r0, #16]
 800845c:	2a00      	cmp	r2, #0
 800845e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8008462:	bf18      	it	ne
 8008464:	23ff      	movne	r3, #255	; 0xff
 8008466:	e7b5      	b.n	80083d4 <UART_Start_Receive_IT+0x1c>
    huart->RxISR = UART_RxISR_8BIT;
 8008468:	4b05      	ldr	r3, [pc, #20]	; (8008480 <UART_Start_Receive_IT+0xc8>)
 800846a:	6683      	str	r3, [r0, #104]	; 0x68
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008470:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008474:	e842 3100 	strex	r1, r3, [r2]
 8008478:	2900      	cmp	r1, #0
 800847a:	d1c8      	bne.n	800840e <UART_Start_Receive_IT+0x56>
 800847c:	e7cf      	b.n	800841e <UART_Start_Receive_IT+0x66>
 800847e:	bf00      	nop
 8008480:	08007dd1 	.word	0x08007dd1
 8008484:	08007d81 	.word	0x08007d81

08008488 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8008488:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800848c:	2b20      	cmp	r3, #32
 800848e:	d115      	bne.n	80084bc <HAL_UART_Receive_IT+0x34>
    if ((pData == NULL) || (Size == 0U))
 8008490:	b101      	cbz	r1, 8008494 <HAL_UART_Receive_IT+0xc>
 8008492:	b90a      	cbnz	r2, 8008498 <HAL_UART_Receive_IT+0x10>
      return HAL_ERROR;
 8008494:	2001      	movs	r0, #1
}
 8008496:	4770      	bx	lr
{
 8008498:	b430      	push	{r4, r5}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800849a:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800849c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800849e:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80084a0:	6863      	ldr	r3, [r4, #4]
 80084a2:	021b      	lsls	r3, r3, #8
 80084a4:	d507      	bpl.n	80084b6 <HAL_UART_Receive_IT+0x2e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a6:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80084aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	e844 3500 	strex	r5, r3, [r4]
 80084b2:	2d00      	cmp	r5, #0
 80084b4:	d1f7      	bne.n	80084a6 <HAL_UART_Receive_IT+0x1e>
}
 80084b6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80084b8:	f7ff bf7e 	b.w	80083b8 <UART_Start_Receive_IT>
    return HAL_BUSY;
 80084bc:	2002      	movs	r0, #2
 80084be:	4770      	bx	lr

080084c0 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	0000      	movs	r0, r0
	...

080084c8 <sin>:
 80084c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084ca:	ec53 2b10 	vmov	r2, r3, d0
 80084ce:	4828      	ldr	r0, [pc, #160]	; (8008570 <sin+0xa8>)
 80084d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80084d4:	4281      	cmp	r1, r0
 80084d6:	dc07      	bgt.n	80084e8 <sin+0x20>
 80084d8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8008568 <sin+0xa0>
 80084dc:	2000      	movs	r0, #0
 80084de:	b005      	add	sp, #20
 80084e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80084e4:	f000 b910 	b.w	8008708 <__kernel_sin>
 80084e8:	4822      	ldr	r0, [pc, #136]	; (8008574 <sin+0xac>)
 80084ea:	4281      	cmp	r1, r0
 80084ec:	dd09      	ble.n	8008502 <sin+0x3a>
 80084ee:	ee10 0a10 	vmov	r0, s0
 80084f2:	4619      	mov	r1, r3
 80084f4:	f7f7 fec8 	bl	8000288 <__aeabi_dsub>
 80084f8:	ec41 0b10 	vmov	d0, r0, r1
 80084fc:	b005      	add	sp, #20
 80084fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8008502:	4668      	mov	r0, sp
 8008504:	f000 f9c0 	bl	8008888 <__ieee754_rem_pio2>
 8008508:	f000 0003 	and.w	r0, r0, #3
 800850c:	2801      	cmp	r0, #1
 800850e:	d00c      	beq.n	800852a <sin+0x62>
 8008510:	2802      	cmp	r0, #2
 8008512:	d011      	beq.n	8008538 <sin+0x70>
 8008514:	b9f0      	cbnz	r0, 8008554 <sin+0x8c>
 8008516:	ed9d 1b02 	vldr	d1, [sp, #8]
 800851a:	ed9d 0b00 	vldr	d0, [sp]
 800851e:	2001      	movs	r0, #1
 8008520:	f000 f8f2 	bl	8008708 <__kernel_sin>
 8008524:	ec51 0b10 	vmov	r0, r1, d0
 8008528:	e7e6      	b.n	80084f8 <sin+0x30>
 800852a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800852e:	ed9d 0b00 	vldr	d0, [sp]
 8008532:	f000 f821 	bl	8008578 <__kernel_cos>
 8008536:	e7f5      	b.n	8008524 <sin+0x5c>
 8008538:	ed9d 1b02 	vldr	d1, [sp, #8]
 800853c:	ed9d 0b00 	vldr	d0, [sp]
 8008540:	2001      	movs	r0, #1
 8008542:	f000 f8e1 	bl	8008708 <__kernel_sin>
 8008546:	ec53 2b10 	vmov	r2, r3, d0
 800854a:	ee10 0a10 	vmov	r0, s0
 800854e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008552:	e7d1      	b.n	80084f8 <sin+0x30>
 8008554:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008558:	ed9d 0b00 	vldr	d0, [sp]
 800855c:	f000 f80c 	bl	8008578 <__kernel_cos>
 8008560:	e7f1      	b.n	8008546 <sin+0x7e>
 8008562:	bf00      	nop
 8008564:	f3af 8000 	nop.w
	...
 8008570:	3fe921fb 	.word	0x3fe921fb
 8008574:	7fefffff 	.word	0x7fefffff

08008578 <__kernel_cos>:
 8008578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857c:	ec57 6b10 	vmov	r6, r7, d0
 8008580:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008584:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008588:	ed8d 1b00 	vstr	d1, [sp]
 800858c:	da07      	bge.n	800859e <__kernel_cos+0x26>
 800858e:	ee10 0a10 	vmov	r0, s0
 8008592:	4639      	mov	r1, r7
 8008594:	f7f8 fae0 	bl	8000b58 <__aeabi_d2iz>
 8008598:	2800      	cmp	r0, #0
 800859a:	f000 8088 	beq.w	80086ae <__kernel_cos+0x136>
 800859e:	4632      	mov	r2, r6
 80085a0:	463b      	mov	r3, r7
 80085a2:	4630      	mov	r0, r6
 80085a4:	4639      	mov	r1, r7
 80085a6:	f7f8 f827 	bl	80005f8 <__aeabi_dmul>
 80085aa:	4b51      	ldr	r3, [pc, #324]	; (80086f0 <__kernel_cos+0x178>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	4604      	mov	r4, r0
 80085b0:	460d      	mov	r5, r1
 80085b2:	f7f8 f821 	bl	80005f8 <__aeabi_dmul>
 80085b6:	a340      	add	r3, pc, #256	; (adr r3, 80086b8 <__kernel_cos+0x140>)
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	4682      	mov	sl, r0
 80085be:	468b      	mov	fp, r1
 80085c0:	4620      	mov	r0, r4
 80085c2:	4629      	mov	r1, r5
 80085c4:	f7f8 f818 	bl	80005f8 <__aeabi_dmul>
 80085c8:	a33d      	add	r3, pc, #244	; (adr r3, 80086c0 <__kernel_cos+0x148>)
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	f7f7 fe5d 	bl	800028c <__adddf3>
 80085d2:	4622      	mov	r2, r4
 80085d4:	462b      	mov	r3, r5
 80085d6:	f7f8 f80f 	bl	80005f8 <__aeabi_dmul>
 80085da:	a33b      	add	r3, pc, #236	; (adr r3, 80086c8 <__kernel_cos+0x150>)
 80085dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e0:	f7f7 fe52 	bl	8000288 <__aeabi_dsub>
 80085e4:	4622      	mov	r2, r4
 80085e6:	462b      	mov	r3, r5
 80085e8:	f7f8 f806 	bl	80005f8 <__aeabi_dmul>
 80085ec:	a338      	add	r3, pc, #224	; (adr r3, 80086d0 <__kernel_cos+0x158>)
 80085ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f2:	f7f7 fe4b 	bl	800028c <__adddf3>
 80085f6:	4622      	mov	r2, r4
 80085f8:	462b      	mov	r3, r5
 80085fa:	f7f7 fffd 	bl	80005f8 <__aeabi_dmul>
 80085fe:	a336      	add	r3, pc, #216	; (adr r3, 80086d8 <__kernel_cos+0x160>)
 8008600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008604:	f7f7 fe40 	bl	8000288 <__aeabi_dsub>
 8008608:	4622      	mov	r2, r4
 800860a:	462b      	mov	r3, r5
 800860c:	f7f7 fff4 	bl	80005f8 <__aeabi_dmul>
 8008610:	a333      	add	r3, pc, #204	; (adr r3, 80086e0 <__kernel_cos+0x168>)
 8008612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008616:	f7f7 fe39 	bl	800028c <__adddf3>
 800861a:	4622      	mov	r2, r4
 800861c:	462b      	mov	r3, r5
 800861e:	f7f7 ffeb 	bl	80005f8 <__aeabi_dmul>
 8008622:	4622      	mov	r2, r4
 8008624:	462b      	mov	r3, r5
 8008626:	f7f7 ffe7 	bl	80005f8 <__aeabi_dmul>
 800862a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800862e:	4604      	mov	r4, r0
 8008630:	460d      	mov	r5, r1
 8008632:	4630      	mov	r0, r6
 8008634:	4639      	mov	r1, r7
 8008636:	f7f7 ffdf 	bl	80005f8 <__aeabi_dmul>
 800863a:	460b      	mov	r3, r1
 800863c:	4602      	mov	r2, r0
 800863e:	4629      	mov	r1, r5
 8008640:	4620      	mov	r0, r4
 8008642:	f7f7 fe21 	bl	8000288 <__aeabi_dsub>
 8008646:	4b2b      	ldr	r3, [pc, #172]	; (80086f4 <__kernel_cos+0x17c>)
 8008648:	4598      	cmp	r8, r3
 800864a:	4606      	mov	r6, r0
 800864c:	460f      	mov	r7, r1
 800864e:	dc10      	bgt.n	8008672 <__kernel_cos+0xfa>
 8008650:	4602      	mov	r2, r0
 8008652:	460b      	mov	r3, r1
 8008654:	4650      	mov	r0, sl
 8008656:	4659      	mov	r1, fp
 8008658:	f7f7 fe16 	bl	8000288 <__aeabi_dsub>
 800865c:	460b      	mov	r3, r1
 800865e:	4926      	ldr	r1, [pc, #152]	; (80086f8 <__kernel_cos+0x180>)
 8008660:	4602      	mov	r2, r0
 8008662:	2000      	movs	r0, #0
 8008664:	f7f7 fe10 	bl	8000288 <__aeabi_dsub>
 8008668:	ec41 0b10 	vmov	d0, r0, r1
 800866c:	b003      	add	sp, #12
 800866e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008672:	4b22      	ldr	r3, [pc, #136]	; (80086fc <__kernel_cos+0x184>)
 8008674:	4920      	ldr	r1, [pc, #128]	; (80086f8 <__kernel_cos+0x180>)
 8008676:	4598      	cmp	r8, r3
 8008678:	bfcc      	ite	gt
 800867a:	4d21      	ldrgt	r5, [pc, #132]	; (8008700 <__kernel_cos+0x188>)
 800867c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008680:	2400      	movs	r4, #0
 8008682:	4622      	mov	r2, r4
 8008684:	462b      	mov	r3, r5
 8008686:	2000      	movs	r0, #0
 8008688:	f7f7 fdfe 	bl	8000288 <__aeabi_dsub>
 800868c:	4622      	mov	r2, r4
 800868e:	4680      	mov	r8, r0
 8008690:	4689      	mov	r9, r1
 8008692:	462b      	mov	r3, r5
 8008694:	4650      	mov	r0, sl
 8008696:	4659      	mov	r1, fp
 8008698:	f7f7 fdf6 	bl	8000288 <__aeabi_dsub>
 800869c:	4632      	mov	r2, r6
 800869e:	463b      	mov	r3, r7
 80086a0:	f7f7 fdf2 	bl	8000288 <__aeabi_dsub>
 80086a4:	4602      	mov	r2, r0
 80086a6:	460b      	mov	r3, r1
 80086a8:	4640      	mov	r0, r8
 80086aa:	4649      	mov	r1, r9
 80086ac:	e7da      	b.n	8008664 <__kernel_cos+0xec>
 80086ae:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80086e8 <__kernel_cos+0x170>
 80086b2:	e7db      	b.n	800866c <__kernel_cos+0xf4>
 80086b4:	f3af 8000 	nop.w
 80086b8:	be8838d4 	.word	0xbe8838d4
 80086bc:	bda8fae9 	.word	0xbda8fae9
 80086c0:	bdb4b1c4 	.word	0xbdb4b1c4
 80086c4:	3e21ee9e 	.word	0x3e21ee9e
 80086c8:	809c52ad 	.word	0x809c52ad
 80086cc:	3e927e4f 	.word	0x3e927e4f
 80086d0:	19cb1590 	.word	0x19cb1590
 80086d4:	3efa01a0 	.word	0x3efa01a0
 80086d8:	16c15177 	.word	0x16c15177
 80086dc:	3f56c16c 	.word	0x3f56c16c
 80086e0:	5555554c 	.word	0x5555554c
 80086e4:	3fa55555 	.word	0x3fa55555
 80086e8:	00000000 	.word	0x00000000
 80086ec:	3ff00000 	.word	0x3ff00000
 80086f0:	3fe00000 	.word	0x3fe00000
 80086f4:	3fd33332 	.word	0x3fd33332
 80086f8:	3ff00000 	.word	0x3ff00000
 80086fc:	3fe90000 	.word	0x3fe90000
 8008700:	3fd20000 	.word	0x3fd20000
 8008704:	00000000 	.word	0x00000000

08008708 <__kernel_sin>:
 8008708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870c:	ed2d 8b04 	vpush	{d8-d9}
 8008710:	eeb0 8a41 	vmov.f32	s16, s2
 8008714:	eef0 8a61 	vmov.f32	s17, s3
 8008718:	ec55 4b10 	vmov	r4, r5, d0
 800871c:	b083      	sub	sp, #12
 800871e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008722:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008726:	9001      	str	r0, [sp, #4]
 8008728:	da06      	bge.n	8008738 <__kernel_sin+0x30>
 800872a:	ee10 0a10 	vmov	r0, s0
 800872e:	4629      	mov	r1, r5
 8008730:	f7f8 fa12 	bl	8000b58 <__aeabi_d2iz>
 8008734:	2800      	cmp	r0, #0
 8008736:	d051      	beq.n	80087dc <__kernel_sin+0xd4>
 8008738:	4622      	mov	r2, r4
 800873a:	462b      	mov	r3, r5
 800873c:	4620      	mov	r0, r4
 800873e:	4629      	mov	r1, r5
 8008740:	f7f7 ff5a 	bl	80005f8 <__aeabi_dmul>
 8008744:	4682      	mov	sl, r0
 8008746:	468b      	mov	fp, r1
 8008748:	4602      	mov	r2, r0
 800874a:	460b      	mov	r3, r1
 800874c:	4620      	mov	r0, r4
 800874e:	4629      	mov	r1, r5
 8008750:	f7f7 ff52 	bl	80005f8 <__aeabi_dmul>
 8008754:	a341      	add	r3, pc, #260	; (adr r3, 800885c <__kernel_sin+0x154>)
 8008756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875a:	4680      	mov	r8, r0
 800875c:	4689      	mov	r9, r1
 800875e:	4650      	mov	r0, sl
 8008760:	4659      	mov	r1, fp
 8008762:	f7f7 ff49 	bl	80005f8 <__aeabi_dmul>
 8008766:	a33f      	add	r3, pc, #252	; (adr r3, 8008864 <__kernel_sin+0x15c>)
 8008768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876c:	f7f7 fd8c 	bl	8000288 <__aeabi_dsub>
 8008770:	4652      	mov	r2, sl
 8008772:	465b      	mov	r3, fp
 8008774:	f7f7 ff40 	bl	80005f8 <__aeabi_dmul>
 8008778:	a33c      	add	r3, pc, #240	; (adr r3, 800886c <__kernel_sin+0x164>)
 800877a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877e:	f7f7 fd85 	bl	800028c <__adddf3>
 8008782:	4652      	mov	r2, sl
 8008784:	465b      	mov	r3, fp
 8008786:	f7f7 ff37 	bl	80005f8 <__aeabi_dmul>
 800878a:	a33a      	add	r3, pc, #232	; (adr r3, 8008874 <__kernel_sin+0x16c>)
 800878c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008790:	f7f7 fd7a 	bl	8000288 <__aeabi_dsub>
 8008794:	4652      	mov	r2, sl
 8008796:	465b      	mov	r3, fp
 8008798:	f7f7 ff2e 	bl	80005f8 <__aeabi_dmul>
 800879c:	a337      	add	r3, pc, #220	; (adr r3, 800887c <__kernel_sin+0x174>)
 800879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a2:	f7f7 fd73 	bl	800028c <__adddf3>
 80087a6:	9b01      	ldr	r3, [sp, #4]
 80087a8:	4606      	mov	r6, r0
 80087aa:	460f      	mov	r7, r1
 80087ac:	b9eb      	cbnz	r3, 80087ea <__kernel_sin+0xe2>
 80087ae:	4602      	mov	r2, r0
 80087b0:	460b      	mov	r3, r1
 80087b2:	4650      	mov	r0, sl
 80087b4:	4659      	mov	r1, fp
 80087b6:	f7f7 ff1f 	bl	80005f8 <__aeabi_dmul>
 80087ba:	a325      	add	r3, pc, #148	; (adr r3, 8008850 <__kernel_sin+0x148>)
 80087bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c0:	f7f7 fd62 	bl	8000288 <__aeabi_dsub>
 80087c4:	4642      	mov	r2, r8
 80087c6:	464b      	mov	r3, r9
 80087c8:	f7f7 ff16 	bl	80005f8 <__aeabi_dmul>
 80087cc:	4602      	mov	r2, r0
 80087ce:	460b      	mov	r3, r1
 80087d0:	4620      	mov	r0, r4
 80087d2:	4629      	mov	r1, r5
 80087d4:	f7f7 fd5a 	bl	800028c <__adddf3>
 80087d8:	4604      	mov	r4, r0
 80087da:	460d      	mov	r5, r1
 80087dc:	ec45 4b10 	vmov	d0, r4, r5
 80087e0:	b003      	add	sp, #12
 80087e2:	ecbd 8b04 	vpop	{d8-d9}
 80087e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ea:	4b1b      	ldr	r3, [pc, #108]	; (8008858 <__kernel_sin+0x150>)
 80087ec:	ec51 0b18 	vmov	r0, r1, d8
 80087f0:	2200      	movs	r2, #0
 80087f2:	f7f7 ff01 	bl	80005f8 <__aeabi_dmul>
 80087f6:	4632      	mov	r2, r6
 80087f8:	ec41 0b19 	vmov	d9, r0, r1
 80087fc:	463b      	mov	r3, r7
 80087fe:	4640      	mov	r0, r8
 8008800:	4649      	mov	r1, r9
 8008802:	f7f7 fef9 	bl	80005f8 <__aeabi_dmul>
 8008806:	4602      	mov	r2, r0
 8008808:	460b      	mov	r3, r1
 800880a:	ec51 0b19 	vmov	r0, r1, d9
 800880e:	f7f7 fd3b 	bl	8000288 <__aeabi_dsub>
 8008812:	4652      	mov	r2, sl
 8008814:	465b      	mov	r3, fp
 8008816:	f7f7 feef 	bl	80005f8 <__aeabi_dmul>
 800881a:	ec53 2b18 	vmov	r2, r3, d8
 800881e:	f7f7 fd33 	bl	8000288 <__aeabi_dsub>
 8008822:	a30b      	add	r3, pc, #44	; (adr r3, 8008850 <__kernel_sin+0x148>)
 8008824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008828:	4606      	mov	r6, r0
 800882a:	460f      	mov	r7, r1
 800882c:	4640      	mov	r0, r8
 800882e:	4649      	mov	r1, r9
 8008830:	f7f7 fee2 	bl	80005f8 <__aeabi_dmul>
 8008834:	4602      	mov	r2, r0
 8008836:	460b      	mov	r3, r1
 8008838:	4630      	mov	r0, r6
 800883a:	4639      	mov	r1, r7
 800883c:	f7f7 fd26 	bl	800028c <__adddf3>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4620      	mov	r0, r4
 8008846:	4629      	mov	r1, r5
 8008848:	f7f7 fd1e 	bl	8000288 <__aeabi_dsub>
 800884c:	e7c4      	b.n	80087d8 <__kernel_sin+0xd0>
 800884e:	bf00      	nop
 8008850:	55555549 	.word	0x55555549
 8008854:	3fc55555 	.word	0x3fc55555
 8008858:	3fe00000 	.word	0x3fe00000
 800885c:	5acfd57c 	.word	0x5acfd57c
 8008860:	3de5d93a 	.word	0x3de5d93a
 8008864:	8a2b9ceb 	.word	0x8a2b9ceb
 8008868:	3e5ae5e6 	.word	0x3e5ae5e6
 800886c:	57b1fe7d 	.word	0x57b1fe7d
 8008870:	3ec71de3 	.word	0x3ec71de3
 8008874:	19c161d5 	.word	0x19c161d5
 8008878:	3f2a01a0 	.word	0x3f2a01a0
 800887c:	1110f8a6 	.word	0x1110f8a6
 8008880:	3f811111 	.word	0x3f811111
 8008884:	00000000 	.word	0x00000000

08008888 <__ieee754_rem_pio2>:
 8008888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800888c:	ed2d 8b02 	vpush	{d8}
 8008890:	ec55 4b10 	vmov	r4, r5, d0
 8008894:	4bca      	ldr	r3, [pc, #808]	; (8008bc0 <__ieee754_rem_pio2+0x338>)
 8008896:	b08b      	sub	sp, #44	; 0x2c
 8008898:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800889c:	4598      	cmp	r8, r3
 800889e:	4682      	mov	sl, r0
 80088a0:	9502      	str	r5, [sp, #8]
 80088a2:	dc08      	bgt.n	80088b6 <__ieee754_rem_pio2+0x2e>
 80088a4:	2200      	movs	r2, #0
 80088a6:	2300      	movs	r3, #0
 80088a8:	ed80 0b00 	vstr	d0, [r0]
 80088ac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80088b0:	f04f 0b00 	mov.w	fp, #0
 80088b4:	e028      	b.n	8008908 <__ieee754_rem_pio2+0x80>
 80088b6:	4bc3      	ldr	r3, [pc, #780]	; (8008bc4 <__ieee754_rem_pio2+0x33c>)
 80088b8:	4598      	cmp	r8, r3
 80088ba:	dc78      	bgt.n	80089ae <__ieee754_rem_pio2+0x126>
 80088bc:	9b02      	ldr	r3, [sp, #8]
 80088be:	4ec2      	ldr	r6, [pc, #776]	; (8008bc8 <__ieee754_rem_pio2+0x340>)
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	ee10 0a10 	vmov	r0, s0
 80088c6:	a3b0      	add	r3, pc, #704	; (adr r3, 8008b88 <__ieee754_rem_pio2+0x300>)
 80088c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088cc:	4629      	mov	r1, r5
 80088ce:	dd39      	ble.n	8008944 <__ieee754_rem_pio2+0xbc>
 80088d0:	f7f7 fcda 	bl	8000288 <__aeabi_dsub>
 80088d4:	45b0      	cmp	r8, r6
 80088d6:	4604      	mov	r4, r0
 80088d8:	460d      	mov	r5, r1
 80088da:	d01b      	beq.n	8008914 <__ieee754_rem_pio2+0x8c>
 80088dc:	a3ac      	add	r3, pc, #688	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 80088de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e2:	f7f7 fcd1 	bl	8000288 <__aeabi_dsub>
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	e9ca 2300 	strd	r2, r3, [sl]
 80088ee:	4620      	mov	r0, r4
 80088f0:	4629      	mov	r1, r5
 80088f2:	f7f7 fcc9 	bl	8000288 <__aeabi_dsub>
 80088f6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 80088f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088fc:	f7f7 fcc4 	bl	8000288 <__aeabi_dsub>
 8008900:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008904:	f04f 0b01 	mov.w	fp, #1
 8008908:	4658      	mov	r0, fp
 800890a:	b00b      	add	sp, #44	; 0x2c
 800890c:	ecbd 8b02 	vpop	{d8}
 8008910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008914:	a3a0      	add	r3, pc, #640	; (adr r3, 8008b98 <__ieee754_rem_pio2+0x310>)
 8008916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891a:	f7f7 fcb5 	bl	8000288 <__aeabi_dsub>
 800891e:	a3a0      	add	r3, pc, #640	; (adr r3, 8008ba0 <__ieee754_rem_pio2+0x318>)
 8008920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008924:	4604      	mov	r4, r0
 8008926:	460d      	mov	r5, r1
 8008928:	f7f7 fcae 	bl	8000288 <__aeabi_dsub>
 800892c:	4602      	mov	r2, r0
 800892e:	460b      	mov	r3, r1
 8008930:	e9ca 2300 	strd	r2, r3, [sl]
 8008934:	4620      	mov	r0, r4
 8008936:	4629      	mov	r1, r5
 8008938:	f7f7 fca6 	bl	8000288 <__aeabi_dsub>
 800893c:	a398      	add	r3, pc, #608	; (adr r3, 8008ba0 <__ieee754_rem_pio2+0x318>)
 800893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008942:	e7db      	b.n	80088fc <__ieee754_rem_pio2+0x74>
 8008944:	f7f7 fca2 	bl	800028c <__adddf3>
 8008948:	45b0      	cmp	r8, r6
 800894a:	4604      	mov	r4, r0
 800894c:	460d      	mov	r5, r1
 800894e:	d016      	beq.n	800897e <__ieee754_rem_pio2+0xf6>
 8008950:	a38f      	add	r3, pc, #572	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 8008952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008956:	f7f7 fc99 	bl	800028c <__adddf3>
 800895a:	4602      	mov	r2, r0
 800895c:	460b      	mov	r3, r1
 800895e:	e9ca 2300 	strd	r2, r3, [sl]
 8008962:	4620      	mov	r0, r4
 8008964:	4629      	mov	r1, r5
 8008966:	f7f7 fc8f 	bl	8000288 <__aeabi_dsub>
 800896a:	a389      	add	r3, pc, #548	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 800896c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008970:	f7f7 fc8c 	bl	800028c <__adddf3>
 8008974:	f04f 3bff 	mov.w	fp, #4294967295
 8008978:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800897c:	e7c4      	b.n	8008908 <__ieee754_rem_pio2+0x80>
 800897e:	a386      	add	r3, pc, #536	; (adr r3, 8008b98 <__ieee754_rem_pio2+0x310>)
 8008980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008984:	f7f7 fc82 	bl	800028c <__adddf3>
 8008988:	a385      	add	r3, pc, #532	; (adr r3, 8008ba0 <__ieee754_rem_pio2+0x318>)
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	4604      	mov	r4, r0
 8008990:	460d      	mov	r5, r1
 8008992:	f7f7 fc7b 	bl	800028c <__adddf3>
 8008996:	4602      	mov	r2, r0
 8008998:	460b      	mov	r3, r1
 800899a:	e9ca 2300 	strd	r2, r3, [sl]
 800899e:	4620      	mov	r0, r4
 80089a0:	4629      	mov	r1, r5
 80089a2:	f7f7 fc71 	bl	8000288 <__aeabi_dsub>
 80089a6:	a37e      	add	r3, pc, #504	; (adr r3, 8008ba0 <__ieee754_rem_pio2+0x318>)
 80089a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ac:	e7e0      	b.n	8008970 <__ieee754_rem_pio2+0xe8>
 80089ae:	4b87      	ldr	r3, [pc, #540]	; (8008bcc <__ieee754_rem_pio2+0x344>)
 80089b0:	4598      	cmp	r8, r3
 80089b2:	f300 80d8 	bgt.w	8008b66 <__ieee754_rem_pio2+0x2de>
 80089b6:	f000 f96d 	bl	8008c94 <fabs>
 80089ba:	ec55 4b10 	vmov	r4, r5, d0
 80089be:	ee10 0a10 	vmov	r0, s0
 80089c2:	a379      	add	r3, pc, #484	; (adr r3, 8008ba8 <__ieee754_rem_pio2+0x320>)
 80089c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c8:	4629      	mov	r1, r5
 80089ca:	f7f7 fe15 	bl	80005f8 <__aeabi_dmul>
 80089ce:	4b80      	ldr	r3, [pc, #512]	; (8008bd0 <__ieee754_rem_pio2+0x348>)
 80089d0:	2200      	movs	r2, #0
 80089d2:	f7f7 fc5b 	bl	800028c <__adddf3>
 80089d6:	f7f8 f8bf 	bl	8000b58 <__aeabi_d2iz>
 80089da:	4683      	mov	fp, r0
 80089dc:	f7f7 fda2 	bl	8000524 <__aeabi_i2d>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	ec43 2b18 	vmov	d8, r2, r3
 80089e8:	a367      	add	r3, pc, #412	; (adr r3, 8008b88 <__ieee754_rem_pio2+0x300>)
 80089ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ee:	f7f7 fe03 	bl	80005f8 <__aeabi_dmul>
 80089f2:	4602      	mov	r2, r0
 80089f4:	460b      	mov	r3, r1
 80089f6:	4620      	mov	r0, r4
 80089f8:	4629      	mov	r1, r5
 80089fa:	f7f7 fc45 	bl	8000288 <__aeabi_dsub>
 80089fe:	a364      	add	r3, pc, #400	; (adr r3, 8008b90 <__ieee754_rem_pio2+0x308>)
 8008a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a04:	4606      	mov	r6, r0
 8008a06:	460f      	mov	r7, r1
 8008a08:	ec51 0b18 	vmov	r0, r1, d8
 8008a0c:	f7f7 fdf4 	bl	80005f8 <__aeabi_dmul>
 8008a10:	f1bb 0f1f 	cmp.w	fp, #31
 8008a14:	4604      	mov	r4, r0
 8008a16:	460d      	mov	r5, r1
 8008a18:	dc0d      	bgt.n	8008a36 <__ieee754_rem_pio2+0x1ae>
 8008a1a:	4b6e      	ldr	r3, [pc, #440]	; (8008bd4 <__ieee754_rem_pio2+0x34c>)
 8008a1c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a24:	4543      	cmp	r3, r8
 8008a26:	d006      	beq.n	8008a36 <__ieee754_rem_pio2+0x1ae>
 8008a28:	4622      	mov	r2, r4
 8008a2a:	462b      	mov	r3, r5
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	4639      	mov	r1, r7
 8008a30:	f7f7 fc2a 	bl	8000288 <__aeabi_dsub>
 8008a34:	e00e      	b.n	8008a54 <__ieee754_rem_pio2+0x1cc>
 8008a36:	462b      	mov	r3, r5
 8008a38:	4622      	mov	r2, r4
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	4639      	mov	r1, r7
 8008a3e:	f7f7 fc23 	bl	8000288 <__aeabi_dsub>
 8008a42:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008a46:	9303      	str	r3, [sp, #12]
 8008a48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008a4c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008a50:	2b10      	cmp	r3, #16
 8008a52:	dc02      	bgt.n	8008a5a <__ieee754_rem_pio2+0x1d2>
 8008a54:	e9ca 0100 	strd	r0, r1, [sl]
 8008a58:	e039      	b.n	8008ace <__ieee754_rem_pio2+0x246>
 8008a5a:	a34f      	add	r3, pc, #316	; (adr r3, 8008b98 <__ieee754_rem_pio2+0x310>)
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	ec51 0b18 	vmov	r0, r1, d8
 8008a64:	f7f7 fdc8 	bl	80005f8 <__aeabi_dmul>
 8008a68:	4604      	mov	r4, r0
 8008a6a:	460d      	mov	r5, r1
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4630      	mov	r0, r6
 8008a72:	4639      	mov	r1, r7
 8008a74:	f7f7 fc08 	bl	8000288 <__aeabi_dsub>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	4689      	mov	r9, r1
 8008a80:	4630      	mov	r0, r6
 8008a82:	4639      	mov	r1, r7
 8008a84:	f7f7 fc00 	bl	8000288 <__aeabi_dsub>
 8008a88:	4622      	mov	r2, r4
 8008a8a:	462b      	mov	r3, r5
 8008a8c:	f7f7 fbfc 	bl	8000288 <__aeabi_dsub>
 8008a90:	a343      	add	r3, pc, #268	; (adr r3, 8008ba0 <__ieee754_rem_pio2+0x318>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	4604      	mov	r4, r0
 8008a98:	460d      	mov	r5, r1
 8008a9a:	ec51 0b18 	vmov	r0, r1, d8
 8008a9e:	f7f7 fdab 	bl	80005f8 <__aeabi_dmul>
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	462b      	mov	r3, r5
 8008aa6:	f7f7 fbef 	bl	8000288 <__aeabi_dsub>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	460b      	mov	r3, r1
 8008aae:	4604      	mov	r4, r0
 8008ab0:	460d      	mov	r5, r1
 8008ab2:	4640      	mov	r0, r8
 8008ab4:	4649      	mov	r1, r9
 8008ab6:	f7f7 fbe7 	bl	8000288 <__aeabi_dsub>
 8008aba:	9a03      	ldr	r2, [sp, #12]
 8008abc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b31      	cmp	r3, #49	; 0x31
 8008ac4:	dc24      	bgt.n	8008b10 <__ieee754_rem_pio2+0x288>
 8008ac6:	e9ca 0100 	strd	r0, r1, [sl]
 8008aca:	4646      	mov	r6, r8
 8008acc:	464f      	mov	r7, r9
 8008ace:	e9da 8900 	ldrd	r8, r9, [sl]
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	4642      	mov	r2, r8
 8008ad6:	464b      	mov	r3, r9
 8008ad8:	4639      	mov	r1, r7
 8008ada:	f7f7 fbd5 	bl	8000288 <__aeabi_dsub>
 8008ade:	462b      	mov	r3, r5
 8008ae0:	4622      	mov	r2, r4
 8008ae2:	f7f7 fbd1 	bl	8000288 <__aeabi_dsub>
 8008ae6:	9b02      	ldr	r3, [sp, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008aee:	f6bf af0b 	bge.w	8008908 <__ieee754_rem_pio2+0x80>
 8008af2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008af6:	f8ca 3004 	str.w	r3, [sl, #4]
 8008afa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008afe:	f8ca 8000 	str.w	r8, [sl]
 8008b02:	f8ca 0008 	str.w	r0, [sl, #8]
 8008b06:	f8ca 300c 	str.w	r3, [sl, #12]
 8008b0a:	f1cb 0b00 	rsb	fp, fp, #0
 8008b0e:	e6fb      	b.n	8008908 <__ieee754_rem_pio2+0x80>
 8008b10:	a327      	add	r3, pc, #156	; (adr r3, 8008bb0 <__ieee754_rem_pio2+0x328>)
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	ec51 0b18 	vmov	r0, r1, d8
 8008b1a:	f7f7 fd6d 	bl	80005f8 <__aeabi_dmul>
 8008b1e:	4604      	mov	r4, r0
 8008b20:	460d      	mov	r5, r1
 8008b22:	4602      	mov	r2, r0
 8008b24:	460b      	mov	r3, r1
 8008b26:	4640      	mov	r0, r8
 8008b28:	4649      	mov	r1, r9
 8008b2a:	f7f7 fbad 	bl	8000288 <__aeabi_dsub>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	460b      	mov	r3, r1
 8008b32:	4606      	mov	r6, r0
 8008b34:	460f      	mov	r7, r1
 8008b36:	4640      	mov	r0, r8
 8008b38:	4649      	mov	r1, r9
 8008b3a:	f7f7 fba5 	bl	8000288 <__aeabi_dsub>
 8008b3e:	4622      	mov	r2, r4
 8008b40:	462b      	mov	r3, r5
 8008b42:	f7f7 fba1 	bl	8000288 <__aeabi_dsub>
 8008b46:	a31c      	add	r3, pc, #112	; (adr r3, 8008bb8 <__ieee754_rem_pio2+0x330>)
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	4604      	mov	r4, r0
 8008b4e:	460d      	mov	r5, r1
 8008b50:	ec51 0b18 	vmov	r0, r1, d8
 8008b54:	f7f7 fd50 	bl	80005f8 <__aeabi_dmul>
 8008b58:	4622      	mov	r2, r4
 8008b5a:	462b      	mov	r3, r5
 8008b5c:	f7f7 fb94 	bl	8000288 <__aeabi_dsub>
 8008b60:	4604      	mov	r4, r0
 8008b62:	460d      	mov	r5, r1
 8008b64:	e760      	b.n	8008a28 <__ieee754_rem_pio2+0x1a0>
 8008b66:	4b1c      	ldr	r3, [pc, #112]	; (8008bd8 <__ieee754_rem_pio2+0x350>)
 8008b68:	4598      	cmp	r8, r3
 8008b6a:	dd37      	ble.n	8008bdc <__ieee754_rem_pio2+0x354>
 8008b6c:	ee10 2a10 	vmov	r2, s0
 8008b70:	462b      	mov	r3, r5
 8008b72:	4620      	mov	r0, r4
 8008b74:	4629      	mov	r1, r5
 8008b76:	f7f7 fb87 	bl	8000288 <__aeabi_dsub>
 8008b7a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008b7e:	e9ca 0100 	strd	r0, r1, [sl]
 8008b82:	e695      	b.n	80088b0 <__ieee754_rem_pio2+0x28>
 8008b84:	f3af 8000 	nop.w
 8008b88:	54400000 	.word	0x54400000
 8008b8c:	3ff921fb 	.word	0x3ff921fb
 8008b90:	1a626331 	.word	0x1a626331
 8008b94:	3dd0b461 	.word	0x3dd0b461
 8008b98:	1a600000 	.word	0x1a600000
 8008b9c:	3dd0b461 	.word	0x3dd0b461
 8008ba0:	2e037073 	.word	0x2e037073
 8008ba4:	3ba3198a 	.word	0x3ba3198a
 8008ba8:	6dc9c883 	.word	0x6dc9c883
 8008bac:	3fe45f30 	.word	0x3fe45f30
 8008bb0:	2e000000 	.word	0x2e000000
 8008bb4:	3ba3198a 	.word	0x3ba3198a
 8008bb8:	252049c1 	.word	0x252049c1
 8008bbc:	397b839a 	.word	0x397b839a
 8008bc0:	3fe921fb 	.word	0x3fe921fb
 8008bc4:	4002d97b 	.word	0x4002d97b
 8008bc8:	3ff921fb 	.word	0x3ff921fb
 8008bcc:	413921fb 	.word	0x413921fb
 8008bd0:	3fe00000 	.word	0x3fe00000
 8008bd4:	0800c744 	.word	0x0800c744
 8008bd8:	7fefffff 	.word	0x7fefffff
 8008bdc:	ea4f 5628 	mov.w	r6, r8, asr #20
 8008be0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8008be4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8008be8:	4620      	mov	r0, r4
 8008bea:	460d      	mov	r5, r1
 8008bec:	f7f7 ffb4 	bl	8000b58 <__aeabi_d2iz>
 8008bf0:	f7f7 fc98 	bl	8000524 <__aeabi_i2d>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	460b      	mov	r3, r1
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	4629      	mov	r1, r5
 8008bfc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c00:	f7f7 fb42 	bl	8000288 <__aeabi_dsub>
 8008c04:	4b21      	ldr	r3, [pc, #132]	; (8008c8c <__ieee754_rem_pio2+0x404>)
 8008c06:	2200      	movs	r2, #0
 8008c08:	f7f7 fcf6 	bl	80005f8 <__aeabi_dmul>
 8008c0c:	460d      	mov	r5, r1
 8008c0e:	4604      	mov	r4, r0
 8008c10:	f7f7 ffa2 	bl	8000b58 <__aeabi_d2iz>
 8008c14:	f7f7 fc86 	bl	8000524 <__aeabi_i2d>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	460b      	mov	r3, r1
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	4629      	mov	r1, r5
 8008c20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008c24:	f7f7 fb30 	bl	8000288 <__aeabi_dsub>
 8008c28:	4b18      	ldr	r3, [pc, #96]	; (8008c8c <__ieee754_rem_pio2+0x404>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f7f7 fce4 	bl	80005f8 <__aeabi_dmul>
 8008c30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008c34:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8008c38:	2703      	movs	r7, #3
 8008c3a:	2400      	movs	r4, #0
 8008c3c:	2500      	movs	r5, #0
 8008c3e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8008c42:	4622      	mov	r2, r4
 8008c44:	462b      	mov	r3, r5
 8008c46:	46b9      	mov	r9, r7
 8008c48:	3f01      	subs	r7, #1
 8008c4a:	f7f7 ff3d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	d1f5      	bne.n	8008c3e <__ieee754_rem_pio2+0x3b6>
 8008c52:	4b0f      	ldr	r3, [pc, #60]	; (8008c90 <__ieee754_rem_pio2+0x408>)
 8008c54:	9301      	str	r3, [sp, #4]
 8008c56:	2302      	movs	r3, #2
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	4632      	mov	r2, r6
 8008c5c:	464b      	mov	r3, r9
 8008c5e:	4651      	mov	r1, sl
 8008c60:	a804      	add	r0, sp, #16
 8008c62:	f000 f821 	bl	8008ca8 <__kernel_rem_pio2>
 8008c66:	9b02      	ldr	r3, [sp, #8]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	4683      	mov	fp, r0
 8008c6c:	f6bf ae4c 	bge.w	8008908 <__ieee754_rem_pio2+0x80>
 8008c70:	e9da 2100 	ldrd	r2, r1, [sl]
 8008c74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c78:	e9ca 2300 	strd	r2, r3, [sl]
 8008c7c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8008c80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c84:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8008c88:	e73f      	b.n	8008b0a <__ieee754_rem_pio2+0x282>
 8008c8a:	bf00      	nop
 8008c8c:	41700000 	.word	0x41700000
 8008c90:	0800c7c4 	.word	0x0800c7c4

08008c94 <fabs>:
 8008c94:	ec51 0b10 	vmov	r0, r1, d0
 8008c98:	ee10 2a10 	vmov	r2, s0
 8008c9c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008ca0:	ec43 2b10 	vmov	d0, r2, r3
 8008ca4:	4770      	bx	lr
	...

08008ca8 <__kernel_rem_pio2>:
 8008ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cac:	ed2d 8b02 	vpush	{d8}
 8008cb0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008cb4:	f112 0f14 	cmn.w	r2, #20
 8008cb8:	9306      	str	r3, [sp, #24]
 8008cba:	9104      	str	r1, [sp, #16]
 8008cbc:	4bc2      	ldr	r3, [pc, #776]	; (8008fc8 <__kernel_rem_pio2+0x320>)
 8008cbe:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008cc0:	9009      	str	r0, [sp, #36]	; 0x24
 8008cc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	9b06      	ldr	r3, [sp, #24]
 8008cca:	f103 33ff 	add.w	r3, r3, #4294967295
 8008cce:	bfa8      	it	ge
 8008cd0:	1ed4      	subge	r4, r2, #3
 8008cd2:	9305      	str	r3, [sp, #20]
 8008cd4:	bfb2      	itee	lt
 8008cd6:	2400      	movlt	r4, #0
 8008cd8:	2318      	movge	r3, #24
 8008cda:	fb94 f4f3 	sdivge	r4, r4, r3
 8008cde:	f06f 0317 	mvn.w	r3, #23
 8008ce2:	fb04 3303 	mla	r3, r4, r3, r3
 8008ce6:	eb03 0a02 	add.w	sl, r3, r2
 8008cea:	9b00      	ldr	r3, [sp, #0]
 8008cec:	9a05      	ldr	r2, [sp, #20]
 8008cee:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8008fb8 <__kernel_rem_pio2+0x310>
 8008cf2:	eb03 0802 	add.w	r8, r3, r2
 8008cf6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008cf8:	1aa7      	subs	r7, r4, r2
 8008cfa:	ae20      	add	r6, sp, #128	; 0x80
 8008cfc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008d00:	2500      	movs	r5, #0
 8008d02:	4545      	cmp	r5, r8
 8008d04:	dd13      	ble.n	8008d2e <__kernel_rem_pio2+0x86>
 8008d06:	9b06      	ldr	r3, [sp, #24]
 8008d08:	aa20      	add	r2, sp, #128	; 0x80
 8008d0a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008d0e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008d12:	f04f 0800 	mov.w	r8, #0
 8008d16:	9b00      	ldr	r3, [sp, #0]
 8008d18:	4598      	cmp	r8, r3
 8008d1a:	dc31      	bgt.n	8008d80 <__kernel_rem_pio2+0xd8>
 8008d1c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8008fb8 <__kernel_rem_pio2+0x310>
 8008d20:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008d24:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008d28:	462f      	mov	r7, r5
 8008d2a:	2600      	movs	r6, #0
 8008d2c:	e01b      	b.n	8008d66 <__kernel_rem_pio2+0xbe>
 8008d2e:	42ef      	cmn	r7, r5
 8008d30:	d407      	bmi.n	8008d42 <__kernel_rem_pio2+0x9a>
 8008d32:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008d36:	f7f7 fbf5 	bl	8000524 <__aeabi_i2d>
 8008d3a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008d3e:	3501      	adds	r5, #1
 8008d40:	e7df      	b.n	8008d02 <__kernel_rem_pio2+0x5a>
 8008d42:	ec51 0b18 	vmov	r0, r1, d8
 8008d46:	e7f8      	b.n	8008d3a <__kernel_rem_pio2+0x92>
 8008d48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d4c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008d50:	f7f7 fc52 	bl	80005f8 <__aeabi_dmul>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d5c:	f7f7 fa96 	bl	800028c <__adddf3>
 8008d60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d64:	3601      	adds	r6, #1
 8008d66:	9b05      	ldr	r3, [sp, #20]
 8008d68:	429e      	cmp	r6, r3
 8008d6a:	f1a7 0708 	sub.w	r7, r7, #8
 8008d6e:	ddeb      	ble.n	8008d48 <__kernel_rem_pio2+0xa0>
 8008d70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d74:	f108 0801 	add.w	r8, r8, #1
 8008d78:	ecab 7b02 	vstmia	fp!, {d7}
 8008d7c:	3508      	adds	r5, #8
 8008d7e:	e7ca      	b.n	8008d16 <__kernel_rem_pio2+0x6e>
 8008d80:	9b00      	ldr	r3, [sp, #0]
 8008d82:	aa0c      	add	r2, sp, #48	; 0x30
 8008d84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008d88:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d8a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008d8c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008d90:	9c00      	ldr	r4, [sp, #0]
 8008d92:	930a      	str	r3, [sp, #40]	; 0x28
 8008d94:	00e3      	lsls	r3, r4, #3
 8008d96:	9308      	str	r3, [sp, #32]
 8008d98:	ab98      	add	r3, sp, #608	; 0x260
 8008d9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d9e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008da2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8008da6:	ab70      	add	r3, sp, #448	; 0x1c0
 8008da8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8008dac:	46c3      	mov	fp, r8
 8008dae:	46a1      	mov	r9, r4
 8008db0:	f1b9 0f00 	cmp.w	r9, #0
 8008db4:	f1a5 0508 	sub.w	r5, r5, #8
 8008db8:	dc77      	bgt.n	8008eaa <__kernel_rem_pio2+0x202>
 8008dba:	ec47 6b10 	vmov	d0, r6, r7
 8008dbe:	4650      	mov	r0, sl
 8008dc0:	f000 fac2 	bl	8009348 <scalbn>
 8008dc4:	ec57 6b10 	vmov	r6, r7, d0
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008dce:	ee10 0a10 	vmov	r0, s0
 8008dd2:	4639      	mov	r1, r7
 8008dd4:	f7f7 fc10 	bl	80005f8 <__aeabi_dmul>
 8008dd8:	ec41 0b10 	vmov	d0, r0, r1
 8008ddc:	f000 fb34 	bl	8009448 <floor>
 8008de0:	4b7a      	ldr	r3, [pc, #488]	; (8008fcc <__kernel_rem_pio2+0x324>)
 8008de2:	ec51 0b10 	vmov	r0, r1, d0
 8008de6:	2200      	movs	r2, #0
 8008de8:	f7f7 fc06 	bl	80005f8 <__aeabi_dmul>
 8008dec:	4602      	mov	r2, r0
 8008dee:	460b      	mov	r3, r1
 8008df0:	4630      	mov	r0, r6
 8008df2:	4639      	mov	r1, r7
 8008df4:	f7f7 fa48 	bl	8000288 <__aeabi_dsub>
 8008df8:	460f      	mov	r7, r1
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	f7f7 feac 	bl	8000b58 <__aeabi_d2iz>
 8008e00:	9002      	str	r0, [sp, #8]
 8008e02:	f7f7 fb8f 	bl	8000524 <__aeabi_i2d>
 8008e06:	4602      	mov	r2, r0
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4630      	mov	r0, r6
 8008e0c:	4639      	mov	r1, r7
 8008e0e:	f7f7 fa3b 	bl	8000288 <__aeabi_dsub>
 8008e12:	f1ba 0f00 	cmp.w	sl, #0
 8008e16:	4606      	mov	r6, r0
 8008e18:	460f      	mov	r7, r1
 8008e1a:	dd6d      	ble.n	8008ef8 <__kernel_rem_pio2+0x250>
 8008e1c:	1e61      	subs	r1, r4, #1
 8008e1e:	ab0c      	add	r3, sp, #48	; 0x30
 8008e20:	9d02      	ldr	r5, [sp, #8]
 8008e22:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e26:	f1ca 0018 	rsb	r0, sl, #24
 8008e2a:	fa43 f200 	asr.w	r2, r3, r0
 8008e2e:	4415      	add	r5, r2
 8008e30:	4082      	lsls	r2, r0
 8008e32:	1a9b      	subs	r3, r3, r2
 8008e34:	aa0c      	add	r2, sp, #48	; 0x30
 8008e36:	9502      	str	r5, [sp, #8]
 8008e38:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008e3c:	f1ca 0217 	rsb	r2, sl, #23
 8008e40:	fa43 fb02 	asr.w	fp, r3, r2
 8008e44:	f1bb 0f00 	cmp.w	fp, #0
 8008e48:	dd65      	ble.n	8008f16 <__kernel_rem_pio2+0x26e>
 8008e4a:	9b02      	ldr	r3, [sp, #8]
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	3301      	adds	r3, #1
 8008e50:	9302      	str	r3, [sp, #8]
 8008e52:	4615      	mov	r5, r2
 8008e54:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008e58:	4294      	cmp	r4, r2
 8008e5a:	f300 809f 	bgt.w	8008f9c <__kernel_rem_pio2+0x2f4>
 8008e5e:	f1ba 0f00 	cmp.w	sl, #0
 8008e62:	dd07      	ble.n	8008e74 <__kernel_rem_pio2+0x1cc>
 8008e64:	f1ba 0f01 	cmp.w	sl, #1
 8008e68:	f000 80c1 	beq.w	8008fee <__kernel_rem_pio2+0x346>
 8008e6c:	f1ba 0f02 	cmp.w	sl, #2
 8008e70:	f000 80c7 	beq.w	8009002 <__kernel_rem_pio2+0x35a>
 8008e74:	f1bb 0f02 	cmp.w	fp, #2
 8008e78:	d14d      	bne.n	8008f16 <__kernel_rem_pio2+0x26e>
 8008e7a:	4632      	mov	r2, r6
 8008e7c:	463b      	mov	r3, r7
 8008e7e:	4954      	ldr	r1, [pc, #336]	; (8008fd0 <__kernel_rem_pio2+0x328>)
 8008e80:	2000      	movs	r0, #0
 8008e82:	f7f7 fa01 	bl	8000288 <__aeabi_dsub>
 8008e86:	4606      	mov	r6, r0
 8008e88:	460f      	mov	r7, r1
 8008e8a:	2d00      	cmp	r5, #0
 8008e8c:	d043      	beq.n	8008f16 <__kernel_rem_pio2+0x26e>
 8008e8e:	4650      	mov	r0, sl
 8008e90:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8008fc0 <__kernel_rem_pio2+0x318>
 8008e94:	f000 fa58 	bl	8009348 <scalbn>
 8008e98:	4630      	mov	r0, r6
 8008e9a:	4639      	mov	r1, r7
 8008e9c:	ec53 2b10 	vmov	r2, r3, d0
 8008ea0:	f7f7 f9f2 	bl	8000288 <__aeabi_dsub>
 8008ea4:	4606      	mov	r6, r0
 8008ea6:	460f      	mov	r7, r1
 8008ea8:	e035      	b.n	8008f16 <__kernel_rem_pio2+0x26e>
 8008eaa:	4b4a      	ldr	r3, [pc, #296]	; (8008fd4 <__kernel_rem_pio2+0x32c>)
 8008eac:	2200      	movs	r2, #0
 8008eae:	4630      	mov	r0, r6
 8008eb0:	4639      	mov	r1, r7
 8008eb2:	f7f7 fba1 	bl	80005f8 <__aeabi_dmul>
 8008eb6:	f7f7 fe4f 	bl	8000b58 <__aeabi_d2iz>
 8008eba:	f7f7 fb33 	bl	8000524 <__aeabi_i2d>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	ec43 2b18 	vmov	d8, r2, r3
 8008ec6:	4b44      	ldr	r3, [pc, #272]	; (8008fd8 <__kernel_rem_pio2+0x330>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f7f7 fb95 	bl	80005f8 <__aeabi_dmul>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	460b      	mov	r3, r1
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	4639      	mov	r1, r7
 8008ed6:	f7f7 f9d7 	bl	8000288 <__aeabi_dsub>
 8008eda:	f7f7 fe3d 	bl	8000b58 <__aeabi_d2iz>
 8008ede:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008ee2:	f84b 0b04 	str.w	r0, [fp], #4
 8008ee6:	ec51 0b18 	vmov	r0, r1, d8
 8008eea:	f7f7 f9cf 	bl	800028c <__adddf3>
 8008eee:	f109 39ff 	add.w	r9, r9, #4294967295
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	460f      	mov	r7, r1
 8008ef6:	e75b      	b.n	8008db0 <__kernel_rem_pio2+0x108>
 8008ef8:	d106      	bne.n	8008f08 <__kernel_rem_pio2+0x260>
 8008efa:	1e63      	subs	r3, r4, #1
 8008efc:	aa0c      	add	r2, sp, #48	; 0x30
 8008efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f02:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8008f06:	e79d      	b.n	8008e44 <__kernel_rem_pio2+0x19c>
 8008f08:	4b34      	ldr	r3, [pc, #208]	; (8008fdc <__kernel_rem_pio2+0x334>)
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f7f7 fdfa 	bl	8000b04 <__aeabi_dcmpge>
 8008f10:	2800      	cmp	r0, #0
 8008f12:	d140      	bne.n	8008f96 <__kernel_rem_pio2+0x2ee>
 8008f14:	4683      	mov	fp, r0
 8008f16:	2200      	movs	r2, #0
 8008f18:	2300      	movs	r3, #0
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	4639      	mov	r1, r7
 8008f1e:	f7f7 fdd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f22:	2800      	cmp	r0, #0
 8008f24:	f000 80c1 	beq.w	80090aa <__kernel_rem_pio2+0x402>
 8008f28:	1e65      	subs	r5, r4, #1
 8008f2a:	462b      	mov	r3, r5
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	9900      	ldr	r1, [sp, #0]
 8008f30:	428b      	cmp	r3, r1
 8008f32:	da6d      	bge.n	8009010 <__kernel_rem_pio2+0x368>
 8008f34:	2a00      	cmp	r2, #0
 8008f36:	f000 808a 	beq.w	800904e <__kernel_rem_pio2+0x3a6>
 8008f3a:	ab0c      	add	r3, sp, #48	; 0x30
 8008f3c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008f40:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f000 80ae 	beq.w	80090a6 <__kernel_rem_pio2+0x3fe>
 8008f4a:	4650      	mov	r0, sl
 8008f4c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8008fc0 <__kernel_rem_pio2+0x318>
 8008f50:	f000 f9fa 	bl	8009348 <scalbn>
 8008f54:	1c6b      	adds	r3, r5, #1
 8008f56:	00da      	lsls	r2, r3, #3
 8008f58:	9205      	str	r2, [sp, #20]
 8008f5a:	ec57 6b10 	vmov	r6, r7, d0
 8008f5e:	aa70      	add	r2, sp, #448	; 0x1c0
 8008f60:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8008fd4 <__kernel_rem_pio2+0x32c>
 8008f64:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008f68:	462c      	mov	r4, r5
 8008f6a:	f04f 0800 	mov.w	r8, #0
 8008f6e:	2c00      	cmp	r4, #0
 8008f70:	f280 80d4 	bge.w	800911c <__kernel_rem_pio2+0x474>
 8008f74:	462c      	mov	r4, r5
 8008f76:	2c00      	cmp	r4, #0
 8008f78:	f2c0 8102 	blt.w	8009180 <__kernel_rem_pio2+0x4d8>
 8008f7c:	4b18      	ldr	r3, [pc, #96]	; (8008fe0 <__kernel_rem_pio2+0x338>)
 8008f7e:	461e      	mov	r6, r3
 8008f80:	ab70      	add	r3, sp, #448	; 0x1c0
 8008f82:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8008f86:	1b2b      	subs	r3, r5, r4
 8008f88:	f04f 0900 	mov.w	r9, #0
 8008f8c:	f04f 0a00 	mov.w	sl, #0
 8008f90:	2700      	movs	r7, #0
 8008f92:	9306      	str	r3, [sp, #24]
 8008f94:	e0e6      	b.n	8009164 <__kernel_rem_pio2+0x4bc>
 8008f96:	f04f 0b02 	mov.w	fp, #2
 8008f9a:	e756      	b.n	8008e4a <__kernel_rem_pio2+0x1a2>
 8008f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8008fa0:	bb05      	cbnz	r5, 8008fe4 <__kernel_rem_pio2+0x33c>
 8008fa2:	b123      	cbz	r3, 8008fae <__kernel_rem_pio2+0x306>
 8008fa4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008fa8:	f8c8 3000 	str.w	r3, [r8]
 8008fac:	2301      	movs	r3, #1
 8008fae:	3201      	adds	r2, #1
 8008fb0:	f108 0804 	add.w	r8, r8, #4
 8008fb4:	461d      	mov	r5, r3
 8008fb6:	e74f      	b.n	8008e58 <__kernel_rem_pio2+0x1b0>
	...
 8008fc4:	3ff00000 	.word	0x3ff00000
 8008fc8:	0800c910 	.word	0x0800c910
 8008fcc:	40200000 	.word	0x40200000
 8008fd0:	3ff00000 	.word	0x3ff00000
 8008fd4:	3e700000 	.word	0x3e700000
 8008fd8:	41700000 	.word	0x41700000
 8008fdc:	3fe00000 	.word	0x3fe00000
 8008fe0:	0800c8d0 	.word	0x0800c8d0
 8008fe4:	1acb      	subs	r3, r1, r3
 8008fe6:	f8c8 3000 	str.w	r3, [r8]
 8008fea:	462b      	mov	r3, r5
 8008fec:	e7df      	b.n	8008fae <__kernel_rem_pio2+0x306>
 8008fee:	1e62      	subs	r2, r4, #1
 8008ff0:	ab0c      	add	r3, sp, #48	; 0x30
 8008ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ff6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008ffa:	a90c      	add	r1, sp, #48	; 0x30
 8008ffc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009000:	e738      	b.n	8008e74 <__kernel_rem_pio2+0x1cc>
 8009002:	1e62      	subs	r2, r4, #1
 8009004:	ab0c      	add	r3, sp, #48	; 0x30
 8009006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800900a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800900e:	e7f4      	b.n	8008ffa <__kernel_rem_pio2+0x352>
 8009010:	a90c      	add	r1, sp, #48	; 0x30
 8009012:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009016:	3b01      	subs	r3, #1
 8009018:	430a      	orrs	r2, r1
 800901a:	e788      	b.n	8008f2e <__kernel_rem_pio2+0x286>
 800901c:	3301      	adds	r3, #1
 800901e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009022:	2900      	cmp	r1, #0
 8009024:	d0fa      	beq.n	800901c <__kernel_rem_pio2+0x374>
 8009026:	9a08      	ldr	r2, [sp, #32]
 8009028:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800902c:	446a      	add	r2, sp
 800902e:	3a98      	subs	r2, #152	; 0x98
 8009030:	9208      	str	r2, [sp, #32]
 8009032:	9a06      	ldr	r2, [sp, #24]
 8009034:	a920      	add	r1, sp, #128	; 0x80
 8009036:	18a2      	adds	r2, r4, r2
 8009038:	18e3      	adds	r3, r4, r3
 800903a:	f104 0801 	add.w	r8, r4, #1
 800903e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8009042:	9302      	str	r3, [sp, #8]
 8009044:	9b02      	ldr	r3, [sp, #8]
 8009046:	4543      	cmp	r3, r8
 8009048:	da04      	bge.n	8009054 <__kernel_rem_pio2+0x3ac>
 800904a:	461c      	mov	r4, r3
 800904c:	e6a2      	b.n	8008d94 <__kernel_rem_pio2+0xec>
 800904e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009050:	2301      	movs	r3, #1
 8009052:	e7e4      	b.n	800901e <__kernel_rem_pio2+0x376>
 8009054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009056:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800905a:	f7f7 fa63 	bl	8000524 <__aeabi_i2d>
 800905e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8009062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009064:	46ab      	mov	fp, r5
 8009066:	461c      	mov	r4, r3
 8009068:	f04f 0900 	mov.w	r9, #0
 800906c:	2600      	movs	r6, #0
 800906e:	2700      	movs	r7, #0
 8009070:	9b05      	ldr	r3, [sp, #20]
 8009072:	4599      	cmp	r9, r3
 8009074:	dd06      	ble.n	8009084 <__kernel_rem_pio2+0x3dc>
 8009076:	9b08      	ldr	r3, [sp, #32]
 8009078:	e8e3 6702 	strd	r6, r7, [r3], #8
 800907c:	f108 0801 	add.w	r8, r8, #1
 8009080:	9308      	str	r3, [sp, #32]
 8009082:	e7df      	b.n	8009044 <__kernel_rem_pio2+0x39c>
 8009084:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009088:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800908c:	f7f7 fab4 	bl	80005f8 <__aeabi_dmul>
 8009090:	4602      	mov	r2, r0
 8009092:	460b      	mov	r3, r1
 8009094:	4630      	mov	r0, r6
 8009096:	4639      	mov	r1, r7
 8009098:	f7f7 f8f8 	bl	800028c <__adddf3>
 800909c:	f109 0901 	add.w	r9, r9, #1
 80090a0:	4606      	mov	r6, r0
 80090a2:	460f      	mov	r7, r1
 80090a4:	e7e4      	b.n	8009070 <__kernel_rem_pio2+0x3c8>
 80090a6:	3d01      	subs	r5, #1
 80090a8:	e747      	b.n	8008f3a <__kernel_rem_pio2+0x292>
 80090aa:	ec47 6b10 	vmov	d0, r6, r7
 80090ae:	f1ca 0000 	rsb	r0, sl, #0
 80090b2:	f000 f949 	bl	8009348 <scalbn>
 80090b6:	ec57 6b10 	vmov	r6, r7, d0
 80090ba:	4ba0      	ldr	r3, [pc, #640]	; (800933c <__kernel_rem_pio2+0x694>)
 80090bc:	ee10 0a10 	vmov	r0, s0
 80090c0:	2200      	movs	r2, #0
 80090c2:	4639      	mov	r1, r7
 80090c4:	f7f7 fd1e 	bl	8000b04 <__aeabi_dcmpge>
 80090c8:	b1f8      	cbz	r0, 800910a <__kernel_rem_pio2+0x462>
 80090ca:	4b9d      	ldr	r3, [pc, #628]	; (8009340 <__kernel_rem_pio2+0x698>)
 80090cc:	2200      	movs	r2, #0
 80090ce:	4630      	mov	r0, r6
 80090d0:	4639      	mov	r1, r7
 80090d2:	f7f7 fa91 	bl	80005f8 <__aeabi_dmul>
 80090d6:	f7f7 fd3f 	bl	8000b58 <__aeabi_d2iz>
 80090da:	4680      	mov	r8, r0
 80090dc:	f7f7 fa22 	bl	8000524 <__aeabi_i2d>
 80090e0:	4b96      	ldr	r3, [pc, #600]	; (800933c <__kernel_rem_pio2+0x694>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	f7f7 fa88 	bl	80005f8 <__aeabi_dmul>
 80090e8:	460b      	mov	r3, r1
 80090ea:	4602      	mov	r2, r0
 80090ec:	4639      	mov	r1, r7
 80090ee:	4630      	mov	r0, r6
 80090f0:	f7f7 f8ca 	bl	8000288 <__aeabi_dsub>
 80090f4:	f7f7 fd30 	bl	8000b58 <__aeabi_d2iz>
 80090f8:	1c65      	adds	r5, r4, #1
 80090fa:	ab0c      	add	r3, sp, #48	; 0x30
 80090fc:	f10a 0a18 	add.w	sl, sl, #24
 8009100:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009104:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009108:	e71f      	b.n	8008f4a <__kernel_rem_pio2+0x2a2>
 800910a:	4630      	mov	r0, r6
 800910c:	4639      	mov	r1, r7
 800910e:	f7f7 fd23 	bl	8000b58 <__aeabi_d2iz>
 8009112:	ab0c      	add	r3, sp, #48	; 0x30
 8009114:	4625      	mov	r5, r4
 8009116:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800911a:	e716      	b.n	8008f4a <__kernel_rem_pio2+0x2a2>
 800911c:	ab0c      	add	r3, sp, #48	; 0x30
 800911e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009122:	f7f7 f9ff 	bl	8000524 <__aeabi_i2d>
 8009126:	4632      	mov	r2, r6
 8009128:	463b      	mov	r3, r7
 800912a:	f7f7 fa65 	bl	80005f8 <__aeabi_dmul>
 800912e:	4642      	mov	r2, r8
 8009130:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8009134:	464b      	mov	r3, r9
 8009136:	4630      	mov	r0, r6
 8009138:	4639      	mov	r1, r7
 800913a:	f7f7 fa5d 	bl	80005f8 <__aeabi_dmul>
 800913e:	3c01      	subs	r4, #1
 8009140:	4606      	mov	r6, r0
 8009142:	460f      	mov	r7, r1
 8009144:	e713      	b.n	8008f6e <__kernel_rem_pio2+0x2c6>
 8009146:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800914a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800914e:	f7f7 fa53 	bl	80005f8 <__aeabi_dmul>
 8009152:	4602      	mov	r2, r0
 8009154:	460b      	mov	r3, r1
 8009156:	4648      	mov	r0, r9
 8009158:	4651      	mov	r1, sl
 800915a:	f7f7 f897 	bl	800028c <__adddf3>
 800915e:	3701      	adds	r7, #1
 8009160:	4681      	mov	r9, r0
 8009162:	468a      	mov	sl, r1
 8009164:	9b00      	ldr	r3, [sp, #0]
 8009166:	429f      	cmp	r7, r3
 8009168:	dc02      	bgt.n	8009170 <__kernel_rem_pio2+0x4c8>
 800916a:	9b06      	ldr	r3, [sp, #24]
 800916c:	429f      	cmp	r7, r3
 800916e:	ddea      	ble.n	8009146 <__kernel_rem_pio2+0x49e>
 8009170:	9a06      	ldr	r2, [sp, #24]
 8009172:	ab48      	add	r3, sp, #288	; 0x120
 8009174:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8009178:	e9c6 9a00 	strd	r9, sl, [r6]
 800917c:	3c01      	subs	r4, #1
 800917e:	e6fa      	b.n	8008f76 <__kernel_rem_pio2+0x2ce>
 8009180:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8009182:	2b02      	cmp	r3, #2
 8009184:	dc0b      	bgt.n	800919e <__kernel_rem_pio2+0x4f6>
 8009186:	2b00      	cmp	r3, #0
 8009188:	dc39      	bgt.n	80091fe <__kernel_rem_pio2+0x556>
 800918a:	d05d      	beq.n	8009248 <__kernel_rem_pio2+0x5a0>
 800918c:	9b02      	ldr	r3, [sp, #8]
 800918e:	f003 0007 	and.w	r0, r3, #7
 8009192:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8009196:	ecbd 8b02 	vpop	{d8}
 800919a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80091a0:	2b03      	cmp	r3, #3
 80091a2:	d1f3      	bne.n	800918c <__kernel_rem_pio2+0x4e4>
 80091a4:	9b05      	ldr	r3, [sp, #20]
 80091a6:	9500      	str	r5, [sp, #0]
 80091a8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80091ac:	eb0d 0403 	add.w	r4, sp, r3
 80091b0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 80091b4:	46a2      	mov	sl, r4
 80091b6:	9b00      	ldr	r3, [sp, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f1aa 0a08 	sub.w	sl, sl, #8
 80091be:	dc69      	bgt.n	8009294 <__kernel_rem_pio2+0x5ec>
 80091c0:	46aa      	mov	sl, r5
 80091c2:	f1ba 0f01 	cmp.w	sl, #1
 80091c6:	f1a4 0408 	sub.w	r4, r4, #8
 80091ca:	f300 8083 	bgt.w	80092d4 <__kernel_rem_pio2+0x62c>
 80091ce:	9c05      	ldr	r4, [sp, #20]
 80091d0:	ab48      	add	r3, sp, #288	; 0x120
 80091d2:	441c      	add	r4, r3
 80091d4:	2000      	movs	r0, #0
 80091d6:	2100      	movs	r1, #0
 80091d8:	2d01      	cmp	r5, #1
 80091da:	f300 809a 	bgt.w	8009312 <__kernel_rem_pio2+0x66a>
 80091de:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80091e2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80091e6:	f1bb 0f00 	cmp.w	fp, #0
 80091ea:	f040 8098 	bne.w	800931e <__kernel_rem_pio2+0x676>
 80091ee:	9b04      	ldr	r3, [sp, #16]
 80091f0:	e9c3 7800 	strd	r7, r8, [r3]
 80091f4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80091f8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80091fc:	e7c6      	b.n	800918c <__kernel_rem_pio2+0x4e4>
 80091fe:	9e05      	ldr	r6, [sp, #20]
 8009200:	ab48      	add	r3, sp, #288	; 0x120
 8009202:	441e      	add	r6, r3
 8009204:	462c      	mov	r4, r5
 8009206:	2000      	movs	r0, #0
 8009208:	2100      	movs	r1, #0
 800920a:	2c00      	cmp	r4, #0
 800920c:	da33      	bge.n	8009276 <__kernel_rem_pio2+0x5ce>
 800920e:	f1bb 0f00 	cmp.w	fp, #0
 8009212:	d036      	beq.n	8009282 <__kernel_rem_pio2+0x5da>
 8009214:	4602      	mov	r2, r0
 8009216:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800921a:	9c04      	ldr	r4, [sp, #16]
 800921c:	e9c4 2300 	strd	r2, r3, [r4]
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8009228:	f7f7 f82e 	bl	8000288 <__aeabi_dsub>
 800922c:	ae4a      	add	r6, sp, #296	; 0x128
 800922e:	2401      	movs	r4, #1
 8009230:	42a5      	cmp	r5, r4
 8009232:	da29      	bge.n	8009288 <__kernel_rem_pio2+0x5e0>
 8009234:	f1bb 0f00 	cmp.w	fp, #0
 8009238:	d002      	beq.n	8009240 <__kernel_rem_pio2+0x598>
 800923a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800923e:	4619      	mov	r1, r3
 8009240:	9b04      	ldr	r3, [sp, #16]
 8009242:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8009246:	e7a1      	b.n	800918c <__kernel_rem_pio2+0x4e4>
 8009248:	9c05      	ldr	r4, [sp, #20]
 800924a:	ab48      	add	r3, sp, #288	; 0x120
 800924c:	441c      	add	r4, r3
 800924e:	2000      	movs	r0, #0
 8009250:	2100      	movs	r1, #0
 8009252:	2d00      	cmp	r5, #0
 8009254:	da09      	bge.n	800926a <__kernel_rem_pio2+0x5c2>
 8009256:	f1bb 0f00 	cmp.w	fp, #0
 800925a:	d002      	beq.n	8009262 <__kernel_rem_pio2+0x5ba>
 800925c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009260:	4619      	mov	r1, r3
 8009262:	9b04      	ldr	r3, [sp, #16]
 8009264:	e9c3 0100 	strd	r0, r1, [r3]
 8009268:	e790      	b.n	800918c <__kernel_rem_pio2+0x4e4>
 800926a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800926e:	f7f7 f80d 	bl	800028c <__adddf3>
 8009272:	3d01      	subs	r5, #1
 8009274:	e7ed      	b.n	8009252 <__kernel_rem_pio2+0x5aa>
 8009276:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800927a:	f7f7 f807 	bl	800028c <__adddf3>
 800927e:	3c01      	subs	r4, #1
 8009280:	e7c3      	b.n	800920a <__kernel_rem_pio2+0x562>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	e7c8      	b.n	800921a <__kernel_rem_pio2+0x572>
 8009288:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800928c:	f7f6 fffe 	bl	800028c <__adddf3>
 8009290:	3401      	adds	r4, #1
 8009292:	e7cd      	b.n	8009230 <__kernel_rem_pio2+0x588>
 8009294:	e9da 8900 	ldrd	r8, r9, [sl]
 8009298:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800929c:	9b00      	ldr	r3, [sp, #0]
 800929e:	3b01      	subs	r3, #1
 80092a0:	9300      	str	r3, [sp, #0]
 80092a2:	4632      	mov	r2, r6
 80092a4:	463b      	mov	r3, r7
 80092a6:	4640      	mov	r0, r8
 80092a8:	4649      	mov	r1, r9
 80092aa:	f7f6 ffef 	bl	800028c <__adddf3>
 80092ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	4640      	mov	r0, r8
 80092b8:	4649      	mov	r1, r9
 80092ba:	f7f6 ffe5 	bl	8000288 <__aeabi_dsub>
 80092be:	4632      	mov	r2, r6
 80092c0:	463b      	mov	r3, r7
 80092c2:	f7f6 ffe3 	bl	800028c <__adddf3>
 80092c6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80092ca:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80092ce:	ed8a 7b00 	vstr	d7, [sl]
 80092d2:	e770      	b.n	80091b6 <__kernel_rem_pio2+0x50e>
 80092d4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80092d8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80092dc:	4640      	mov	r0, r8
 80092de:	4632      	mov	r2, r6
 80092e0:	463b      	mov	r3, r7
 80092e2:	4649      	mov	r1, r9
 80092e4:	f7f6 ffd2 	bl	800028c <__adddf3>
 80092e8:	e9cd 0100 	strd	r0, r1, [sp]
 80092ec:	4602      	mov	r2, r0
 80092ee:	460b      	mov	r3, r1
 80092f0:	4640      	mov	r0, r8
 80092f2:	4649      	mov	r1, r9
 80092f4:	f7f6 ffc8 	bl	8000288 <__aeabi_dsub>
 80092f8:	4632      	mov	r2, r6
 80092fa:	463b      	mov	r3, r7
 80092fc:	f7f6 ffc6 	bl	800028c <__adddf3>
 8009300:	ed9d 7b00 	vldr	d7, [sp]
 8009304:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009308:	ed84 7b00 	vstr	d7, [r4]
 800930c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009310:	e757      	b.n	80091c2 <__kernel_rem_pio2+0x51a>
 8009312:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8009316:	f7f6 ffb9 	bl	800028c <__adddf3>
 800931a:	3d01      	subs	r5, #1
 800931c:	e75c      	b.n	80091d8 <__kernel_rem_pio2+0x530>
 800931e:	9b04      	ldr	r3, [sp, #16]
 8009320:	9a04      	ldr	r2, [sp, #16]
 8009322:	601f      	str	r7, [r3, #0]
 8009324:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8009328:	605c      	str	r4, [r3, #4]
 800932a:	609d      	str	r5, [r3, #8]
 800932c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009330:	60d3      	str	r3, [r2, #12]
 8009332:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009336:	6110      	str	r0, [r2, #16]
 8009338:	6153      	str	r3, [r2, #20]
 800933a:	e727      	b.n	800918c <__kernel_rem_pio2+0x4e4>
 800933c:	41700000 	.word	0x41700000
 8009340:	3e700000 	.word	0x3e700000
 8009344:	00000000 	.word	0x00000000

08009348 <scalbn>:
 8009348:	b570      	push	{r4, r5, r6, lr}
 800934a:	ec55 4b10 	vmov	r4, r5, d0
 800934e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009352:	4606      	mov	r6, r0
 8009354:	462b      	mov	r3, r5
 8009356:	b999      	cbnz	r1, 8009380 <scalbn+0x38>
 8009358:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800935c:	4323      	orrs	r3, r4
 800935e:	d03f      	beq.n	80093e0 <scalbn+0x98>
 8009360:	4b35      	ldr	r3, [pc, #212]	; (8009438 <scalbn+0xf0>)
 8009362:	4629      	mov	r1, r5
 8009364:	ee10 0a10 	vmov	r0, s0
 8009368:	2200      	movs	r2, #0
 800936a:	f7f7 f945 	bl	80005f8 <__aeabi_dmul>
 800936e:	4b33      	ldr	r3, [pc, #204]	; (800943c <scalbn+0xf4>)
 8009370:	429e      	cmp	r6, r3
 8009372:	4604      	mov	r4, r0
 8009374:	460d      	mov	r5, r1
 8009376:	da10      	bge.n	800939a <scalbn+0x52>
 8009378:	a327      	add	r3, pc, #156	; (adr r3, 8009418 <scalbn+0xd0>)
 800937a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937e:	e01f      	b.n	80093c0 <scalbn+0x78>
 8009380:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8009384:	4291      	cmp	r1, r2
 8009386:	d10c      	bne.n	80093a2 <scalbn+0x5a>
 8009388:	ee10 2a10 	vmov	r2, s0
 800938c:	4620      	mov	r0, r4
 800938e:	4629      	mov	r1, r5
 8009390:	f7f6 ff7c 	bl	800028c <__adddf3>
 8009394:	4604      	mov	r4, r0
 8009396:	460d      	mov	r5, r1
 8009398:	e022      	b.n	80093e0 <scalbn+0x98>
 800939a:	460b      	mov	r3, r1
 800939c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80093a0:	3936      	subs	r1, #54	; 0x36
 80093a2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80093a6:	4296      	cmp	r6, r2
 80093a8:	dd0d      	ble.n	80093c6 <scalbn+0x7e>
 80093aa:	2d00      	cmp	r5, #0
 80093ac:	a11c      	add	r1, pc, #112	; (adr r1, 8009420 <scalbn+0xd8>)
 80093ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093b2:	da02      	bge.n	80093ba <scalbn+0x72>
 80093b4:	a11c      	add	r1, pc, #112	; (adr r1, 8009428 <scalbn+0xe0>)
 80093b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093ba:	a319      	add	r3, pc, #100	; (adr r3, 8009420 <scalbn+0xd8>)
 80093bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c0:	f7f7 f91a 	bl	80005f8 <__aeabi_dmul>
 80093c4:	e7e6      	b.n	8009394 <scalbn+0x4c>
 80093c6:	1872      	adds	r2, r6, r1
 80093c8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80093cc:	428a      	cmp	r2, r1
 80093ce:	dcec      	bgt.n	80093aa <scalbn+0x62>
 80093d0:	2a00      	cmp	r2, #0
 80093d2:	dd08      	ble.n	80093e6 <scalbn+0x9e>
 80093d4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80093d8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80093dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80093e0:	ec45 4b10 	vmov	d0, r4, r5
 80093e4:	bd70      	pop	{r4, r5, r6, pc}
 80093e6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80093ea:	da08      	bge.n	80093fe <scalbn+0xb6>
 80093ec:	2d00      	cmp	r5, #0
 80093ee:	a10a      	add	r1, pc, #40	; (adr r1, 8009418 <scalbn+0xd0>)
 80093f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093f4:	dac0      	bge.n	8009378 <scalbn+0x30>
 80093f6:	a10e      	add	r1, pc, #56	; (adr r1, 8009430 <scalbn+0xe8>)
 80093f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093fc:	e7bc      	b.n	8009378 <scalbn+0x30>
 80093fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009402:	3236      	adds	r2, #54	; 0x36
 8009404:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009408:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800940c:	4620      	mov	r0, r4
 800940e:	4b0c      	ldr	r3, [pc, #48]	; (8009440 <scalbn+0xf8>)
 8009410:	2200      	movs	r2, #0
 8009412:	e7d5      	b.n	80093c0 <scalbn+0x78>
 8009414:	f3af 8000 	nop.w
 8009418:	c2f8f359 	.word	0xc2f8f359
 800941c:	01a56e1f 	.word	0x01a56e1f
 8009420:	8800759c 	.word	0x8800759c
 8009424:	7e37e43c 	.word	0x7e37e43c
 8009428:	8800759c 	.word	0x8800759c
 800942c:	fe37e43c 	.word	0xfe37e43c
 8009430:	c2f8f359 	.word	0xc2f8f359
 8009434:	81a56e1f 	.word	0x81a56e1f
 8009438:	43500000 	.word	0x43500000
 800943c:	ffff3cb0 	.word	0xffff3cb0
 8009440:	3c900000 	.word	0x3c900000
 8009444:	00000000 	.word	0x00000000

08009448 <floor>:
 8009448:	ec51 0b10 	vmov	r0, r1, d0
 800944c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009454:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8009458:	2e13      	cmp	r6, #19
 800945a:	ee10 5a10 	vmov	r5, s0
 800945e:	ee10 8a10 	vmov	r8, s0
 8009462:	460c      	mov	r4, r1
 8009464:	dc31      	bgt.n	80094ca <floor+0x82>
 8009466:	2e00      	cmp	r6, #0
 8009468:	da14      	bge.n	8009494 <floor+0x4c>
 800946a:	a333      	add	r3, pc, #204	; (adr r3, 8009538 <floor+0xf0>)
 800946c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009470:	f7f6 ff0c 	bl	800028c <__adddf3>
 8009474:	2200      	movs	r2, #0
 8009476:	2300      	movs	r3, #0
 8009478:	f7f7 fb4e 	bl	8000b18 <__aeabi_dcmpgt>
 800947c:	b138      	cbz	r0, 800948e <floor+0x46>
 800947e:	2c00      	cmp	r4, #0
 8009480:	da53      	bge.n	800952a <floor+0xe2>
 8009482:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8009486:	4325      	orrs	r5, r4
 8009488:	d052      	beq.n	8009530 <floor+0xe8>
 800948a:	4c2d      	ldr	r4, [pc, #180]	; (8009540 <floor+0xf8>)
 800948c:	2500      	movs	r5, #0
 800948e:	4621      	mov	r1, r4
 8009490:	4628      	mov	r0, r5
 8009492:	e024      	b.n	80094de <floor+0x96>
 8009494:	4f2b      	ldr	r7, [pc, #172]	; (8009544 <floor+0xfc>)
 8009496:	4137      	asrs	r7, r6
 8009498:	ea01 0307 	and.w	r3, r1, r7
 800949c:	4303      	orrs	r3, r0
 800949e:	d01e      	beq.n	80094de <floor+0x96>
 80094a0:	a325      	add	r3, pc, #148	; (adr r3, 8009538 <floor+0xf0>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7f6 fef1 	bl	800028c <__adddf3>
 80094aa:	2200      	movs	r2, #0
 80094ac:	2300      	movs	r3, #0
 80094ae:	f7f7 fb33 	bl	8000b18 <__aeabi_dcmpgt>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d0eb      	beq.n	800948e <floor+0x46>
 80094b6:	2c00      	cmp	r4, #0
 80094b8:	bfbe      	ittt	lt
 80094ba:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80094be:	4133      	asrlt	r3, r6
 80094c0:	18e4      	addlt	r4, r4, r3
 80094c2:	ea24 0407 	bic.w	r4, r4, r7
 80094c6:	2500      	movs	r5, #0
 80094c8:	e7e1      	b.n	800948e <floor+0x46>
 80094ca:	2e33      	cmp	r6, #51	; 0x33
 80094cc:	dd0b      	ble.n	80094e6 <floor+0x9e>
 80094ce:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80094d2:	d104      	bne.n	80094de <floor+0x96>
 80094d4:	ee10 2a10 	vmov	r2, s0
 80094d8:	460b      	mov	r3, r1
 80094da:	f7f6 fed7 	bl	800028c <__adddf3>
 80094de:	ec41 0b10 	vmov	d0, r0, r1
 80094e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094e6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 80094ea:	f04f 37ff 	mov.w	r7, #4294967295
 80094ee:	40df      	lsrs	r7, r3
 80094f0:	4238      	tst	r0, r7
 80094f2:	d0f4      	beq.n	80094de <floor+0x96>
 80094f4:	a310      	add	r3, pc, #64	; (adr r3, 8009538 <floor+0xf0>)
 80094f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fa:	f7f6 fec7 	bl	800028c <__adddf3>
 80094fe:	2200      	movs	r2, #0
 8009500:	2300      	movs	r3, #0
 8009502:	f7f7 fb09 	bl	8000b18 <__aeabi_dcmpgt>
 8009506:	2800      	cmp	r0, #0
 8009508:	d0c1      	beq.n	800948e <floor+0x46>
 800950a:	2c00      	cmp	r4, #0
 800950c:	da0a      	bge.n	8009524 <floor+0xdc>
 800950e:	2e14      	cmp	r6, #20
 8009510:	d101      	bne.n	8009516 <floor+0xce>
 8009512:	3401      	adds	r4, #1
 8009514:	e006      	b.n	8009524 <floor+0xdc>
 8009516:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800951a:	2301      	movs	r3, #1
 800951c:	40b3      	lsls	r3, r6
 800951e:	441d      	add	r5, r3
 8009520:	45a8      	cmp	r8, r5
 8009522:	d8f6      	bhi.n	8009512 <floor+0xca>
 8009524:	ea25 0507 	bic.w	r5, r5, r7
 8009528:	e7b1      	b.n	800948e <floor+0x46>
 800952a:	2500      	movs	r5, #0
 800952c:	462c      	mov	r4, r5
 800952e:	e7ae      	b.n	800948e <floor+0x46>
 8009530:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009534:	e7ab      	b.n	800948e <floor+0x46>
 8009536:	bf00      	nop
 8009538:	8800759c 	.word	0x8800759c
 800953c:	7e37e43c 	.word	0x7e37e43c
 8009540:	bff00000 	.word	0xbff00000
 8009544:	000fffff 	.word	0x000fffff

08009548 <__cvt>:
 8009548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800954c:	ec55 4b10 	vmov	r4, r5, d0
 8009550:	2d00      	cmp	r5, #0
 8009552:	460e      	mov	r6, r1
 8009554:	4619      	mov	r1, r3
 8009556:	462b      	mov	r3, r5
 8009558:	bfbb      	ittet	lt
 800955a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800955e:	461d      	movlt	r5, r3
 8009560:	2300      	movge	r3, #0
 8009562:	232d      	movlt	r3, #45	; 0x2d
 8009564:	700b      	strb	r3, [r1, #0]
 8009566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009568:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800956c:	4691      	mov	r9, r2
 800956e:	f023 0820 	bic.w	r8, r3, #32
 8009572:	bfbc      	itt	lt
 8009574:	4622      	movlt	r2, r4
 8009576:	4614      	movlt	r4, r2
 8009578:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800957c:	d005      	beq.n	800958a <__cvt+0x42>
 800957e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009582:	d100      	bne.n	8009586 <__cvt+0x3e>
 8009584:	3601      	adds	r6, #1
 8009586:	2102      	movs	r1, #2
 8009588:	e000      	b.n	800958c <__cvt+0x44>
 800958a:	2103      	movs	r1, #3
 800958c:	ab03      	add	r3, sp, #12
 800958e:	9301      	str	r3, [sp, #4]
 8009590:	ab02      	add	r3, sp, #8
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	ec45 4b10 	vmov	d0, r4, r5
 8009598:	4653      	mov	r3, sl
 800959a:	4632      	mov	r2, r6
 800959c:	f000 fe54 	bl	800a248 <_dtoa_r>
 80095a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80095a4:	4607      	mov	r7, r0
 80095a6:	d102      	bne.n	80095ae <__cvt+0x66>
 80095a8:	f019 0f01 	tst.w	r9, #1
 80095ac:	d022      	beq.n	80095f4 <__cvt+0xac>
 80095ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80095b2:	eb07 0906 	add.w	r9, r7, r6
 80095b6:	d110      	bne.n	80095da <__cvt+0x92>
 80095b8:	783b      	ldrb	r3, [r7, #0]
 80095ba:	2b30      	cmp	r3, #48	; 0x30
 80095bc:	d10a      	bne.n	80095d4 <__cvt+0x8c>
 80095be:	2200      	movs	r2, #0
 80095c0:	2300      	movs	r3, #0
 80095c2:	4620      	mov	r0, r4
 80095c4:	4629      	mov	r1, r5
 80095c6:	f7f7 fa7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80095ca:	b918      	cbnz	r0, 80095d4 <__cvt+0x8c>
 80095cc:	f1c6 0601 	rsb	r6, r6, #1
 80095d0:	f8ca 6000 	str.w	r6, [sl]
 80095d4:	f8da 3000 	ldr.w	r3, [sl]
 80095d8:	4499      	add	r9, r3
 80095da:	2200      	movs	r2, #0
 80095dc:	2300      	movs	r3, #0
 80095de:	4620      	mov	r0, r4
 80095e0:	4629      	mov	r1, r5
 80095e2:	f7f7 fa71 	bl	8000ac8 <__aeabi_dcmpeq>
 80095e6:	b108      	cbz	r0, 80095ec <__cvt+0xa4>
 80095e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80095ec:	2230      	movs	r2, #48	; 0x30
 80095ee:	9b03      	ldr	r3, [sp, #12]
 80095f0:	454b      	cmp	r3, r9
 80095f2:	d307      	bcc.n	8009604 <__cvt+0xbc>
 80095f4:	9b03      	ldr	r3, [sp, #12]
 80095f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095f8:	1bdb      	subs	r3, r3, r7
 80095fa:	4638      	mov	r0, r7
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	b004      	add	sp, #16
 8009600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009604:	1c59      	adds	r1, r3, #1
 8009606:	9103      	str	r1, [sp, #12]
 8009608:	701a      	strb	r2, [r3, #0]
 800960a:	e7f0      	b.n	80095ee <__cvt+0xa6>

0800960c <__exponent>:
 800960c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800960e:	4603      	mov	r3, r0
 8009610:	2900      	cmp	r1, #0
 8009612:	bfb8      	it	lt
 8009614:	4249      	neglt	r1, r1
 8009616:	f803 2b02 	strb.w	r2, [r3], #2
 800961a:	bfb4      	ite	lt
 800961c:	222d      	movlt	r2, #45	; 0x2d
 800961e:	222b      	movge	r2, #43	; 0x2b
 8009620:	2909      	cmp	r1, #9
 8009622:	7042      	strb	r2, [r0, #1]
 8009624:	dd2a      	ble.n	800967c <__exponent+0x70>
 8009626:	f10d 0207 	add.w	r2, sp, #7
 800962a:	4617      	mov	r7, r2
 800962c:	260a      	movs	r6, #10
 800962e:	4694      	mov	ip, r2
 8009630:	fb91 f5f6 	sdiv	r5, r1, r6
 8009634:	fb06 1415 	mls	r4, r6, r5, r1
 8009638:	3430      	adds	r4, #48	; 0x30
 800963a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800963e:	460c      	mov	r4, r1
 8009640:	2c63      	cmp	r4, #99	; 0x63
 8009642:	f102 32ff 	add.w	r2, r2, #4294967295
 8009646:	4629      	mov	r1, r5
 8009648:	dcf1      	bgt.n	800962e <__exponent+0x22>
 800964a:	3130      	adds	r1, #48	; 0x30
 800964c:	f1ac 0402 	sub.w	r4, ip, #2
 8009650:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009654:	1c41      	adds	r1, r0, #1
 8009656:	4622      	mov	r2, r4
 8009658:	42ba      	cmp	r2, r7
 800965a:	d30a      	bcc.n	8009672 <__exponent+0x66>
 800965c:	f10d 0209 	add.w	r2, sp, #9
 8009660:	eba2 020c 	sub.w	r2, r2, ip
 8009664:	42bc      	cmp	r4, r7
 8009666:	bf88      	it	hi
 8009668:	2200      	movhi	r2, #0
 800966a:	4413      	add	r3, r2
 800966c:	1a18      	subs	r0, r3, r0
 800966e:	b003      	add	sp, #12
 8009670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009672:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009676:	f801 5f01 	strb.w	r5, [r1, #1]!
 800967a:	e7ed      	b.n	8009658 <__exponent+0x4c>
 800967c:	2330      	movs	r3, #48	; 0x30
 800967e:	3130      	adds	r1, #48	; 0x30
 8009680:	7083      	strb	r3, [r0, #2]
 8009682:	70c1      	strb	r1, [r0, #3]
 8009684:	1d03      	adds	r3, r0, #4
 8009686:	e7f1      	b.n	800966c <__exponent+0x60>

08009688 <_printf_float>:
 8009688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800968c:	ed2d 8b02 	vpush	{d8}
 8009690:	b08d      	sub	sp, #52	; 0x34
 8009692:	460c      	mov	r4, r1
 8009694:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009698:	4616      	mov	r6, r2
 800969a:	461f      	mov	r7, r3
 800969c:	4605      	mov	r5, r0
 800969e:	f000 fcd5 	bl	800a04c <_localeconv_r>
 80096a2:	f8d0 a000 	ldr.w	sl, [r0]
 80096a6:	4650      	mov	r0, sl
 80096a8:	f7f6 fde2 	bl	8000270 <strlen>
 80096ac:	2300      	movs	r3, #0
 80096ae:	930a      	str	r3, [sp, #40]	; 0x28
 80096b0:	6823      	ldr	r3, [r4, #0]
 80096b2:	9305      	str	r3, [sp, #20]
 80096b4:	f8d8 3000 	ldr.w	r3, [r8]
 80096b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80096bc:	3307      	adds	r3, #7
 80096be:	f023 0307 	bic.w	r3, r3, #7
 80096c2:	f103 0208 	add.w	r2, r3, #8
 80096c6:	f8c8 2000 	str.w	r2, [r8]
 80096ca:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096d2:	9307      	str	r3, [sp, #28]
 80096d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80096d8:	ee08 0a10 	vmov	s16, r0
 80096dc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80096e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096e4:	4b9e      	ldr	r3, [pc, #632]	; (8009960 <_printf_float+0x2d8>)
 80096e6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ea:	f7f7 fa1f 	bl	8000b2c <__aeabi_dcmpun>
 80096ee:	bb88      	cbnz	r0, 8009754 <_printf_float+0xcc>
 80096f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096f4:	4b9a      	ldr	r3, [pc, #616]	; (8009960 <_printf_float+0x2d8>)
 80096f6:	f04f 32ff 	mov.w	r2, #4294967295
 80096fa:	f7f7 f9f9 	bl	8000af0 <__aeabi_dcmple>
 80096fe:	bb48      	cbnz	r0, 8009754 <_printf_float+0xcc>
 8009700:	2200      	movs	r2, #0
 8009702:	2300      	movs	r3, #0
 8009704:	4640      	mov	r0, r8
 8009706:	4649      	mov	r1, r9
 8009708:	f7f7 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800970c:	b110      	cbz	r0, 8009714 <_printf_float+0x8c>
 800970e:	232d      	movs	r3, #45	; 0x2d
 8009710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009714:	4a93      	ldr	r2, [pc, #588]	; (8009964 <_printf_float+0x2dc>)
 8009716:	4b94      	ldr	r3, [pc, #592]	; (8009968 <_printf_float+0x2e0>)
 8009718:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800971c:	bf94      	ite	ls
 800971e:	4690      	movls	r8, r2
 8009720:	4698      	movhi	r8, r3
 8009722:	2303      	movs	r3, #3
 8009724:	6123      	str	r3, [r4, #16]
 8009726:	9b05      	ldr	r3, [sp, #20]
 8009728:	f023 0304 	bic.w	r3, r3, #4
 800972c:	6023      	str	r3, [r4, #0]
 800972e:	f04f 0900 	mov.w	r9, #0
 8009732:	9700      	str	r7, [sp, #0]
 8009734:	4633      	mov	r3, r6
 8009736:	aa0b      	add	r2, sp, #44	; 0x2c
 8009738:	4621      	mov	r1, r4
 800973a:	4628      	mov	r0, r5
 800973c:	f000 f9da 	bl	8009af4 <_printf_common>
 8009740:	3001      	adds	r0, #1
 8009742:	f040 8090 	bne.w	8009866 <_printf_float+0x1de>
 8009746:	f04f 30ff 	mov.w	r0, #4294967295
 800974a:	b00d      	add	sp, #52	; 0x34
 800974c:	ecbd 8b02 	vpop	{d8}
 8009750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009754:	4642      	mov	r2, r8
 8009756:	464b      	mov	r3, r9
 8009758:	4640      	mov	r0, r8
 800975a:	4649      	mov	r1, r9
 800975c:	f7f7 f9e6 	bl	8000b2c <__aeabi_dcmpun>
 8009760:	b140      	cbz	r0, 8009774 <_printf_float+0xec>
 8009762:	464b      	mov	r3, r9
 8009764:	2b00      	cmp	r3, #0
 8009766:	bfbc      	itt	lt
 8009768:	232d      	movlt	r3, #45	; 0x2d
 800976a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800976e:	4a7f      	ldr	r2, [pc, #508]	; (800996c <_printf_float+0x2e4>)
 8009770:	4b7f      	ldr	r3, [pc, #508]	; (8009970 <_printf_float+0x2e8>)
 8009772:	e7d1      	b.n	8009718 <_printf_float+0x90>
 8009774:	6863      	ldr	r3, [r4, #4]
 8009776:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800977a:	9206      	str	r2, [sp, #24]
 800977c:	1c5a      	adds	r2, r3, #1
 800977e:	d13f      	bne.n	8009800 <_printf_float+0x178>
 8009780:	2306      	movs	r3, #6
 8009782:	6063      	str	r3, [r4, #4]
 8009784:	9b05      	ldr	r3, [sp, #20]
 8009786:	6861      	ldr	r1, [r4, #4]
 8009788:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800978c:	2300      	movs	r3, #0
 800978e:	9303      	str	r3, [sp, #12]
 8009790:	ab0a      	add	r3, sp, #40	; 0x28
 8009792:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009796:	ab09      	add	r3, sp, #36	; 0x24
 8009798:	ec49 8b10 	vmov	d0, r8, r9
 800979c:	9300      	str	r3, [sp, #0]
 800979e:	6022      	str	r2, [r4, #0]
 80097a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80097a4:	4628      	mov	r0, r5
 80097a6:	f7ff fecf 	bl	8009548 <__cvt>
 80097aa:	9b06      	ldr	r3, [sp, #24]
 80097ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097ae:	2b47      	cmp	r3, #71	; 0x47
 80097b0:	4680      	mov	r8, r0
 80097b2:	d108      	bne.n	80097c6 <_printf_float+0x13e>
 80097b4:	1cc8      	adds	r0, r1, #3
 80097b6:	db02      	blt.n	80097be <_printf_float+0x136>
 80097b8:	6863      	ldr	r3, [r4, #4]
 80097ba:	4299      	cmp	r1, r3
 80097bc:	dd41      	ble.n	8009842 <_printf_float+0x1ba>
 80097be:	f1ab 0302 	sub.w	r3, fp, #2
 80097c2:	fa5f fb83 	uxtb.w	fp, r3
 80097c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097ca:	d820      	bhi.n	800980e <_printf_float+0x186>
 80097cc:	3901      	subs	r1, #1
 80097ce:	465a      	mov	r2, fp
 80097d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80097d4:	9109      	str	r1, [sp, #36]	; 0x24
 80097d6:	f7ff ff19 	bl	800960c <__exponent>
 80097da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097dc:	1813      	adds	r3, r2, r0
 80097de:	2a01      	cmp	r2, #1
 80097e0:	4681      	mov	r9, r0
 80097e2:	6123      	str	r3, [r4, #16]
 80097e4:	dc02      	bgt.n	80097ec <_printf_float+0x164>
 80097e6:	6822      	ldr	r2, [r4, #0]
 80097e8:	07d2      	lsls	r2, r2, #31
 80097ea:	d501      	bpl.n	80097f0 <_printf_float+0x168>
 80097ec:	3301      	adds	r3, #1
 80097ee:	6123      	str	r3, [r4, #16]
 80097f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d09c      	beq.n	8009732 <_printf_float+0xaa>
 80097f8:	232d      	movs	r3, #45	; 0x2d
 80097fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097fe:	e798      	b.n	8009732 <_printf_float+0xaa>
 8009800:	9a06      	ldr	r2, [sp, #24]
 8009802:	2a47      	cmp	r2, #71	; 0x47
 8009804:	d1be      	bne.n	8009784 <_printf_float+0xfc>
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1bc      	bne.n	8009784 <_printf_float+0xfc>
 800980a:	2301      	movs	r3, #1
 800980c:	e7b9      	b.n	8009782 <_printf_float+0xfa>
 800980e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009812:	d118      	bne.n	8009846 <_printf_float+0x1be>
 8009814:	2900      	cmp	r1, #0
 8009816:	6863      	ldr	r3, [r4, #4]
 8009818:	dd0b      	ble.n	8009832 <_printf_float+0x1aa>
 800981a:	6121      	str	r1, [r4, #16]
 800981c:	b913      	cbnz	r3, 8009824 <_printf_float+0x19c>
 800981e:	6822      	ldr	r2, [r4, #0]
 8009820:	07d0      	lsls	r0, r2, #31
 8009822:	d502      	bpl.n	800982a <_printf_float+0x1a2>
 8009824:	3301      	adds	r3, #1
 8009826:	440b      	add	r3, r1
 8009828:	6123      	str	r3, [r4, #16]
 800982a:	65a1      	str	r1, [r4, #88]	; 0x58
 800982c:	f04f 0900 	mov.w	r9, #0
 8009830:	e7de      	b.n	80097f0 <_printf_float+0x168>
 8009832:	b913      	cbnz	r3, 800983a <_printf_float+0x1b2>
 8009834:	6822      	ldr	r2, [r4, #0]
 8009836:	07d2      	lsls	r2, r2, #31
 8009838:	d501      	bpl.n	800983e <_printf_float+0x1b6>
 800983a:	3302      	adds	r3, #2
 800983c:	e7f4      	b.n	8009828 <_printf_float+0x1a0>
 800983e:	2301      	movs	r3, #1
 8009840:	e7f2      	b.n	8009828 <_printf_float+0x1a0>
 8009842:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009848:	4299      	cmp	r1, r3
 800984a:	db05      	blt.n	8009858 <_printf_float+0x1d0>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	6121      	str	r1, [r4, #16]
 8009850:	07d8      	lsls	r0, r3, #31
 8009852:	d5ea      	bpl.n	800982a <_printf_float+0x1a2>
 8009854:	1c4b      	adds	r3, r1, #1
 8009856:	e7e7      	b.n	8009828 <_printf_float+0x1a0>
 8009858:	2900      	cmp	r1, #0
 800985a:	bfd4      	ite	le
 800985c:	f1c1 0202 	rsble	r2, r1, #2
 8009860:	2201      	movgt	r2, #1
 8009862:	4413      	add	r3, r2
 8009864:	e7e0      	b.n	8009828 <_printf_float+0x1a0>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	055a      	lsls	r2, r3, #21
 800986a:	d407      	bmi.n	800987c <_printf_float+0x1f4>
 800986c:	6923      	ldr	r3, [r4, #16]
 800986e:	4642      	mov	r2, r8
 8009870:	4631      	mov	r1, r6
 8009872:	4628      	mov	r0, r5
 8009874:	47b8      	blx	r7
 8009876:	3001      	adds	r0, #1
 8009878:	d12c      	bne.n	80098d4 <_printf_float+0x24c>
 800987a:	e764      	b.n	8009746 <_printf_float+0xbe>
 800987c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009880:	f240 80e0 	bls.w	8009a44 <_printf_float+0x3bc>
 8009884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009888:	2200      	movs	r2, #0
 800988a:	2300      	movs	r3, #0
 800988c:	f7f7 f91c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009890:	2800      	cmp	r0, #0
 8009892:	d034      	beq.n	80098fe <_printf_float+0x276>
 8009894:	4a37      	ldr	r2, [pc, #220]	; (8009974 <_printf_float+0x2ec>)
 8009896:	2301      	movs	r3, #1
 8009898:	4631      	mov	r1, r6
 800989a:	4628      	mov	r0, r5
 800989c:	47b8      	blx	r7
 800989e:	3001      	adds	r0, #1
 80098a0:	f43f af51 	beq.w	8009746 <_printf_float+0xbe>
 80098a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098a8:	429a      	cmp	r2, r3
 80098aa:	db02      	blt.n	80098b2 <_printf_float+0x22a>
 80098ac:	6823      	ldr	r3, [r4, #0]
 80098ae:	07d8      	lsls	r0, r3, #31
 80098b0:	d510      	bpl.n	80098d4 <_printf_float+0x24c>
 80098b2:	ee18 3a10 	vmov	r3, s16
 80098b6:	4652      	mov	r2, sl
 80098b8:	4631      	mov	r1, r6
 80098ba:	4628      	mov	r0, r5
 80098bc:	47b8      	blx	r7
 80098be:	3001      	adds	r0, #1
 80098c0:	f43f af41 	beq.w	8009746 <_printf_float+0xbe>
 80098c4:	f04f 0800 	mov.w	r8, #0
 80098c8:	f104 091a 	add.w	r9, r4, #26
 80098cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ce:	3b01      	subs	r3, #1
 80098d0:	4543      	cmp	r3, r8
 80098d2:	dc09      	bgt.n	80098e8 <_printf_float+0x260>
 80098d4:	6823      	ldr	r3, [r4, #0]
 80098d6:	079b      	lsls	r3, r3, #30
 80098d8:	f100 8107 	bmi.w	8009aea <_printf_float+0x462>
 80098dc:	68e0      	ldr	r0, [r4, #12]
 80098de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098e0:	4298      	cmp	r0, r3
 80098e2:	bfb8      	it	lt
 80098e4:	4618      	movlt	r0, r3
 80098e6:	e730      	b.n	800974a <_printf_float+0xc2>
 80098e8:	2301      	movs	r3, #1
 80098ea:	464a      	mov	r2, r9
 80098ec:	4631      	mov	r1, r6
 80098ee:	4628      	mov	r0, r5
 80098f0:	47b8      	blx	r7
 80098f2:	3001      	adds	r0, #1
 80098f4:	f43f af27 	beq.w	8009746 <_printf_float+0xbe>
 80098f8:	f108 0801 	add.w	r8, r8, #1
 80098fc:	e7e6      	b.n	80098cc <_printf_float+0x244>
 80098fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009900:	2b00      	cmp	r3, #0
 8009902:	dc39      	bgt.n	8009978 <_printf_float+0x2f0>
 8009904:	4a1b      	ldr	r2, [pc, #108]	; (8009974 <_printf_float+0x2ec>)
 8009906:	2301      	movs	r3, #1
 8009908:	4631      	mov	r1, r6
 800990a:	4628      	mov	r0, r5
 800990c:	47b8      	blx	r7
 800990e:	3001      	adds	r0, #1
 8009910:	f43f af19 	beq.w	8009746 <_printf_float+0xbe>
 8009914:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009918:	4313      	orrs	r3, r2
 800991a:	d102      	bne.n	8009922 <_printf_float+0x29a>
 800991c:	6823      	ldr	r3, [r4, #0]
 800991e:	07d9      	lsls	r1, r3, #31
 8009920:	d5d8      	bpl.n	80098d4 <_printf_float+0x24c>
 8009922:	ee18 3a10 	vmov	r3, s16
 8009926:	4652      	mov	r2, sl
 8009928:	4631      	mov	r1, r6
 800992a:	4628      	mov	r0, r5
 800992c:	47b8      	blx	r7
 800992e:	3001      	adds	r0, #1
 8009930:	f43f af09 	beq.w	8009746 <_printf_float+0xbe>
 8009934:	f04f 0900 	mov.w	r9, #0
 8009938:	f104 0a1a 	add.w	sl, r4, #26
 800993c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800993e:	425b      	negs	r3, r3
 8009940:	454b      	cmp	r3, r9
 8009942:	dc01      	bgt.n	8009948 <_printf_float+0x2c0>
 8009944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009946:	e792      	b.n	800986e <_printf_float+0x1e6>
 8009948:	2301      	movs	r3, #1
 800994a:	4652      	mov	r2, sl
 800994c:	4631      	mov	r1, r6
 800994e:	4628      	mov	r0, r5
 8009950:	47b8      	blx	r7
 8009952:	3001      	adds	r0, #1
 8009954:	f43f aef7 	beq.w	8009746 <_printf_float+0xbe>
 8009958:	f109 0901 	add.w	r9, r9, #1
 800995c:	e7ee      	b.n	800993c <_printf_float+0x2b4>
 800995e:	bf00      	nop
 8009960:	7fefffff 	.word	0x7fefffff
 8009964:	0800c920 	.word	0x0800c920
 8009968:	0800c924 	.word	0x0800c924
 800996c:	0800c928 	.word	0x0800c928
 8009970:	0800c92c 	.word	0x0800c92c
 8009974:	0800c930 	.word	0x0800c930
 8009978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800997a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800997c:	429a      	cmp	r2, r3
 800997e:	bfa8      	it	ge
 8009980:	461a      	movge	r2, r3
 8009982:	2a00      	cmp	r2, #0
 8009984:	4691      	mov	r9, r2
 8009986:	dc37      	bgt.n	80099f8 <_printf_float+0x370>
 8009988:	f04f 0b00 	mov.w	fp, #0
 800998c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009990:	f104 021a 	add.w	r2, r4, #26
 8009994:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009996:	9305      	str	r3, [sp, #20]
 8009998:	eba3 0309 	sub.w	r3, r3, r9
 800999c:	455b      	cmp	r3, fp
 800999e:	dc33      	bgt.n	8009a08 <_printf_float+0x380>
 80099a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099a4:	429a      	cmp	r2, r3
 80099a6:	db3b      	blt.n	8009a20 <_printf_float+0x398>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	07da      	lsls	r2, r3, #31
 80099ac:	d438      	bmi.n	8009a20 <_printf_float+0x398>
 80099ae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80099b2:	eba2 0903 	sub.w	r9, r2, r3
 80099b6:	9b05      	ldr	r3, [sp, #20]
 80099b8:	1ad2      	subs	r2, r2, r3
 80099ba:	4591      	cmp	r9, r2
 80099bc:	bfa8      	it	ge
 80099be:	4691      	movge	r9, r2
 80099c0:	f1b9 0f00 	cmp.w	r9, #0
 80099c4:	dc35      	bgt.n	8009a32 <_printf_float+0x3aa>
 80099c6:	f04f 0800 	mov.w	r8, #0
 80099ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099ce:	f104 0a1a 	add.w	sl, r4, #26
 80099d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099d6:	1a9b      	subs	r3, r3, r2
 80099d8:	eba3 0309 	sub.w	r3, r3, r9
 80099dc:	4543      	cmp	r3, r8
 80099de:	f77f af79 	ble.w	80098d4 <_printf_float+0x24c>
 80099e2:	2301      	movs	r3, #1
 80099e4:	4652      	mov	r2, sl
 80099e6:	4631      	mov	r1, r6
 80099e8:	4628      	mov	r0, r5
 80099ea:	47b8      	blx	r7
 80099ec:	3001      	adds	r0, #1
 80099ee:	f43f aeaa 	beq.w	8009746 <_printf_float+0xbe>
 80099f2:	f108 0801 	add.w	r8, r8, #1
 80099f6:	e7ec      	b.n	80099d2 <_printf_float+0x34a>
 80099f8:	4613      	mov	r3, r2
 80099fa:	4631      	mov	r1, r6
 80099fc:	4642      	mov	r2, r8
 80099fe:	4628      	mov	r0, r5
 8009a00:	47b8      	blx	r7
 8009a02:	3001      	adds	r0, #1
 8009a04:	d1c0      	bne.n	8009988 <_printf_float+0x300>
 8009a06:	e69e      	b.n	8009746 <_printf_float+0xbe>
 8009a08:	2301      	movs	r3, #1
 8009a0a:	4631      	mov	r1, r6
 8009a0c:	4628      	mov	r0, r5
 8009a0e:	9205      	str	r2, [sp, #20]
 8009a10:	47b8      	blx	r7
 8009a12:	3001      	adds	r0, #1
 8009a14:	f43f ae97 	beq.w	8009746 <_printf_float+0xbe>
 8009a18:	9a05      	ldr	r2, [sp, #20]
 8009a1a:	f10b 0b01 	add.w	fp, fp, #1
 8009a1e:	e7b9      	b.n	8009994 <_printf_float+0x30c>
 8009a20:	ee18 3a10 	vmov	r3, s16
 8009a24:	4652      	mov	r2, sl
 8009a26:	4631      	mov	r1, r6
 8009a28:	4628      	mov	r0, r5
 8009a2a:	47b8      	blx	r7
 8009a2c:	3001      	adds	r0, #1
 8009a2e:	d1be      	bne.n	80099ae <_printf_float+0x326>
 8009a30:	e689      	b.n	8009746 <_printf_float+0xbe>
 8009a32:	9a05      	ldr	r2, [sp, #20]
 8009a34:	464b      	mov	r3, r9
 8009a36:	4442      	add	r2, r8
 8009a38:	4631      	mov	r1, r6
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	47b8      	blx	r7
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d1c1      	bne.n	80099c6 <_printf_float+0x33e>
 8009a42:	e680      	b.n	8009746 <_printf_float+0xbe>
 8009a44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a46:	2a01      	cmp	r2, #1
 8009a48:	dc01      	bgt.n	8009a4e <_printf_float+0x3c6>
 8009a4a:	07db      	lsls	r3, r3, #31
 8009a4c:	d53a      	bpl.n	8009ac4 <_printf_float+0x43c>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	4642      	mov	r2, r8
 8009a52:	4631      	mov	r1, r6
 8009a54:	4628      	mov	r0, r5
 8009a56:	47b8      	blx	r7
 8009a58:	3001      	adds	r0, #1
 8009a5a:	f43f ae74 	beq.w	8009746 <_printf_float+0xbe>
 8009a5e:	ee18 3a10 	vmov	r3, s16
 8009a62:	4652      	mov	r2, sl
 8009a64:	4631      	mov	r1, r6
 8009a66:	4628      	mov	r0, r5
 8009a68:	47b8      	blx	r7
 8009a6a:	3001      	adds	r0, #1
 8009a6c:	f43f ae6b 	beq.w	8009746 <_printf_float+0xbe>
 8009a70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a74:	2200      	movs	r2, #0
 8009a76:	2300      	movs	r3, #0
 8009a78:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009a7c:	f7f7 f824 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a80:	b9d8      	cbnz	r0, 8009aba <_printf_float+0x432>
 8009a82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009a86:	f108 0201 	add.w	r2, r8, #1
 8009a8a:	4631      	mov	r1, r6
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	47b8      	blx	r7
 8009a90:	3001      	adds	r0, #1
 8009a92:	d10e      	bne.n	8009ab2 <_printf_float+0x42a>
 8009a94:	e657      	b.n	8009746 <_printf_float+0xbe>
 8009a96:	2301      	movs	r3, #1
 8009a98:	4652      	mov	r2, sl
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	47b8      	blx	r7
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	f43f ae50 	beq.w	8009746 <_printf_float+0xbe>
 8009aa6:	f108 0801 	add.w	r8, r8, #1
 8009aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aac:	3b01      	subs	r3, #1
 8009aae:	4543      	cmp	r3, r8
 8009ab0:	dcf1      	bgt.n	8009a96 <_printf_float+0x40e>
 8009ab2:	464b      	mov	r3, r9
 8009ab4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009ab8:	e6da      	b.n	8009870 <_printf_float+0x1e8>
 8009aba:	f04f 0800 	mov.w	r8, #0
 8009abe:	f104 0a1a 	add.w	sl, r4, #26
 8009ac2:	e7f2      	b.n	8009aaa <_printf_float+0x422>
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	4642      	mov	r2, r8
 8009ac8:	e7df      	b.n	8009a8a <_printf_float+0x402>
 8009aca:	2301      	movs	r3, #1
 8009acc:	464a      	mov	r2, r9
 8009ace:	4631      	mov	r1, r6
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	47b8      	blx	r7
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	f43f ae36 	beq.w	8009746 <_printf_float+0xbe>
 8009ada:	f108 0801 	add.w	r8, r8, #1
 8009ade:	68e3      	ldr	r3, [r4, #12]
 8009ae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ae2:	1a5b      	subs	r3, r3, r1
 8009ae4:	4543      	cmp	r3, r8
 8009ae6:	dcf0      	bgt.n	8009aca <_printf_float+0x442>
 8009ae8:	e6f8      	b.n	80098dc <_printf_float+0x254>
 8009aea:	f04f 0800 	mov.w	r8, #0
 8009aee:	f104 0919 	add.w	r9, r4, #25
 8009af2:	e7f4      	b.n	8009ade <_printf_float+0x456>

08009af4 <_printf_common>:
 8009af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	4616      	mov	r6, r2
 8009afa:	4699      	mov	r9, r3
 8009afc:	688a      	ldr	r2, [r1, #8]
 8009afe:	690b      	ldr	r3, [r1, #16]
 8009b00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b04:	4293      	cmp	r3, r2
 8009b06:	bfb8      	it	lt
 8009b08:	4613      	movlt	r3, r2
 8009b0a:	6033      	str	r3, [r6, #0]
 8009b0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b10:	4607      	mov	r7, r0
 8009b12:	460c      	mov	r4, r1
 8009b14:	b10a      	cbz	r2, 8009b1a <_printf_common+0x26>
 8009b16:	3301      	adds	r3, #1
 8009b18:	6033      	str	r3, [r6, #0]
 8009b1a:	6823      	ldr	r3, [r4, #0]
 8009b1c:	0699      	lsls	r1, r3, #26
 8009b1e:	bf42      	ittt	mi
 8009b20:	6833      	ldrmi	r3, [r6, #0]
 8009b22:	3302      	addmi	r3, #2
 8009b24:	6033      	strmi	r3, [r6, #0]
 8009b26:	6825      	ldr	r5, [r4, #0]
 8009b28:	f015 0506 	ands.w	r5, r5, #6
 8009b2c:	d106      	bne.n	8009b3c <_printf_common+0x48>
 8009b2e:	f104 0a19 	add.w	sl, r4, #25
 8009b32:	68e3      	ldr	r3, [r4, #12]
 8009b34:	6832      	ldr	r2, [r6, #0]
 8009b36:	1a9b      	subs	r3, r3, r2
 8009b38:	42ab      	cmp	r3, r5
 8009b3a:	dc26      	bgt.n	8009b8a <_printf_common+0x96>
 8009b3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009b40:	1e13      	subs	r3, r2, #0
 8009b42:	6822      	ldr	r2, [r4, #0]
 8009b44:	bf18      	it	ne
 8009b46:	2301      	movne	r3, #1
 8009b48:	0692      	lsls	r2, r2, #26
 8009b4a:	d42b      	bmi.n	8009ba4 <_printf_common+0xb0>
 8009b4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b50:	4649      	mov	r1, r9
 8009b52:	4638      	mov	r0, r7
 8009b54:	47c0      	blx	r8
 8009b56:	3001      	adds	r0, #1
 8009b58:	d01e      	beq.n	8009b98 <_printf_common+0xa4>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	6922      	ldr	r2, [r4, #16]
 8009b5e:	f003 0306 	and.w	r3, r3, #6
 8009b62:	2b04      	cmp	r3, #4
 8009b64:	bf02      	ittt	eq
 8009b66:	68e5      	ldreq	r5, [r4, #12]
 8009b68:	6833      	ldreq	r3, [r6, #0]
 8009b6a:	1aed      	subeq	r5, r5, r3
 8009b6c:	68a3      	ldr	r3, [r4, #8]
 8009b6e:	bf0c      	ite	eq
 8009b70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b74:	2500      	movne	r5, #0
 8009b76:	4293      	cmp	r3, r2
 8009b78:	bfc4      	itt	gt
 8009b7a:	1a9b      	subgt	r3, r3, r2
 8009b7c:	18ed      	addgt	r5, r5, r3
 8009b7e:	2600      	movs	r6, #0
 8009b80:	341a      	adds	r4, #26
 8009b82:	42b5      	cmp	r5, r6
 8009b84:	d11a      	bne.n	8009bbc <_printf_common+0xc8>
 8009b86:	2000      	movs	r0, #0
 8009b88:	e008      	b.n	8009b9c <_printf_common+0xa8>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	4652      	mov	r2, sl
 8009b8e:	4649      	mov	r1, r9
 8009b90:	4638      	mov	r0, r7
 8009b92:	47c0      	blx	r8
 8009b94:	3001      	adds	r0, #1
 8009b96:	d103      	bne.n	8009ba0 <_printf_common+0xac>
 8009b98:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba0:	3501      	adds	r5, #1
 8009ba2:	e7c6      	b.n	8009b32 <_printf_common+0x3e>
 8009ba4:	18e1      	adds	r1, r4, r3
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	2030      	movs	r0, #48	; 0x30
 8009baa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bae:	4422      	add	r2, r4
 8009bb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bb8:	3302      	adds	r3, #2
 8009bba:	e7c7      	b.n	8009b4c <_printf_common+0x58>
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	4649      	mov	r1, r9
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	47c0      	blx	r8
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	d0e6      	beq.n	8009b98 <_printf_common+0xa4>
 8009bca:	3601      	adds	r6, #1
 8009bcc:	e7d9      	b.n	8009b82 <_printf_common+0x8e>
	...

08009bd0 <_printf_i>:
 8009bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd4:	7e0f      	ldrb	r7, [r1, #24]
 8009bd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009bd8:	2f78      	cmp	r7, #120	; 0x78
 8009bda:	4691      	mov	r9, r2
 8009bdc:	4680      	mov	r8, r0
 8009bde:	460c      	mov	r4, r1
 8009be0:	469a      	mov	sl, r3
 8009be2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009be6:	d807      	bhi.n	8009bf8 <_printf_i+0x28>
 8009be8:	2f62      	cmp	r7, #98	; 0x62
 8009bea:	d80a      	bhi.n	8009c02 <_printf_i+0x32>
 8009bec:	2f00      	cmp	r7, #0
 8009bee:	f000 80d4 	beq.w	8009d9a <_printf_i+0x1ca>
 8009bf2:	2f58      	cmp	r7, #88	; 0x58
 8009bf4:	f000 80c0 	beq.w	8009d78 <_printf_i+0x1a8>
 8009bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009c00:	e03a      	b.n	8009c78 <_printf_i+0xa8>
 8009c02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009c06:	2b15      	cmp	r3, #21
 8009c08:	d8f6      	bhi.n	8009bf8 <_printf_i+0x28>
 8009c0a:	a101      	add	r1, pc, #4	; (adr r1, 8009c10 <_printf_i+0x40>)
 8009c0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c10:	08009c69 	.word	0x08009c69
 8009c14:	08009c7d 	.word	0x08009c7d
 8009c18:	08009bf9 	.word	0x08009bf9
 8009c1c:	08009bf9 	.word	0x08009bf9
 8009c20:	08009bf9 	.word	0x08009bf9
 8009c24:	08009bf9 	.word	0x08009bf9
 8009c28:	08009c7d 	.word	0x08009c7d
 8009c2c:	08009bf9 	.word	0x08009bf9
 8009c30:	08009bf9 	.word	0x08009bf9
 8009c34:	08009bf9 	.word	0x08009bf9
 8009c38:	08009bf9 	.word	0x08009bf9
 8009c3c:	08009d81 	.word	0x08009d81
 8009c40:	08009ca9 	.word	0x08009ca9
 8009c44:	08009d3b 	.word	0x08009d3b
 8009c48:	08009bf9 	.word	0x08009bf9
 8009c4c:	08009bf9 	.word	0x08009bf9
 8009c50:	08009da3 	.word	0x08009da3
 8009c54:	08009bf9 	.word	0x08009bf9
 8009c58:	08009ca9 	.word	0x08009ca9
 8009c5c:	08009bf9 	.word	0x08009bf9
 8009c60:	08009bf9 	.word	0x08009bf9
 8009c64:	08009d43 	.word	0x08009d43
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	1d1a      	adds	r2, r3, #4
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	602a      	str	r2, [r5, #0]
 8009c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e09f      	b.n	8009dbc <_printf_i+0x1ec>
 8009c7c:	6820      	ldr	r0, [r4, #0]
 8009c7e:	682b      	ldr	r3, [r5, #0]
 8009c80:	0607      	lsls	r7, r0, #24
 8009c82:	f103 0104 	add.w	r1, r3, #4
 8009c86:	6029      	str	r1, [r5, #0]
 8009c88:	d501      	bpl.n	8009c8e <_printf_i+0xbe>
 8009c8a:	681e      	ldr	r6, [r3, #0]
 8009c8c:	e003      	b.n	8009c96 <_printf_i+0xc6>
 8009c8e:	0646      	lsls	r6, r0, #25
 8009c90:	d5fb      	bpl.n	8009c8a <_printf_i+0xba>
 8009c92:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009c96:	2e00      	cmp	r6, #0
 8009c98:	da03      	bge.n	8009ca2 <_printf_i+0xd2>
 8009c9a:	232d      	movs	r3, #45	; 0x2d
 8009c9c:	4276      	negs	r6, r6
 8009c9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ca2:	485a      	ldr	r0, [pc, #360]	; (8009e0c <_printf_i+0x23c>)
 8009ca4:	230a      	movs	r3, #10
 8009ca6:	e012      	b.n	8009cce <_printf_i+0xfe>
 8009ca8:	682b      	ldr	r3, [r5, #0]
 8009caa:	6820      	ldr	r0, [r4, #0]
 8009cac:	1d19      	adds	r1, r3, #4
 8009cae:	6029      	str	r1, [r5, #0]
 8009cb0:	0605      	lsls	r5, r0, #24
 8009cb2:	d501      	bpl.n	8009cb8 <_printf_i+0xe8>
 8009cb4:	681e      	ldr	r6, [r3, #0]
 8009cb6:	e002      	b.n	8009cbe <_printf_i+0xee>
 8009cb8:	0641      	lsls	r1, r0, #25
 8009cba:	d5fb      	bpl.n	8009cb4 <_printf_i+0xe4>
 8009cbc:	881e      	ldrh	r6, [r3, #0]
 8009cbe:	4853      	ldr	r0, [pc, #332]	; (8009e0c <_printf_i+0x23c>)
 8009cc0:	2f6f      	cmp	r7, #111	; 0x6f
 8009cc2:	bf0c      	ite	eq
 8009cc4:	2308      	moveq	r3, #8
 8009cc6:	230a      	movne	r3, #10
 8009cc8:	2100      	movs	r1, #0
 8009cca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009cce:	6865      	ldr	r5, [r4, #4]
 8009cd0:	60a5      	str	r5, [r4, #8]
 8009cd2:	2d00      	cmp	r5, #0
 8009cd4:	bfa2      	ittt	ge
 8009cd6:	6821      	ldrge	r1, [r4, #0]
 8009cd8:	f021 0104 	bicge.w	r1, r1, #4
 8009cdc:	6021      	strge	r1, [r4, #0]
 8009cde:	b90e      	cbnz	r6, 8009ce4 <_printf_i+0x114>
 8009ce0:	2d00      	cmp	r5, #0
 8009ce2:	d04b      	beq.n	8009d7c <_printf_i+0x1ac>
 8009ce4:	4615      	mov	r5, r2
 8009ce6:	fbb6 f1f3 	udiv	r1, r6, r3
 8009cea:	fb03 6711 	mls	r7, r3, r1, r6
 8009cee:	5dc7      	ldrb	r7, [r0, r7]
 8009cf0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009cf4:	4637      	mov	r7, r6
 8009cf6:	42bb      	cmp	r3, r7
 8009cf8:	460e      	mov	r6, r1
 8009cfa:	d9f4      	bls.n	8009ce6 <_printf_i+0x116>
 8009cfc:	2b08      	cmp	r3, #8
 8009cfe:	d10b      	bne.n	8009d18 <_printf_i+0x148>
 8009d00:	6823      	ldr	r3, [r4, #0]
 8009d02:	07de      	lsls	r6, r3, #31
 8009d04:	d508      	bpl.n	8009d18 <_printf_i+0x148>
 8009d06:	6923      	ldr	r3, [r4, #16]
 8009d08:	6861      	ldr	r1, [r4, #4]
 8009d0a:	4299      	cmp	r1, r3
 8009d0c:	bfde      	ittt	le
 8009d0e:	2330      	movle	r3, #48	; 0x30
 8009d10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009d14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009d18:	1b52      	subs	r2, r2, r5
 8009d1a:	6122      	str	r2, [r4, #16]
 8009d1c:	f8cd a000 	str.w	sl, [sp]
 8009d20:	464b      	mov	r3, r9
 8009d22:	aa03      	add	r2, sp, #12
 8009d24:	4621      	mov	r1, r4
 8009d26:	4640      	mov	r0, r8
 8009d28:	f7ff fee4 	bl	8009af4 <_printf_common>
 8009d2c:	3001      	adds	r0, #1
 8009d2e:	d14a      	bne.n	8009dc6 <_printf_i+0x1f6>
 8009d30:	f04f 30ff 	mov.w	r0, #4294967295
 8009d34:	b004      	add	sp, #16
 8009d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d3a:	6823      	ldr	r3, [r4, #0]
 8009d3c:	f043 0320 	orr.w	r3, r3, #32
 8009d40:	6023      	str	r3, [r4, #0]
 8009d42:	4833      	ldr	r0, [pc, #204]	; (8009e10 <_printf_i+0x240>)
 8009d44:	2778      	movs	r7, #120	; 0x78
 8009d46:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	6829      	ldr	r1, [r5, #0]
 8009d4e:	061f      	lsls	r7, r3, #24
 8009d50:	f851 6b04 	ldr.w	r6, [r1], #4
 8009d54:	d402      	bmi.n	8009d5c <_printf_i+0x18c>
 8009d56:	065f      	lsls	r7, r3, #25
 8009d58:	bf48      	it	mi
 8009d5a:	b2b6      	uxthmi	r6, r6
 8009d5c:	07df      	lsls	r7, r3, #31
 8009d5e:	bf48      	it	mi
 8009d60:	f043 0320 	orrmi.w	r3, r3, #32
 8009d64:	6029      	str	r1, [r5, #0]
 8009d66:	bf48      	it	mi
 8009d68:	6023      	strmi	r3, [r4, #0]
 8009d6a:	b91e      	cbnz	r6, 8009d74 <_printf_i+0x1a4>
 8009d6c:	6823      	ldr	r3, [r4, #0]
 8009d6e:	f023 0320 	bic.w	r3, r3, #32
 8009d72:	6023      	str	r3, [r4, #0]
 8009d74:	2310      	movs	r3, #16
 8009d76:	e7a7      	b.n	8009cc8 <_printf_i+0xf8>
 8009d78:	4824      	ldr	r0, [pc, #144]	; (8009e0c <_printf_i+0x23c>)
 8009d7a:	e7e4      	b.n	8009d46 <_printf_i+0x176>
 8009d7c:	4615      	mov	r5, r2
 8009d7e:	e7bd      	b.n	8009cfc <_printf_i+0x12c>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	6826      	ldr	r6, [r4, #0]
 8009d84:	6961      	ldr	r1, [r4, #20]
 8009d86:	1d18      	adds	r0, r3, #4
 8009d88:	6028      	str	r0, [r5, #0]
 8009d8a:	0635      	lsls	r5, r6, #24
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	d501      	bpl.n	8009d94 <_printf_i+0x1c4>
 8009d90:	6019      	str	r1, [r3, #0]
 8009d92:	e002      	b.n	8009d9a <_printf_i+0x1ca>
 8009d94:	0670      	lsls	r0, r6, #25
 8009d96:	d5fb      	bpl.n	8009d90 <_printf_i+0x1c0>
 8009d98:	8019      	strh	r1, [r3, #0]
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	6123      	str	r3, [r4, #16]
 8009d9e:	4615      	mov	r5, r2
 8009da0:	e7bc      	b.n	8009d1c <_printf_i+0x14c>
 8009da2:	682b      	ldr	r3, [r5, #0]
 8009da4:	1d1a      	adds	r2, r3, #4
 8009da6:	602a      	str	r2, [r5, #0]
 8009da8:	681d      	ldr	r5, [r3, #0]
 8009daa:	6862      	ldr	r2, [r4, #4]
 8009dac:	2100      	movs	r1, #0
 8009dae:	4628      	mov	r0, r5
 8009db0:	f7f6 fa0e 	bl	80001d0 <memchr>
 8009db4:	b108      	cbz	r0, 8009dba <_printf_i+0x1ea>
 8009db6:	1b40      	subs	r0, r0, r5
 8009db8:	6060      	str	r0, [r4, #4]
 8009dba:	6863      	ldr	r3, [r4, #4]
 8009dbc:	6123      	str	r3, [r4, #16]
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dc4:	e7aa      	b.n	8009d1c <_printf_i+0x14c>
 8009dc6:	6923      	ldr	r3, [r4, #16]
 8009dc8:	462a      	mov	r2, r5
 8009dca:	4649      	mov	r1, r9
 8009dcc:	4640      	mov	r0, r8
 8009dce:	47d0      	blx	sl
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	d0ad      	beq.n	8009d30 <_printf_i+0x160>
 8009dd4:	6823      	ldr	r3, [r4, #0]
 8009dd6:	079b      	lsls	r3, r3, #30
 8009dd8:	d413      	bmi.n	8009e02 <_printf_i+0x232>
 8009dda:	68e0      	ldr	r0, [r4, #12]
 8009ddc:	9b03      	ldr	r3, [sp, #12]
 8009dde:	4298      	cmp	r0, r3
 8009de0:	bfb8      	it	lt
 8009de2:	4618      	movlt	r0, r3
 8009de4:	e7a6      	b.n	8009d34 <_printf_i+0x164>
 8009de6:	2301      	movs	r3, #1
 8009de8:	4632      	mov	r2, r6
 8009dea:	4649      	mov	r1, r9
 8009dec:	4640      	mov	r0, r8
 8009dee:	47d0      	blx	sl
 8009df0:	3001      	adds	r0, #1
 8009df2:	d09d      	beq.n	8009d30 <_printf_i+0x160>
 8009df4:	3501      	adds	r5, #1
 8009df6:	68e3      	ldr	r3, [r4, #12]
 8009df8:	9903      	ldr	r1, [sp, #12]
 8009dfa:	1a5b      	subs	r3, r3, r1
 8009dfc:	42ab      	cmp	r3, r5
 8009dfe:	dcf2      	bgt.n	8009de6 <_printf_i+0x216>
 8009e00:	e7eb      	b.n	8009dda <_printf_i+0x20a>
 8009e02:	2500      	movs	r5, #0
 8009e04:	f104 0619 	add.w	r6, r4, #25
 8009e08:	e7f5      	b.n	8009df6 <_printf_i+0x226>
 8009e0a:	bf00      	nop
 8009e0c:	0800c932 	.word	0x0800c932
 8009e10:	0800c943 	.word	0x0800c943

08009e14 <std>:
 8009e14:	2300      	movs	r3, #0
 8009e16:	b510      	push	{r4, lr}
 8009e18:	4604      	mov	r4, r0
 8009e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8009e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e22:	6083      	str	r3, [r0, #8]
 8009e24:	8181      	strh	r1, [r0, #12]
 8009e26:	6643      	str	r3, [r0, #100]	; 0x64
 8009e28:	81c2      	strh	r2, [r0, #14]
 8009e2a:	6183      	str	r3, [r0, #24]
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	2208      	movs	r2, #8
 8009e30:	305c      	adds	r0, #92	; 0x5c
 8009e32:	f000 f903 	bl	800a03c <memset>
 8009e36:	4b05      	ldr	r3, [pc, #20]	; (8009e4c <std+0x38>)
 8009e38:	6263      	str	r3, [r4, #36]	; 0x24
 8009e3a:	4b05      	ldr	r3, [pc, #20]	; (8009e50 <std+0x3c>)
 8009e3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e3e:	4b05      	ldr	r3, [pc, #20]	; (8009e54 <std+0x40>)
 8009e40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e42:	4b05      	ldr	r3, [pc, #20]	; (8009e58 <std+0x44>)
 8009e44:	6224      	str	r4, [r4, #32]
 8009e46:	6323      	str	r3, [r4, #48]	; 0x30
 8009e48:	bd10      	pop	{r4, pc}
 8009e4a:	bf00      	nop
 8009e4c:	08009f75 	.word	0x08009f75
 8009e50:	08009f97 	.word	0x08009f97
 8009e54:	08009fcf 	.word	0x08009fcf
 8009e58:	08009ff3 	.word	0x08009ff3

08009e5c <stdio_exit_handler>:
 8009e5c:	4a02      	ldr	r2, [pc, #8]	; (8009e68 <stdio_exit_handler+0xc>)
 8009e5e:	4903      	ldr	r1, [pc, #12]	; (8009e6c <stdio_exit_handler+0x10>)
 8009e60:	4803      	ldr	r0, [pc, #12]	; (8009e70 <stdio_exit_handler+0x14>)
 8009e62:	f000 b869 	b.w	8009f38 <_fwalk_sglue>
 8009e66:	bf00      	nop
 8009e68:	20000014 	.word	0x20000014
 8009e6c:	0800bae1 	.word	0x0800bae1
 8009e70:	20000020 	.word	0x20000020

08009e74 <cleanup_stdio>:
 8009e74:	6841      	ldr	r1, [r0, #4]
 8009e76:	4b0c      	ldr	r3, [pc, #48]	; (8009ea8 <cleanup_stdio+0x34>)
 8009e78:	4299      	cmp	r1, r3
 8009e7a:	b510      	push	{r4, lr}
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	d001      	beq.n	8009e84 <cleanup_stdio+0x10>
 8009e80:	f001 fe2e 	bl	800bae0 <_fflush_r>
 8009e84:	68a1      	ldr	r1, [r4, #8]
 8009e86:	4b09      	ldr	r3, [pc, #36]	; (8009eac <cleanup_stdio+0x38>)
 8009e88:	4299      	cmp	r1, r3
 8009e8a:	d002      	beq.n	8009e92 <cleanup_stdio+0x1e>
 8009e8c:	4620      	mov	r0, r4
 8009e8e:	f001 fe27 	bl	800bae0 <_fflush_r>
 8009e92:	68e1      	ldr	r1, [r4, #12]
 8009e94:	4b06      	ldr	r3, [pc, #24]	; (8009eb0 <cleanup_stdio+0x3c>)
 8009e96:	4299      	cmp	r1, r3
 8009e98:	d004      	beq.n	8009ea4 <cleanup_stdio+0x30>
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ea0:	f001 be1e 	b.w	800bae0 <_fflush_r>
 8009ea4:	bd10      	pop	{r4, pc}
 8009ea6:	bf00      	nop
 8009ea8:	20001d40 	.word	0x20001d40
 8009eac:	20001da8 	.word	0x20001da8
 8009eb0:	20001e10 	.word	0x20001e10

08009eb4 <global_stdio_init.part.0>:
 8009eb4:	b510      	push	{r4, lr}
 8009eb6:	4b0b      	ldr	r3, [pc, #44]	; (8009ee4 <global_stdio_init.part.0+0x30>)
 8009eb8:	4c0b      	ldr	r4, [pc, #44]	; (8009ee8 <global_stdio_init.part.0+0x34>)
 8009eba:	4a0c      	ldr	r2, [pc, #48]	; (8009eec <global_stdio_init.part.0+0x38>)
 8009ebc:	601a      	str	r2, [r3, #0]
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	2104      	movs	r1, #4
 8009ec4:	f7ff ffa6 	bl	8009e14 <std>
 8009ec8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009ecc:	2201      	movs	r2, #1
 8009ece:	2109      	movs	r1, #9
 8009ed0:	f7ff ffa0 	bl	8009e14 <std>
 8009ed4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009ed8:	2202      	movs	r2, #2
 8009eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ede:	2112      	movs	r1, #18
 8009ee0:	f7ff bf98 	b.w	8009e14 <std>
 8009ee4:	20001e78 	.word	0x20001e78
 8009ee8:	20001d40 	.word	0x20001d40
 8009eec:	08009e5d 	.word	0x08009e5d

08009ef0 <__sfp_lock_acquire>:
 8009ef0:	4801      	ldr	r0, [pc, #4]	; (8009ef8 <__sfp_lock_acquire+0x8>)
 8009ef2:	f000 b91f 	b.w	800a134 <__retarget_lock_acquire_recursive>
 8009ef6:	bf00      	nop
 8009ef8:	20001e81 	.word	0x20001e81

08009efc <__sfp_lock_release>:
 8009efc:	4801      	ldr	r0, [pc, #4]	; (8009f04 <__sfp_lock_release+0x8>)
 8009efe:	f000 b91a 	b.w	800a136 <__retarget_lock_release_recursive>
 8009f02:	bf00      	nop
 8009f04:	20001e81 	.word	0x20001e81

08009f08 <__sinit>:
 8009f08:	b510      	push	{r4, lr}
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	f7ff fff0 	bl	8009ef0 <__sfp_lock_acquire>
 8009f10:	6a23      	ldr	r3, [r4, #32]
 8009f12:	b11b      	cbz	r3, 8009f1c <__sinit+0x14>
 8009f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f18:	f7ff bff0 	b.w	8009efc <__sfp_lock_release>
 8009f1c:	4b04      	ldr	r3, [pc, #16]	; (8009f30 <__sinit+0x28>)
 8009f1e:	6223      	str	r3, [r4, #32]
 8009f20:	4b04      	ldr	r3, [pc, #16]	; (8009f34 <__sinit+0x2c>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1f5      	bne.n	8009f14 <__sinit+0xc>
 8009f28:	f7ff ffc4 	bl	8009eb4 <global_stdio_init.part.0>
 8009f2c:	e7f2      	b.n	8009f14 <__sinit+0xc>
 8009f2e:	bf00      	nop
 8009f30:	08009e75 	.word	0x08009e75
 8009f34:	20001e78 	.word	0x20001e78

08009f38 <_fwalk_sglue>:
 8009f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f3c:	4607      	mov	r7, r0
 8009f3e:	4688      	mov	r8, r1
 8009f40:	4614      	mov	r4, r2
 8009f42:	2600      	movs	r6, #0
 8009f44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f48:	f1b9 0901 	subs.w	r9, r9, #1
 8009f4c:	d505      	bpl.n	8009f5a <_fwalk_sglue+0x22>
 8009f4e:	6824      	ldr	r4, [r4, #0]
 8009f50:	2c00      	cmp	r4, #0
 8009f52:	d1f7      	bne.n	8009f44 <_fwalk_sglue+0xc>
 8009f54:	4630      	mov	r0, r6
 8009f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f5a:	89ab      	ldrh	r3, [r5, #12]
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d907      	bls.n	8009f70 <_fwalk_sglue+0x38>
 8009f60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f64:	3301      	adds	r3, #1
 8009f66:	d003      	beq.n	8009f70 <_fwalk_sglue+0x38>
 8009f68:	4629      	mov	r1, r5
 8009f6a:	4638      	mov	r0, r7
 8009f6c:	47c0      	blx	r8
 8009f6e:	4306      	orrs	r6, r0
 8009f70:	3568      	adds	r5, #104	; 0x68
 8009f72:	e7e9      	b.n	8009f48 <_fwalk_sglue+0x10>

08009f74 <__sread>:
 8009f74:	b510      	push	{r4, lr}
 8009f76:	460c      	mov	r4, r1
 8009f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f7c:	f000 f88c 	bl	800a098 <_read_r>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	bfab      	itete	ge
 8009f84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f86:	89a3      	ldrhlt	r3, [r4, #12]
 8009f88:	181b      	addge	r3, r3, r0
 8009f8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f8e:	bfac      	ite	ge
 8009f90:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f92:	81a3      	strhlt	r3, [r4, #12]
 8009f94:	bd10      	pop	{r4, pc}

08009f96 <__swrite>:
 8009f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f9a:	461f      	mov	r7, r3
 8009f9c:	898b      	ldrh	r3, [r1, #12]
 8009f9e:	05db      	lsls	r3, r3, #23
 8009fa0:	4605      	mov	r5, r0
 8009fa2:	460c      	mov	r4, r1
 8009fa4:	4616      	mov	r6, r2
 8009fa6:	d505      	bpl.n	8009fb4 <__swrite+0x1e>
 8009fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fac:	2302      	movs	r3, #2
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f000 f860 	bl	800a074 <_lseek_r>
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	4632      	mov	r2, r6
 8009fc2:	463b      	mov	r3, r7
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fca:	f000 b877 	b.w	800a0bc <_write_r>

08009fce <__sseek>:
 8009fce:	b510      	push	{r4, lr}
 8009fd0:	460c      	mov	r4, r1
 8009fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd6:	f000 f84d 	bl	800a074 <_lseek_r>
 8009fda:	1c43      	adds	r3, r0, #1
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	bf15      	itete	ne
 8009fe0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009fe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009fe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009fea:	81a3      	strheq	r3, [r4, #12]
 8009fec:	bf18      	it	ne
 8009fee:	81a3      	strhne	r3, [r4, #12]
 8009ff0:	bd10      	pop	{r4, pc}

08009ff2 <__sclose>:
 8009ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ff6:	f000 b82d 	b.w	800a054 <_close_r>
	...

08009ffc <_vsiprintf_r>:
 8009ffc:	b500      	push	{lr}
 8009ffe:	b09b      	sub	sp, #108	; 0x6c
 800a000:	9100      	str	r1, [sp, #0]
 800a002:	9104      	str	r1, [sp, #16]
 800a004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a008:	9105      	str	r1, [sp, #20]
 800a00a:	9102      	str	r1, [sp, #8]
 800a00c:	4905      	ldr	r1, [pc, #20]	; (800a024 <_vsiprintf_r+0x28>)
 800a00e:	9103      	str	r1, [sp, #12]
 800a010:	4669      	mov	r1, sp
 800a012:	f001 fbe1 	bl	800b7d8 <_svfiprintf_r>
 800a016:	9b00      	ldr	r3, [sp, #0]
 800a018:	2200      	movs	r2, #0
 800a01a:	701a      	strb	r2, [r3, #0]
 800a01c:	b01b      	add	sp, #108	; 0x6c
 800a01e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a022:	bf00      	nop
 800a024:	ffff0208 	.word	0xffff0208

0800a028 <vsiprintf>:
 800a028:	4613      	mov	r3, r2
 800a02a:	460a      	mov	r2, r1
 800a02c:	4601      	mov	r1, r0
 800a02e:	4802      	ldr	r0, [pc, #8]	; (800a038 <vsiprintf+0x10>)
 800a030:	6800      	ldr	r0, [r0, #0]
 800a032:	f7ff bfe3 	b.w	8009ffc <_vsiprintf_r>
 800a036:	bf00      	nop
 800a038:	2000006c 	.word	0x2000006c

0800a03c <memset>:
 800a03c:	4402      	add	r2, r0
 800a03e:	4603      	mov	r3, r0
 800a040:	4293      	cmp	r3, r2
 800a042:	d100      	bne.n	800a046 <memset+0xa>
 800a044:	4770      	bx	lr
 800a046:	f803 1b01 	strb.w	r1, [r3], #1
 800a04a:	e7f9      	b.n	800a040 <memset+0x4>

0800a04c <_localeconv_r>:
 800a04c:	4800      	ldr	r0, [pc, #0]	; (800a050 <_localeconv_r+0x4>)
 800a04e:	4770      	bx	lr
 800a050:	20000160 	.word	0x20000160

0800a054 <_close_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	4d06      	ldr	r5, [pc, #24]	; (800a070 <_close_r+0x1c>)
 800a058:	2300      	movs	r3, #0
 800a05a:	4604      	mov	r4, r0
 800a05c:	4608      	mov	r0, r1
 800a05e:	602b      	str	r3, [r5, #0]
 800a060:	f7f9 fba6 	bl	80037b0 <_close>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d102      	bne.n	800a06e <_close_r+0x1a>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	b103      	cbz	r3, 800a06e <_close_r+0x1a>
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	20001e7c 	.word	0x20001e7c

0800a074 <_lseek_r>:
 800a074:	b538      	push	{r3, r4, r5, lr}
 800a076:	4d07      	ldr	r5, [pc, #28]	; (800a094 <_lseek_r+0x20>)
 800a078:	4604      	mov	r4, r0
 800a07a:	4608      	mov	r0, r1
 800a07c:	4611      	mov	r1, r2
 800a07e:	2200      	movs	r2, #0
 800a080:	602a      	str	r2, [r5, #0]
 800a082:	461a      	mov	r2, r3
 800a084:	f7f9 fba0 	bl	80037c8 <_lseek>
 800a088:	1c43      	adds	r3, r0, #1
 800a08a:	d102      	bne.n	800a092 <_lseek_r+0x1e>
 800a08c:	682b      	ldr	r3, [r5, #0]
 800a08e:	b103      	cbz	r3, 800a092 <_lseek_r+0x1e>
 800a090:	6023      	str	r3, [r4, #0]
 800a092:	bd38      	pop	{r3, r4, r5, pc}
 800a094:	20001e7c 	.word	0x20001e7c

0800a098 <_read_r>:
 800a098:	b538      	push	{r3, r4, r5, lr}
 800a09a:	4d07      	ldr	r5, [pc, #28]	; (800a0b8 <_read_r+0x20>)
 800a09c:	4604      	mov	r4, r0
 800a09e:	4608      	mov	r0, r1
 800a0a0:	4611      	mov	r1, r2
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	602a      	str	r2, [r5, #0]
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	f7f9 fb66 	bl	8003778 <_read>
 800a0ac:	1c43      	adds	r3, r0, #1
 800a0ae:	d102      	bne.n	800a0b6 <_read_r+0x1e>
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	b103      	cbz	r3, 800a0b6 <_read_r+0x1e>
 800a0b4:	6023      	str	r3, [r4, #0]
 800a0b6:	bd38      	pop	{r3, r4, r5, pc}
 800a0b8:	20001e7c 	.word	0x20001e7c

0800a0bc <_write_r>:
 800a0bc:	b538      	push	{r3, r4, r5, lr}
 800a0be:	4d07      	ldr	r5, [pc, #28]	; (800a0dc <_write_r+0x20>)
 800a0c0:	4604      	mov	r4, r0
 800a0c2:	4608      	mov	r0, r1
 800a0c4:	4611      	mov	r1, r2
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	602a      	str	r2, [r5, #0]
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	f7f9 fb62 	bl	8003794 <_write>
 800a0d0:	1c43      	adds	r3, r0, #1
 800a0d2:	d102      	bne.n	800a0da <_write_r+0x1e>
 800a0d4:	682b      	ldr	r3, [r5, #0]
 800a0d6:	b103      	cbz	r3, 800a0da <_write_r+0x1e>
 800a0d8:	6023      	str	r3, [r4, #0]
 800a0da:	bd38      	pop	{r3, r4, r5, pc}
 800a0dc:	20001e7c 	.word	0x20001e7c

0800a0e0 <__errno>:
 800a0e0:	4b01      	ldr	r3, [pc, #4]	; (800a0e8 <__errno+0x8>)
 800a0e2:	6818      	ldr	r0, [r3, #0]
 800a0e4:	4770      	bx	lr
 800a0e6:	bf00      	nop
 800a0e8:	2000006c 	.word	0x2000006c

0800a0ec <__libc_init_array>:
 800a0ec:	b570      	push	{r4, r5, r6, lr}
 800a0ee:	4d0d      	ldr	r5, [pc, #52]	; (800a124 <__libc_init_array+0x38>)
 800a0f0:	4c0d      	ldr	r4, [pc, #52]	; (800a128 <__libc_init_array+0x3c>)
 800a0f2:	1b64      	subs	r4, r4, r5
 800a0f4:	10a4      	asrs	r4, r4, #2
 800a0f6:	2600      	movs	r6, #0
 800a0f8:	42a6      	cmp	r6, r4
 800a0fa:	d109      	bne.n	800a110 <__libc_init_array+0x24>
 800a0fc:	4d0b      	ldr	r5, [pc, #44]	; (800a12c <__libc_init_array+0x40>)
 800a0fe:	4c0c      	ldr	r4, [pc, #48]	; (800a130 <__libc_init_array+0x44>)
 800a100:	f002 f892 	bl	800c228 <_init>
 800a104:	1b64      	subs	r4, r4, r5
 800a106:	10a4      	asrs	r4, r4, #2
 800a108:	2600      	movs	r6, #0
 800a10a:	42a6      	cmp	r6, r4
 800a10c:	d105      	bne.n	800a11a <__libc_init_array+0x2e>
 800a10e:	bd70      	pop	{r4, r5, r6, pc}
 800a110:	f855 3b04 	ldr.w	r3, [r5], #4
 800a114:	4798      	blx	r3
 800a116:	3601      	adds	r6, #1
 800a118:	e7ee      	b.n	800a0f8 <__libc_init_array+0xc>
 800a11a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a11e:	4798      	blx	r3
 800a120:	3601      	adds	r6, #1
 800a122:	e7f2      	b.n	800a10a <__libc_init_array+0x1e>
 800a124:	0800cc94 	.word	0x0800cc94
 800a128:	0800cc94 	.word	0x0800cc94
 800a12c:	0800cc94 	.word	0x0800cc94
 800a130:	0800cc98 	.word	0x0800cc98

0800a134 <__retarget_lock_acquire_recursive>:
 800a134:	4770      	bx	lr

0800a136 <__retarget_lock_release_recursive>:
 800a136:	4770      	bx	lr

0800a138 <quorem>:
 800a138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a13c:	6903      	ldr	r3, [r0, #16]
 800a13e:	690c      	ldr	r4, [r1, #16]
 800a140:	42a3      	cmp	r3, r4
 800a142:	4607      	mov	r7, r0
 800a144:	db7e      	blt.n	800a244 <quorem+0x10c>
 800a146:	3c01      	subs	r4, #1
 800a148:	f101 0814 	add.w	r8, r1, #20
 800a14c:	f100 0514 	add.w	r5, r0, #20
 800a150:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a154:	9301      	str	r3, [sp, #4]
 800a156:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a15a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a15e:	3301      	adds	r3, #1
 800a160:	429a      	cmp	r2, r3
 800a162:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a166:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a16a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a16e:	d331      	bcc.n	800a1d4 <quorem+0x9c>
 800a170:	f04f 0e00 	mov.w	lr, #0
 800a174:	4640      	mov	r0, r8
 800a176:	46ac      	mov	ip, r5
 800a178:	46f2      	mov	sl, lr
 800a17a:	f850 2b04 	ldr.w	r2, [r0], #4
 800a17e:	b293      	uxth	r3, r2
 800a180:	fb06 e303 	mla	r3, r6, r3, lr
 800a184:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a188:	0c1a      	lsrs	r2, r3, #16
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	ebaa 0303 	sub.w	r3, sl, r3
 800a190:	f8dc a000 	ldr.w	sl, [ip]
 800a194:	fa13 f38a 	uxtah	r3, r3, sl
 800a198:	fb06 220e 	mla	r2, r6, lr, r2
 800a19c:	9300      	str	r3, [sp, #0]
 800a19e:	9b00      	ldr	r3, [sp, #0]
 800a1a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1a4:	b292      	uxth	r2, r2
 800a1a6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1ae:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1b2:	4581      	cmp	r9, r0
 800a1b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1b8:	f84c 3b04 	str.w	r3, [ip], #4
 800a1bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1c0:	d2db      	bcs.n	800a17a <quorem+0x42>
 800a1c2:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1c6:	b92b      	cbnz	r3, 800a1d4 <quorem+0x9c>
 800a1c8:	9b01      	ldr	r3, [sp, #4]
 800a1ca:	3b04      	subs	r3, #4
 800a1cc:	429d      	cmp	r5, r3
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	d32c      	bcc.n	800a22c <quorem+0xf4>
 800a1d2:	613c      	str	r4, [r7, #16]
 800a1d4:	4638      	mov	r0, r7
 800a1d6:	f001 f9a5 	bl	800b524 <__mcmp>
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	db22      	blt.n	800a224 <quorem+0xec>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	2000      	movs	r0, #0
 800a1e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1e8:	f8d1 c000 	ldr.w	ip, [r1]
 800a1ec:	b293      	uxth	r3, r2
 800a1ee:	1ac3      	subs	r3, r0, r3
 800a1f0:	0c12      	lsrs	r2, r2, #16
 800a1f2:	fa13 f38c 	uxtah	r3, r3, ip
 800a1f6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a1fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a204:	45c1      	cmp	r9, r8
 800a206:	f841 3b04 	str.w	r3, [r1], #4
 800a20a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a20e:	d2e9      	bcs.n	800a1e4 <quorem+0xac>
 800a210:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a214:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a218:	b922      	cbnz	r2, 800a224 <quorem+0xec>
 800a21a:	3b04      	subs	r3, #4
 800a21c:	429d      	cmp	r5, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	d30a      	bcc.n	800a238 <quorem+0x100>
 800a222:	613c      	str	r4, [r7, #16]
 800a224:	4630      	mov	r0, r6
 800a226:	b003      	add	sp, #12
 800a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22c:	6812      	ldr	r2, [r2, #0]
 800a22e:	3b04      	subs	r3, #4
 800a230:	2a00      	cmp	r2, #0
 800a232:	d1ce      	bne.n	800a1d2 <quorem+0x9a>
 800a234:	3c01      	subs	r4, #1
 800a236:	e7c9      	b.n	800a1cc <quorem+0x94>
 800a238:	6812      	ldr	r2, [r2, #0]
 800a23a:	3b04      	subs	r3, #4
 800a23c:	2a00      	cmp	r2, #0
 800a23e:	d1f0      	bne.n	800a222 <quorem+0xea>
 800a240:	3c01      	subs	r4, #1
 800a242:	e7eb      	b.n	800a21c <quorem+0xe4>
 800a244:	2000      	movs	r0, #0
 800a246:	e7ee      	b.n	800a226 <quorem+0xee>

0800a248 <_dtoa_r>:
 800a248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24c:	ed2d 8b04 	vpush	{d8-d9}
 800a250:	69c5      	ldr	r5, [r0, #28]
 800a252:	b093      	sub	sp, #76	; 0x4c
 800a254:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a258:	ec57 6b10 	vmov	r6, r7, d0
 800a25c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a260:	9107      	str	r1, [sp, #28]
 800a262:	4604      	mov	r4, r0
 800a264:	920a      	str	r2, [sp, #40]	; 0x28
 800a266:	930d      	str	r3, [sp, #52]	; 0x34
 800a268:	b975      	cbnz	r5, 800a288 <_dtoa_r+0x40>
 800a26a:	2010      	movs	r0, #16
 800a26c:	f000 fe2a 	bl	800aec4 <malloc>
 800a270:	4602      	mov	r2, r0
 800a272:	61e0      	str	r0, [r4, #28]
 800a274:	b920      	cbnz	r0, 800a280 <_dtoa_r+0x38>
 800a276:	4bae      	ldr	r3, [pc, #696]	; (800a530 <_dtoa_r+0x2e8>)
 800a278:	21ef      	movs	r1, #239	; 0xef
 800a27a:	48ae      	ldr	r0, [pc, #696]	; (800a534 <_dtoa_r+0x2ec>)
 800a27c:	f001 fc90 	bl	800bba0 <__assert_func>
 800a280:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a284:	6005      	str	r5, [r0, #0]
 800a286:	60c5      	str	r5, [r0, #12]
 800a288:	69e3      	ldr	r3, [r4, #28]
 800a28a:	6819      	ldr	r1, [r3, #0]
 800a28c:	b151      	cbz	r1, 800a2a4 <_dtoa_r+0x5c>
 800a28e:	685a      	ldr	r2, [r3, #4]
 800a290:	604a      	str	r2, [r1, #4]
 800a292:	2301      	movs	r3, #1
 800a294:	4093      	lsls	r3, r2
 800a296:	608b      	str	r3, [r1, #8]
 800a298:	4620      	mov	r0, r4
 800a29a:	f000 ff07 	bl	800b0ac <_Bfree>
 800a29e:	69e3      	ldr	r3, [r4, #28]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	601a      	str	r2, [r3, #0]
 800a2a4:	1e3b      	subs	r3, r7, #0
 800a2a6:	bfbb      	ittet	lt
 800a2a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a2ac:	9303      	strlt	r3, [sp, #12]
 800a2ae:	2300      	movge	r3, #0
 800a2b0:	2201      	movlt	r2, #1
 800a2b2:	bfac      	ite	ge
 800a2b4:	f8c8 3000 	strge.w	r3, [r8]
 800a2b8:	f8c8 2000 	strlt.w	r2, [r8]
 800a2bc:	4b9e      	ldr	r3, [pc, #632]	; (800a538 <_dtoa_r+0x2f0>)
 800a2be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a2c2:	ea33 0308 	bics.w	r3, r3, r8
 800a2c6:	d11b      	bne.n	800a300 <_dtoa_r+0xb8>
 800a2c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2ca:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2ce:	6013      	str	r3, [r2, #0]
 800a2d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a2d4:	4333      	orrs	r3, r6
 800a2d6:	f000 8593 	beq.w	800ae00 <_dtoa_r+0xbb8>
 800a2da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2dc:	b963      	cbnz	r3, 800a2f8 <_dtoa_r+0xb0>
 800a2de:	4b97      	ldr	r3, [pc, #604]	; (800a53c <_dtoa_r+0x2f4>)
 800a2e0:	e027      	b.n	800a332 <_dtoa_r+0xea>
 800a2e2:	4b97      	ldr	r3, [pc, #604]	; (800a540 <_dtoa_r+0x2f8>)
 800a2e4:	9300      	str	r3, [sp, #0]
 800a2e6:	3308      	adds	r3, #8
 800a2e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2ea:	6013      	str	r3, [r2, #0]
 800a2ec:	9800      	ldr	r0, [sp, #0]
 800a2ee:	b013      	add	sp, #76	; 0x4c
 800a2f0:	ecbd 8b04 	vpop	{d8-d9}
 800a2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f8:	4b90      	ldr	r3, [pc, #576]	; (800a53c <_dtoa_r+0x2f4>)
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	3303      	adds	r3, #3
 800a2fe:	e7f3      	b.n	800a2e8 <_dtoa_r+0xa0>
 800a300:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a304:	2200      	movs	r2, #0
 800a306:	ec51 0b17 	vmov	r0, r1, d7
 800a30a:	eeb0 8a47 	vmov.f32	s16, s14
 800a30e:	eef0 8a67 	vmov.f32	s17, s15
 800a312:	2300      	movs	r3, #0
 800a314:	f7f6 fbd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800a318:	4681      	mov	r9, r0
 800a31a:	b160      	cbz	r0, 800a336 <_dtoa_r+0xee>
 800a31c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a31e:	2301      	movs	r3, #1
 800a320:	6013      	str	r3, [r2, #0]
 800a322:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a324:	2b00      	cmp	r3, #0
 800a326:	f000 8568 	beq.w	800adfa <_dtoa_r+0xbb2>
 800a32a:	4b86      	ldr	r3, [pc, #536]	; (800a544 <_dtoa_r+0x2fc>)
 800a32c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a32e:	6013      	str	r3, [r2, #0]
 800a330:	3b01      	subs	r3, #1
 800a332:	9300      	str	r3, [sp, #0]
 800a334:	e7da      	b.n	800a2ec <_dtoa_r+0xa4>
 800a336:	aa10      	add	r2, sp, #64	; 0x40
 800a338:	a911      	add	r1, sp, #68	; 0x44
 800a33a:	4620      	mov	r0, r4
 800a33c:	eeb0 0a48 	vmov.f32	s0, s16
 800a340:	eef0 0a68 	vmov.f32	s1, s17
 800a344:	f001 f994 	bl	800b670 <__d2b>
 800a348:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a34c:	4682      	mov	sl, r0
 800a34e:	2d00      	cmp	r5, #0
 800a350:	d07f      	beq.n	800a452 <_dtoa_r+0x20a>
 800a352:	ee18 3a90 	vmov	r3, s17
 800a356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a35a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a35e:	ec51 0b18 	vmov	r0, r1, d8
 800a362:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a36a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a36e:	4619      	mov	r1, r3
 800a370:	2200      	movs	r2, #0
 800a372:	4b75      	ldr	r3, [pc, #468]	; (800a548 <_dtoa_r+0x300>)
 800a374:	f7f5 ff88 	bl	8000288 <__aeabi_dsub>
 800a378:	a367      	add	r3, pc, #412	; (adr r3, 800a518 <_dtoa_r+0x2d0>)
 800a37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37e:	f7f6 f93b 	bl	80005f8 <__aeabi_dmul>
 800a382:	a367      	add	r3, pc, #412	; (adr r3, 800a520 <_dtoa_r+0x2d8>)
 800a384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a388:	f7f5 ff80 	bl	800028c <__adddf3>
 800a38c:	4606      	mov	r6, r0
 800a38e:	4628      	mov	r0, r5
 800a390:	460f      	mov	r7, r1
 800a392:	f7f6 f8c7 	bl	8000524 <__aeabi_i2d>
 800a396:	a364      	add	r3, pc, #400	; (adr r3, 800a528 <_dtoa_r+0x2e0>)
 800a398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39c:	f7f6 f92c 	bl	80005f8 <__aeabi_dmul>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	4639      	mov	r1, r7
 800a3a8:	f7f5 ff70 	bl	800028c <__adddf3>
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	460f      	mov	r7, r1
 800a3b0:	f7f6 fbd2 	bl	8000b58 <__aeabi_d2iz>
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	4683      	mov	fp, r0
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	4639      	mov	r1, r7
 800a3be:	f7f6 fb8d 	bl	8000adc <__aeabi_dcmplt>
 800a3c2:	b148      	cbz	r0, 800a3d8 <_dtoa_r+0x190>
 800a3c4:	4658      	mov	r0, fp
 800a3c6:	f7f6 f8ad 	bl	8000524 <__aeabi_i2d>
 800a3ca:	4632      	mov	r2, r6
 800a3cc:	463b      	mov	r3, r7
 800a3ce:	f7f6 fb7b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3d2:	b908      	cbnz	r0, 800a3d8 <_dtoa_r+0x190>
 800a3d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3d8:	f1bb 0f16 	cmp.w	fp, #22
 800a3dc:	d857      	bhi.n	800a48e <_dtoa_r+0x246>
 800a3de:	4b5b      	ldr	r3, [pc, #364]	; (800a54c <_dtoa_r+0x304>)
 800a3e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	ec51 0b18 	vmov	r0, r1, d8
 800a3ec:	f7f6 fb76 	bl	8000adc <__aeabi_dcmplt>
 800a3f0:	2800      	cmp	r0, #0
 800a3f2:	d04e      	beq.n	800a492 <_dtoa_r+0x24a>
 800a3f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	930c      	str	r3, [sp, #48]	; 0x30
 800a3fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3fe:	1b5b      	subs	r3, r3, r5
 800a400:	1e5a      	subs	r2, r3, #1
 800a402:	bf45      	ittet	mi
 800a404:	f1c3 0301 	rsbmi	r3, r3, #1
 800a408:	9305      	strmi	r3, [sp, #20]
 800a40a:	2300      	movpl	r3, #0
 800a40c:	2300      	movmi	r3, #0
 800a40e:	9206      	str	r2, [sp, #24]
 800a410:	bf54      	ite	pl
 800a412:	9305      	strpl	r3, [sp, #20]
 800a414:	9306      	strmi	r3, [sp, #24]
 800a416:	f1bb 0f00 	cmp.w	fp, #0
 800a41a:	db3c      	blt.n	800a496 <_dtoa_r+0x24e>
 800a41c:	9b06      	ldr	r3, [sp, #24]
 800a41e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a422:	445b      	add	r3, fp
 800a424:	9306      	str	r3, [sp, #24]
 800a426:	2300      	movs	r3, #0
 800a428:	9308      	str	r3, [sp, #32]
 800a42a:	9b07      	ldr	r3, [sp, #28]
 800a42c:	2b09      	cmp	r3, #9
 800a42e:	d868      	bhi.n	800a502 <_dtoa_r+0x2ba>
 800a430:	2b05      	cmp	r3, #5
 800a432:	bfc4      	itt	gt
 800a434:	3b04      	subgt	r3, #4
 800a436:	9307      	strgt	r3, [sp, #28]
 800a438:	9b07      	ldr	r3, [sp, #28]
 800a43a:	f1a3 0302 	sub.w	r3, r3, #2
 800a43e:	bfcc      	ite	gt
 800a440:	2500      	movgt	r5, #0
 800a442:	2501      	movle	r5, #1
 800a444:	2b03      	cmp	r3, #3
 800a446:	f200 8085 	bhi.w	800a554 <_dtoa_r+0x30c>
 800a44a:	e8df f003 	tbb	[pc, r3]
 800a44e:	3b2e      	.short	0x3b2e
 800a450:	5839      	.short	0x5839
 800a452:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a456:	441d      	add	r5, r3
 800a458:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a45c:	2b20      	cmp	r3, #32
 800a45e:	bfc1      	itttt	gt
 800a460:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a464:	fa08 f803 	lslgt.w	r8, r8, r3
 800a468:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a46c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a470:	bfd6      	itet	le
 800a472:	f1c3 0320 	rsble	r3, r3, #32
 800a476:	ea48 0003 	orrgt.w	r0, r8, r3
 800a47a:	fa06 f003 	lslle.w	r0, r6, r3
 800a47e:	f7f6 f841 	bl	8000504 <__aeabi_ui2d>
 800a482:	2201      	movs	r2, #1
 800a484:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a488:	3d01      	subs	r5, #1
 800a48a:	920e      	str	r2, [sp, #56]	; 0x38
 800a48c:	e76f      	b.n	800a36e <_dtoa_r+0x126>
 800a48e:	2301      	movs	r3, #1
 800a490:	e7b3      	b.n	800a3fa <_dtoa_r+0x1b2>
 800a492:	900c      	str	r0, [sp, #48]	; 0x30
 800a494:	e7b2      	b.n	800a3fc <_dtoa_r+0x1b4>
 800a496:	9b05      	ldr	r3, [sp, #20]
 800a498:	eba3 030b 	sub.w	r3, r3, fp
 800a49c:	9305      	str	r3, [sp, #20]
 800a49e:	f1cb 0300 	rsb	r3, fp, #0
 800a4a2:	9308      	str	r3, [sp, #32]
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4a8:	e7bf      	b.n	800a42a <_dtoa_r+0x1e2>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a4ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	dc52      	bgt.n	800a55a <_dtoa_r+0x312>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	9301      	str	r3, [sp, #4]
 800a4b8:	9304      	str	r3, [sp, #16]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	920a      	str	r2, [sp, #40]	; 0x28
 800a4be:	e00b      	b.n	800a4d8 <_dtoa_r+0x290>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e7f3      	b.n	800a4ac <_dtoa_r+0x264>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4ca:	445b      	add	r3, fp
 800a4cc:	9301      	str	r3, [sp, #4]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	9304      	str	r3, [sp, #16]
 800a4d4:	bfb8      	it	lt
 800a4d6:	2301      	movlt	r3, #1
 800a4d8:	69e0      	ldr	r0, [r4, #28]
 800a4da:	2100      	movs	r1, #0
 800a4dc:	2204      	movs	r2, #4
 800a4de:	f102 0614 	add.w	r6, r2, #20
 800a4e2:	429e      	cmp	r6, r3
 800a4e4:	d93d      	bls.n	800a562 <_dtoa_r+0x31a>
 800a4e6:	6041      	str	r1, [r0, #4]
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	f000 fd9f 	bl	800b02c <_Balloc>
 800a4ee:	9000      	str	r0, [sp, #0]
 800a4f0:	2800      	cmp	r0, #0
 800a4f2:	d139      	bne.n	800a568 <_dtoa_r+0x320>
 800a4f4:	4b16      	ldr	r3, [pc, #88]	; (800a550 <_dtoa_r+0x308>)
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	f240 11af 	movw	r1, #431	; 0x1af
 800a4fc:	e6bd      	b.n	800a27a <_dtoa_r+0x32>
 800a4fe:	2301      	movs	r3, #1
 800a500:	e7e1      	b.n	800a4c6 <_dtoa_r+0x27e>
 800a502:	2501      	movs	r5, #1
 800a504:	2300      	movs	r3, #0
 800a506:	9307      	str	r3, [sp, #28]
 800a508:	9509      	str	r5, [sp, #36]	; 0x24
 800a50a:	f04f 33ff 	mov.w	r3, #4294967295
 800a50e:	9301      	str	r3, [sp, #4]
 800a510:	9304      	str	r3, [sp, #16]
 800a512:	2200      	movs	r2, #0
 800a514:	2312      	movs	r3, #18
 800a516:	e7d1      	b.n	800a4bc <_dtoa_r+0x274>
 800a518:	636f4361 	.word	0x636f4361
 800a51c:	3fd287a7 	.word	0x3fd287a7
 800a520:	8b60c8b3 	.word	0x8b60c8b3
 800a524:	3fc68a28 	.word	0x3fc68a28
 800a528:	509f79fb 	.word	0x509f79fb
 800a52c:	3fd34413 	.word	0x3fd34413
 800a530:	0800c961 	.word	0x0800c961
 800a534:	0800c978 	.word	0x0800c978
 800a538:	7ff00000 	.word	0x7ff00000
 800a53c:	0800c95d 	.word	0x0800c95d
 800a540:	0800c954 	.word	0x0800c954
 800a544:	0800c931 	.word	0x0800c931
 800a548:	3ff80000 	.word	0x3ff80000
 800a54c:	0800ca68 	.word	0x0800ca68
 800a550:	0800c9d0 	.word	0x0800c9d0
 800a554:	2301      	movs	r3, #1
 800a556:	9309      	str	r3, [sp, #36]	; 0x24
 800a558:	e7d7      	b.n	800a50a <_dtoa_r+0x2c2>
 800a55a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a55c:	9301      	str	r3, [sp, #4]
 800a55e:	9304      	str	r3, [sp, #16]
 800a560:	e7ba      	b.n	800a4d8 <_dtoa_r+0x290>
 800a562:	3101      	adds	r1, #1
 800a564:	0052      	lsls	r2, r2, #1
 800a566:	e7ba      	b.n	800a4de <_dtoa_r+0x296>
 800a568:	69e3      	ldr	r3, [r4, #28]
 800a56a:	9a00      	ldr	r2, [sp, #0]
 800a56c:	601a      	str	r2, [r3, #0]
 800a56e:	9b04      	ldr	r3, [sp, #16]
 800a570:	2b0e      	cmp	r3, #14
 800a572:	f200 80a8 	bhi.w	800a6c6 <_dtoa_r+0x47e>
 800a576:	2d00      	cmp	r5, #0
 800a578:	f000 80a5 	beq.w	800a6c6 <_dtoa_r+0x47e>
 800a57c:	f1bb 0f00 	cmp.w	fp, #0
 800a580:	dd38      	ble.n	800a5f4 <_dtoa_r+0x3ac>
 800a582:	4bc0      	ldr	r3, [pc, #768]	; (800a884 <_dtoa_r+0x63c>)
 800a584:	f00b 020f 	and.w	r2, fp, #15
 800a588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a58c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a590:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a594:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a598:	d019      	beq.n	800a5ce <_dtoa_r+0x386>
 800a59a:	4bbb      	ldr	r3, [pc, #748]	; (800a888 <_dtoa_r+0x640>)
 800a59c:	ec51 0b18 	vmov	r0, r1, d8
 800a5a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5a4:	f7f6 f952 	bl	800084c <__aeabi_ddiv>
 800a5a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5ac:	f008 080f 	and.w	r8, r8, #15
 800a5b0:	2503      	movs	r5, #3
 800a5b2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a888 <_dtoa_r+0x640>
 800a5b6:	f1b8 0f00 	cmp.w	r8, #0
 800a5ba:	d10a      	bne.n	800a5d2 <_dtoa_r+0x38a>
 800a5bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5c0:	4632      	mov	r2, r6
 800a5c2:	463b      	mov	r3, r7
 800a5c4:	f7f6 f942 	bl	800084c <__aeabi_ddiv>
 800a5c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5cc:	e02b      	b.n	800a626 <_dtoa_r+0x3de>
 800a5ce:	2502      	movs	r5, #2
 800a5d0:	e7ef      	b.n	800a5b2 <_dtoa_r+0x36a>
 800a5d2:	f018 0f01 	tst.w	r8, #1
 800a5d6:	d008      	beq.n	800a5ea <_dtoa_r+0x3a2>
 800a5d8:	4630      	mov	r0, r6
 800a5da:	4639      	mov	r1, r7
 800a5dc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a5e0:	f7f6 f80a 	bl	80005f8 <__aeabi_dmul>
 800a5e4:	3501      	adds	r5, #1
 800a5e6:	4606      	mov	r6, r0
 800a5e8:	460f      	mov	r7, r1
 800a5ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a5ee:	f109 0908 	add.w	r9, r9, #8
 800a5f2:	e7e0      	b.n	800a5b6 <_dtoa_r+0x36e>
 800a5f4:	f000 809f 	beq.w	800a736 <_dtoa_r+0x4ee>
 800a5f8:	f1cb 0600 	rsb	r6, fp, #0
 800a5fc:	4ba1      	ldr	r3, [pc, #644]	; (800a884 <_dtoa_r+0x63c>)
 800a5fe:	4fa2      	ldr	r7, [pc, #648]	; (800a888 <_dtoa_r+0x640>)
 800a600:	f006 020f 	and.w	r2, r6, #15
 800a604:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60c:	ec51 0b18 	vmov	r0, r1, d8
 800a610:	f7f5 fff2 	bl	80005f8 <__aeabi_dmul>
 800a614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a618:	1136      	asrs	r6, r6, #4
 800a61a:	2300      	movs	r3, #0
 800a61c:	2502      	movs	r5, #2
 800a61e:	2e00      	cmp	r6, #0
 800a620:	d17e      	bne.n	800a720 <_dtoa_r+0x4d8>
 800a622:	2b00      	cmp	r3, #0
 800a624:	d1d0      	bne.n	800a5c8 <_dtoa_r+0x380>
 800a626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a628:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f000 8084 	beq.w	800a73a <_dtoa_r+0x4f2>
 800a632:	4b96      	ldr	r3, [pc, #600]	; (800a88c <_dtoa_r+0x644>)
 800a634:	2200      	movs	r2, #0
 800a636:	4640      	mov	r0, r8
 800a638:	4649      	mov	r1, r9
 800a63a:	f7f6 fa4f 	bl	8000adc <__aeabi_dcmplt>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d07b      	beq.n	800a73a <_dtoa_r+0x4f2>
 800a642:	9b04      	ldr	r3, [sp, #16]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d078      	beq.n	800a73a <_dtoa_r+0x4f2>
 800a648:	9b01      	ldr	r3, [sp, #4]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	dd39      	ble.n	800a6c2 <_dtoa_r+0x47a>
 800a64e:	4b90      	ldr	r3, [pc, #576]	; (800a890 <_dtoa_r+0x648>)
 800a650:	2200      	movs	r2, #0
 800a652:	4640      	mov	r0, r8
 800a654:	4649      	mov	r1, r9
 800a656:	f7f5 ffcf 	bl	80005f8 <__aeabi_dmul>
 800a65a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a65e:	9e01      	ldr	r6, [sp, #4]
 800a660:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a664:	3501      	adds	r5, #1
 800a666:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a66a:	4628      	mov	r0, r5
 800a66c:	f7f5 ff5a 	bl	8000524 <__aeabi_i2d>
 800a670:	4642      	mov	r2, r8
 800a672:	464b      	mov	r3, r9
 800a674:	f7f5 ffc0 	bl	80005f8 <__aeabi_dmul>
 800a678:	4b86      	ldr	r3, [pc, #536]	; (800a894 <_dtoa_r+0x64c>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	f7f5 fe06 	bl	800028c <__adddf3>
 800a680:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a688:	9303      	str	r3, [sp, #12]
 800a68a:	2e00      	cmp	r6, #0
 800a68c:	d158      	bne.n	800a740 <_dtoa_r+0x4f8>
 800a68e:	4b82      	ldr	r3, [pc, #520]	; (800a898 <_dtoa_r+0x650>)
 800a690:	2200      	movs	r2, #0
 800a692:	4640      	mov	r0, r8
 800a694:	4649      	mov	r1, r9
 800a696:	f7f5 fdf7 	bl	8000288 <__aeabi_dsub>
 800a69a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a69e:	4680      	mov	r8, r0
 800a6a0:	4689      	mov	r9, r1
 800a6a2:	f7f6 fa39 	bl	8000b18 <__aeabi_dcmpgt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f040 8296 	bne.w	800abd8 <_dtoa_r+0x990>
 800a6ac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a6b0:	4640      	mov	r0, r8
 800a6b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	f7f6 fa10 	bl	8000adc <__aeabi_dcmplt>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	f040 8289 	bne.w	800abd4 <_dtoa_r+0x98c>
 800a6c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a6c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f2c0 814e 	blt.w	800a96a <_dtoa_r+0x722>
 800a6ce:	f1bb 0f0e 	cmp.w	fp, #14
 800a6d2:	f300 814a 	bgt.w	800a96a <_dtoa_r+0x722>
 800a6d6:	4b6b      	ldr	r3, [pc, #428]	; (800a884 <_dtoa_r+0x63c>)
 800a6d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	f280 80dc 	bge.w	800a8a0 <_dtoa_r+0x658>
 800a6e8:	9b04      	ldr	r3, [sp, #16]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	f300 80d8 	bgt.w	800a8a0 <_dtoa_r+0x658>
 800a6f0:	f040 826f 	bne.w	800abd2 <_dtoa_r+0x98a>
 800a6f4:	4b68      	ldr	r3, [pc, #416]	; (800a898 <_dtoa_r+0x650>)
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	4640      	mov	r0, r8
 800a6fa:	4649      	mov	r1, r9
 800a6fc:	f7f5 ff7c 	bl	80005f8 <__aeabi_dmul>
 800a700:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a704:	f7f6 f9fe 	bl	8000b04 <__aeabi_dcmpge>
 800a708:	9e04      	ldr	r6, [sp, #16]
 800a70a:	4637      	mov	r7, r6
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f040 8245 	bne.w	800ab9c <_dtoa_r+0x954>
 800a712:	9d00      	ldr	r5, [sp, #0]
 800a714:	2331      	movs	r3, #49	; 0x31
 800a716:	f805 3b01 	strb.w	r3, [r5], #1
 800a71a:	f10b 0b01 	add.w	fp, fp, #1
 800a71e:	e241      	b.n	800aba4 <_dtoa_r+0x95c>
 800a720:	07f2      	lsls	r2, r6, #31
 800a722:	d505      	bpl.n	800a730 <_dtoa_r+0x4e8>
 800a724:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a728:	f7f5 ff66 	bl	80005f8 <__aeabi_dmul>
 800a72c:	3501      	adds	r5, #1
 800a72e:	2301      	movs	r3, #1
 800a730:	1076      	asrs	r6, r6, #1
 800a732:	3708      	adds	r7, #8
 800a734:	e773      	b.n	800a61e <_dtoa_r+0x3d6>
 800a736:	2502      	movs	r5, #2
 800a738:	e775      	b.n	800a626 <_dtoa_r+0x3de>
 800a73a:	9e04      	ldr	r6, [sp, #16]
 800a73c:	465f      	mov	r7, fp
 800a73e:	e792      	b.n	800a666 <_dtoa_r+0x41e>
 800a740:	9900      	ldr	r1, [sp, #0]
 800a742:	4b50      	ldr	r3, [pc, #320]	; (800a884 <_dtoa_r+0x63c>)
 800a744:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a748:	4431      	add	r1, r6
 800a74a:	9102      	str	r1, [sp, #8]
 800a74c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a74e:	eeb0 9a47 	vmov.f32	s18, s14
 800a752:	eef0 9a67 	vmov.f32	s19, s15
 800a756:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a75a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a75e:	2900      	cmp	r1, #0
 800a760:	d044      	beq.n	800a7ec <_dtoa_r+0x5a4>
 800a762:	494e      	ldr	r1, [pc, #312]	; (800a89c <_dtoa_r+0x654>)
 800a764:	2000      	movs	r0, #0
 800a766:	f7f6 f871 	bl	800084c <__aeabi_ddiv>
 800a76a:	ec53 2b19 	vmov	r2, r3, d9
 800a76e:	f7f5 fd8b 	bl	8000288 <__aeabi_dsub>
 800a772:	9d00      	ldr	r5, [sp, #0]
 800a774:	ec41 0b19 	vmov	d9, r0, r1
 800a778:	4649      	mov	r1, r9
 800a77a:	4640      	mov	r0, r8
 800a77c:	f7f6 f9ec 	bl	8000b58 <__aeabi_d2iz>
 800a780:	4606      	mov	r6, r0
 800a782:	f7f5 fecf 	bl	8000524 <__aeabi_i2d>
 800a786:	4602      	mov	r2, r0
 800a788:	460b      	mov	r3, r1
 800a78a:	4640      	mov	r0, r8
 800a78c:	4649      	mov	r1, r9
 800a78e:	f7f5 fd7b 	bl	8000288 <__aeabi_dsub>
 800a792:	3630      	adds	r6, #48	; 0x30
 800a794:	f805 6b01 	strb.w	r6, [r5], #1
 800a798:	ec53 2b19 	vmov	r2, r3, d9
 800a79c:	4680      	mov	r8, r0
 800a79e:	4689      	mov	r9, r1
 800a7a0:	f7f6 f99c 	bl	8000adc <__aeabi_dcmplt>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d164      	bne.n	800a872 <_dtoa_r+0x62a>
 800a7a8:	4642      	mov	r2, r8
 800a7aa:	464b      	mov	r3, r9
 800a7ac:	4937      	ldr	r1, [pc, #220]	; (800a88c <_dtoa_r+0x644>)
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	f7f5 fd6a 	bl	8000288 <__aeabi_dsub>
 800a7b4:	ec53 2b19 	vmov	r2, r3, d9
 800a7b8:	f7f6 f990 	bl	8000adc <__aeabi_dcmplt>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	f040 80b6 	bne.w	800a92e <_dtoa_r+0x6e6>
 800a7c2:	9b02      	ldr	r3, [sp, #8]
 800a7c4:	429d      	cmp	r5, r3
 800a7c6:	f43f af7c 	beq.w	800a6c2 <_dtoa_r+0x47a>
 800a7ca:	4b31      	ldr	r3, [pc, #196]	; (800a890 <_dtoa_r+0x648>)
 800a7cc:	ec51 0b19 	vmov	r0, r1, d9
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f7f5 ff11 	bl	80005f8 <__aeabi_dmul>
 800a7d6:	4b2e      	ldr	r3, [pc, #184]	; (800a890 <_dtoa_r+0x648>)
 800a7d8:	ec41 0b19 	vmov	d9, r0, r1
 800a7dc:	2200      	movs	r2, #0
 800a7de:	4640      	mov	r0, r8
 800a7e0:	4649      	mov	r1, r9
 800a7e2:	f7f5 ff09 	bl	80005f8 <__aeabi_dmul>
 800a7e6:	4680      	mov	r8, r0
 800a7e8:	4689      	mov	r9, r1
 800a7ea:	e7c5      	b.n	800a778 <_dtoa_r+0x530>
 800a7ec:	ec51 0b17 	vmov	r0, r1, d7
 800a7f0:	f7f5 ff02 	bl	80005f8 <__aeabi_dmul>
 800a7f4:	9b02      	ldr	r3, [sp, #8]
 800a7f6:	9d00      	ldr	r5, [sp, #0]
 800a7f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7fa:	ec41 0b19 	vmov	d9, r0, r1
 800a7fe:	4649      	mov	r1, r9
 800a800:	4640      	mov	r0, r8
 800a802:	f7f6 f9a9 	bl	8000b58 <__aeabi_d2iz>
 800a806:	4606      	mov	r6, r0
 800a808:	f7f5 fe8c 	bl	8000524 <__aeabi_i2d>
 800a80c:	3630      	adds	r6, #48	; 0x30
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4640      	mov	r0, r8
 800a814:	4649      	mov	r1, r9
 800a816:	f7f5 fd37 	bl	8000288 <__aeabi_dsub>
 800a81a:	f805 6b01 	strb.w	r6, [r5], #1
 800a81e:	9b02      	ldr	r3, [sp, #8]
 800a820:	429d      	cmp	r5, r3
 800a822:	4680      	mov	r8, r0
 800a824:	4689      	mov	r9, r1
 800a826:	f04f 0200 	mov.w	r2, #0
 800a82a:	d124      	bne.n	800a876 <_dtoa_r+0x62e>
 800a82c:	4b1b      	ldr	r3, [pc, #108]	; (800a89c <_dtoa_r+0x654>)
 800a82e:	ec51 0b19 	vmov	r0, r1, d9
 800a832:	f7f5 fd2b 	bl	800028c <__adddf3>
 800a836:	4602      	mov	r2, r0
 800a838:	460b      	mov	r3, r1
 800a83a:	4640      	mov	r0, r8
 800a83c:	4649      	mov	r1, r9
 800a83e:	f7f6 f96b 	bl	8000b18 <__aeabi_dcmpgt>
 800a842:	2800      	cmp	r0, #0
 800a844:	d173      	bne.n	800a92e <_dtoa_r+0x6e6>
 800a846:	ec53 2b19 	vmov	r2, r3, d9
 800a84a:	4914      	ldr	r1, [pc, #80]	; (800a89c <_dtoa_r+0x654>)
 800a84c:	2000      	movs	r0, #0
 800a84e:	f7f5 fd1b 	bl	8000288 <__aeabi_dsub>
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	4640      	mov	r0, r8
 800a858:	4649      	mov	r1, r9
 800a85a:	f7f6 f93f 	bl	8000adc <__aeabi_dcmplt>
 800a85e:	2800      	cmp	r0, #0
 800a860:	f43f af2f 	beq.w	800a6c2 <_dtoa_r+0x47a>
 800a864:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a866:	1e6b      	subs	r3, r5, #1
 800a868:	930f      	str	r3, [sp, #60]	; 0x3c
 800a86a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a86e:	2b30      	cmp	r3, #48	; 0x30
 800a870:	d0f8      	beq.n	800a864 <_dtoa_r+0x61c>
 800a872:	46bb      	mov	fp, r7
 800a874:	e04a      	b.n	800a90c <_dtoa_r+0x6c4>
 800a876:	4b06      	ldr	r3, [pc, #24]	; (800a890 <_dtoa_r+0x648>)
 800a878:	f7f5 febe 	bl	80005f8 <__aeabi_dmul>
 800a87c:	4680      	mov	r8, r0
 800a87e:	4689      	mov	r9, r1
 800a880:	e7bd      	b.n	800a7fe <_dtoa_r+0x5b6>
 800a882:	bf00      	nop
 800a884:	0800ca68 	.word	0x0800ca68
 800a888:	0800ca40 	.word	0x0800ca40
 800a88c:	3ff00000 	.word	0x3ff00000
 800a890:	40240000 	.word	0x40240000
 800a894:	401c0000 	.word	0x401c0000
 800a898:	40140000 	.word	0x40140000
 800a89c:	3fe00000 	.word	0x3fe00000
 800a8a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a8a4:	9d00      	ldr	r5, [sp, #0]
 800a8a6:	4642      	mov	r2, r8
 800a8a8:	464b      	mov	r3, r9
 800a8aa:	4630      	mov	r0, r6
 800a8ac:	4639      	mov	r1, r7
 800a8ae:	f7f5 ffcd 	bl	800084c <__aeabi_ddiv>
 800a8b2:	f7f6 f951 	bl	8000b58 <__aeabi_d2iz>
 800a8b6:	9001      	str	r0, [sp, #4]
 800a8b8:	f7f5 fe34 	bl	8000524 <__aeabi_i2d>
 800a8bc:	4642      	mov	r2, r8
 800a8be:	464b      	mov	r3, r9
 800a8c0:	f7f5 fe9a 	bl	80005f8 <__aeabi_dmul>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	4630      	mov	r0, r6
 800a8ca:	4639      	mov	r1, r7
 800a8cc:	f7f5 fcdc 	bl	8000288 <__aeabi_dsub>
 800a8d0:	9e01      	ldr	r6, [sp, #4]
 800a8d2:	9f04      	ldr	r7, [sp, #16]
 800a8d4:	3630      	adds	r6, #48	; 0x30
 800a8d6:	f805 6b01 	strb.w	r6, [r5], #1
 800a8da:	9e00      	ldr	r6, [sp, #0]
 800a8dc:	1bae      	subs	r6, r5, r6
 800a8de:	42b7      	cmp	r7, r6
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	d134      	bne.n	800a950 <_dtoa_r+0x708>
 800a8e6:	f7f5 fcd1 	bl	800028c <__adddf3>
 800a8ea:	4642      	mov	r2, r8
 800a8ec:	464b      	mov	r3, r9
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	460f      	mov	r7, r1
 800a8f2:	f7f6 f911 	bl	8000b18 <__aeabi_dcmpgt>
 800a8f6:	b9c8      	cbnz	r0, 800a92c <_dtoa_r+0x6e4>
 800a8f8:	4642      	mov	r2, r8
 800a8fa:	464b      	mov	r3, r9
 800a8fc:	4630      	mov	r0, r6
 800a8fe:	4639      	mov	r1, r7
 800a900:	f7f6 f8e2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a904:	b110      	cbz	r0, 800a90c <_dtoa_r+0x6c4>
 800a906:	9b01      	ldr	r3, [sp, #4]
 800a908:	07db      	lsls	r3, r3, #31
 800a90a:	d40f      	bmi.n	800a92c <_dtoa_r+0x6e4>
 800a90c:	4651      	mov	r1, sl
 800a90e:	4620      	mov	r0, r4
 800a910:	f000 fbcc 	bl	800b0ac <_Bfree>
 800a914:	2300      	movs	r3, #0
 800a916:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a918:	702b      	strb	r3, [r5, #0]
 800a91a:	f10b 0301 	add.w	r3, fp, #1
 800a91e:	6013      	str	r3, [r2, #0]
 800a920:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a922:	2b00      	cmp	r3, #0
 800a924:	f43f ace2 	beq.w	800a2ec <_dtoa_r+0xa4>
 800a928:	601d      	str	r5, [r3, #0]
 800a92a:	e4df      	b.n	800a2ec <_dtoa_r+0xa4>
 800a92c:	465f      	mov	r7, fp
 800a92e:	462b      	mov	r3, r5
 800a930:	461d      	mov	r5, r3
 800a932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a936:	2a39      	cmp	r2, #57	; 0x39
 800a938:	d106      	bne.n	800a948 <_dtoa_r+0x700>
 800a93a:	9a00      	ldr	r2, [sp, #0]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d1f7      	bne.n	800a930 <_dtoa_r+0x6e8>
 800a940:	9900      	ldr	r1, [sp, #0]
 800a942:	2230      	movs	r2, #48	; 0x30
 800a944:	3701      	adds	r7, #1
 800a946:	700a      	strb	r2, [r1, #0]
 800a948:	781a      	ldrb	r2, [r3, #0]
 800a94a:	3201      	adds	r2, #1
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	e790      	b.n	800a872 <_dtoa_r+0x62a>
 800a950:	4ba3      	ldr	r3, [pc, #652]	; (800abe0 <_dtoa_r+0x998>)
 800a952:	2200      	movs	r2, #0
 800a954:	f7f5 fe50 	bl	80005f8 <__aeabi_dmul>
 800a958:	2200      	movs	r2, #0
 800a95a:	2300      	movs	r3, #0
 800a95c:	4606      	mov	r6, r0
 800a95e:	460f      	mov	r7, r1
 800a960:	f7f6 f8b2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a964:	2800      	cmp	r0, #0
 800a966:	d09e      	beq.n	800a8a6 <_dtoa_r+0x65e>
 800a968:	e7d0      	b.n	800a90c <_dtoa_r+0x6c4>
 800a96a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a96c:	2a00      	cmp	r2, #0
 800a96e:	f000 80ca 	beq.w	800ab06 <_dtoa_r+0x8be>
 800a972:	9a07      	ldr	r2, [sp, #28]
 800a974:	2a01      	cmp	r2, #1
 800a976:	f300 80ad 	bgt.w	800aad4 <_dtoa_r+0x88c>
 800a97a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a97c:	2a00      	cmp	r2, #0
 800a97e:	f000 80a5 	beq.w	800aacc <_dtoa_r+0x884>
 800a982:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a986:	9e08      	ldr	r6, [sp, #32]
 800a988:	9d05      	ldr	r5, [sp, #20]
 800a98a:	9a05      	ldr	r2, [sp, #20]
 800a98c:	441a      	add	r2, r3
 800a98e:	9205      	str	r2, [sp, #20]
 800a990:	9a06      	ldr	r2, [sp, #24]
 800a992:	2101      	movs	r1, #1
 800a994:	441a      	add	r2, r3
 800a996:	4620      	mov	r0, r4
 800a998:	9206      	str	r2, [sp, #24]
 800a99a:	f000 fc3d 	bl	800b218 <__i2b>
 800a99e:	4607      	mov	r7, r0
 800a9a0:	b165      	cbz	r5, 800a9bc <_dtoa_r+0x774>
 800a9a2:	9b06      	ldr	r3, [sp, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	dd09      	ble.n	800a9bc <_dtoa_r+0x774>
 800a9a8:	42ab      	cmp	r3, r5
 800a9aa:	9a05      	ldr	r2, [sp, #20]
 800a9ac:	bfa8      	it	ge
 800a9ae:	462b      	movge	r3, r5
 800a9b0:	1ad2      	subs	r2, r2, r3
 800a9b2:	9205      	str	r2, [sp, #20]
 800a9b4:	9a06      	ldr	r2, [sp, #24]
 800a9b6:	1aed      	subs	r5, r5, r3
 800a9b8:	1ad3      	subs	r3, r2, r3
 800a9ba:	9306      	str	r3, [sp, #24]
 800a9bc:	9b08      	ldr	r3, [sp, #32]
 800a9be:	b1f3      	cbz	r3, 800a9fe <_dtoa_r+0x7b6>
 800a9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 80a3 	beq.w	800ab0e <_dtoa_r+0x8c6>
 800a9c8:	2e00      	cmp	r6, #0
 800a9ca:	dd10      	ble.n	800a9ee <_dtoa_r+0x7a6>
 800a9cc:	4639      	mov	r1, r7
 800a9ce:	4632      	mov	r2, r6
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f000 fce1 	bl	800b398 <__pow5mult>
 800a9d6:	4652      	mov	r2, sl
 800a9d8:	4601      	mov	r1, r0
 800a9da:	4607      	mov	r7, r0
 800a9dc:	4620      	mov	r0, r4
 800a9de:	f000 fc31 	bl	800b244 <__multiply>
 800a9e2:	4651      	mov	r1, sl
 800a9e4:	4680      	mov	r8, r0
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f000 fb60 	bl	800b0ac <_Bfree>
 800a9ec:	46c2      	mov	sl, r8
 800a9ee:	9b08      	ldr	r3, [sp, #32]
 800a9f0:	1b9a      	subs	r2, r3, r6
 800a9f2:	d004      	beq.n	800a9fe <_dtoa_r+0x7b6>
 800a9f4:	4651      	mov	r1, sl
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f000 fcce 	bl	800b398 <__pow5mult>
 800a9fc:	4682      	mov	sl, r0
 800a9fe:	2101      	movs	r1, #1
 800aa00:	4620      	mov	r0, r4
 800aa02:	f000 fc09 	bl	800b218 <__i2b>
 800aa06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	4606      	mov	r6, r0
 800aa0c:	f340 8081 	ble.w	800ab12 <_dtoa_r+0x8ca>
 800aa10:	461a      	mov	r2, r3
 800aa12:	4601      	mov	r1, r0
 800aa14:	4620      	mov	r0, r4
 800aa16:	f000 fcbf 	bl	800b398 <__pow5mult>
 800aa1a:	9b07      	ldr	r3, [sp, #28]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	4606      	mov	r6, r0
 800aa20:	dd7a      	ble.n	800ab18 <_dtoa_r+0x8d0>
 800aa22:	f04f 0800 	mov.w	r8, #0
 800aa26:	6933      	ldr	r3, [r6, #16]
 800aa28:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa2c:	6918      	ldr	r0, [r3, #16]
 800aa2e:	f000 fba5 	bl	800b17c <__hi0bits>
 800aa32:	f1c0 0020 	rsb	r0, r0, #32
 800aa36:	9b06      	ldr	r3, [sp, #24]
 800aa38:	4418      	add	r0, r3
 800aa3a:	f010 001f 	ands.w	r0, r0, #31
 800aa3e:	f000 8094 	beq.w	800ab6a <_dtoa_r+0x922>
 800aa42:	f1c0 0320 	rsb	r3, r0, #32
 800aa46:	2b04      	cmp	r3, #4
 800aa48:	f340 8085 	ble.w	800ab56 <_dtoa_r+0x90e>
 800aa4c:	9b05      	ldr	r3, [sp, #20]
 800aa4e:	f1c0 001c 	rsb	r0, r0, #28
 800aa52:	4403      	add	r3, r0
 800aa54:	9305      	str	r3, [sp, #20]
 800aa56:	9b06      	ldr	r3, [sp, #24]
 800aa58:	4403      	add	r3, r0
 800aa5a:	4405      	add	r5, r0
 800aa5c:	9306      	str	r3, [sp, #24]
 800aa5e:	9b05      	ldr	r3, [sp, #20]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	dd05      	ble.n	800aa70 <_dtoa_r+0x828>
 800aa64:	4651      	mov	r1, sl
 800aa66:	461a      	mov	r2, r3
 800aa68:	4620      	mov	r0, r4
 800aa6a:	f000 fcef 	bl	800b44c <__lshift>
 800aa6e:	4682      	mov	sl, r0
 800aa70:	9b06      	ldr	r3, [sp, #24]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	dd05      	ble.n	800aa82 <_dtoa_r+0x83a>
 800aa76:	4631      	mov	r1, r6
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f000 fce6 	bl	800b44c <__lshift>
 800aa80:	4606      	mov	r6, r0
 800aa82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d072      	beq.n	800ab6e <_dtoa_r+0x926>
 800aa88:	4631      	mov	r1, r6
 800aa8a:	4650      	mov	r0, sl
 800aa8c:	f000 fd4a 	bl	800b524 <__mcmp>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	da6c      	bge.n	800ab6e <_dtoa_r+0x926>
 800aa94:	2300      	movs	r3, #0
 800aa96:	4651      	mov	r1, sl
 800aa98:	220a      	movs	r2, #10
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 fb28 	bl	800b0f0 <__multadd>
 800aaa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aaa6:	4682      	mov	sl, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 81b0 	beq.w	800ae0e <_dtoa_r+0xbc6>
 800aaae:	2300      	movs	r3, #0
 800aab0:	4639      	mov	r1, r7
 800aab2:	220a      	movs	r2, #10
 800aab4:	4620      	mov	r0, r4
 800aab6:	f000 fb1b 	bl	800b0f0 <__multadd>
 800aaba:	9b01      	ldr	r3, [sp, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	4607      	mov	r7, r0
 800aac0:	f300 8096 	bgt.w	800abf0 <_dtoa_r+0x9a8>
 800aac4:	9b07      	ldr	r3, [sp, #28]
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	dc59      	bgt.n	800ab7e <_dtoa_r+0x936>
 800aaca:	e091      	b.n	800abf0 <_dtoa_r+0x9a8>
 800aacc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aace:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aad2:	e758      	b.n	800a986 <_dtoa_r+0x73e>
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	1e5e      	subs	r6, r3, #1
 800aad8:	9b08      	ldr	r3, [sp, #32]
 800aada:	42b3      	cmp	r3, r6
 800aadc:	bfbf      	itttt	lt
 800aade:	9b08      	ldrlt	r3, [sp, #32]
 800aae0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800aae2:	9608      	strlt	r6, [sp, #32]
 800aae4:	1af3      	sublt	r3, r6, r3
 800aae6:	bfb4      	ite	lt
 800aae8:	18d2      	addlt	r2, r2, r3
 800aaea:	1b9e      	subge	r6, r3, r6
 800aaec:	9b04      	ldr	r3, [sp, #16]
 800aaee:	bfbc      	itt	lt
 800aaf0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800aaf2:	2600      	movlt	r6, #0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	bfb7      	itett	lt
 800aaf8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800aafc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ab00:	1a9d      	sublt	r5, r3, r2
 800ab02:	2300      	movlt	r3, #0
 800ab04:	e741      	b.n	800a98a <_dtoa_r+0x742>
 800ab06:	9e08      	ldr	r6, [sp, #32]
 800ab08:	9d05      	ldr	r5, [sp, #20]
 800ab0a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ab0c:	e748      	b.n	800a9a0 <_dtoa_r+0x758>
 800ab0e:	9a08      	ldr	r2, [sp, #32]
 800ab10:	e770      	b.n	800a9f4 <_dtoa_r+0x7ac>
 800ab12:	9b07      	ldr	r3, [sp, #28]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	dc19      	bgt.n	800ab4c <_dtoa_r+0x904>
 800ab18:	9b02      	ldr	r3, [sp, #8]
 800ab1a:	b9bb      	cbnz	r3, 800ab4c <_dtoa_r+0x904>
 800ab1c:	9b03      	ldr	r3, [sp, #12]
 800ab1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab22:	b99b      	cbnz	r3, 800ab4c <_dtoa_r+0x904>
 800ab24:	9b03      	ldr	r3, [sp, #12]
 800ab26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab2a:	0d1b      	lsrs	r3, r3, #20
 800ab2c:	051b      	lsls	r3, r3, #20
 800ab2e:	b183      	cbz	r3, 800ab52 <_dtoa_r+0x90a>
 800ab30:	9b05      	ldr	r3, [sp, #20]
 800ab32:	3301      	adds	r3, #1
 800ab34:	9305      	str	r3, [sp, #20]
 800ab36:	9b06      	ldr	r3, [sp, #24]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	9306      	str	r3, [sp, #24]
 800ab3c:	f04f 0801 	mov.w	r8, #1
 800ab40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	f47f af6f 	bne.w	800aa26 <_dtoa_r+0x7de>
 800ab48:	2001      	movs	r0, #1
 800ab4a:	e774      	b.n	800aa36 <_dtoa_r+0x7ee>
 800ab4c:	f04f 0800 	mov.w	r8, #0
 800ab50:	e7f6      	b.n	800ab40 <_dtoa_r+0x8f8>
 800ab52:	4698      	mov	r8, r3
 800ab54:	e7f4      	b.n	800ab40 <_dtoa_r+0x8f8>
 800ab56:	d082      	beq.n	800aa5e <_dtoa_r+0x816>
 800ab58:	9a05      	ldr	r2, [sp, #20]
 800ab5a:	331c      	adds	r3, #28
 800ab5c:	441a      	add	r2, r3
 800ab5e:	9205      	str	r2, [sp, #20]
 800ab60:	9a06      	ldr	r2, [sp, #24]
 800ab62:	441a      	add	r2, r3
 800ab64:	441d      	add	r5, r3
 800ab66:	9206      	str	r2, [sp, #24]
 800ab68:	e779      	b.n	800aa5e <_dtoa_r+0x816>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	e7f4      	b.n	800ab58 <_dtoa_r+0x910>
 800ab6e:	9b04      	ldr	r3, [sp, #16]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	dc37      	bgt.n	800abe4 <_dtoa_r+0x99c>
 800ab74:	9b07      	ldr	r3, [sp, #28]
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	dd34      	ble.n	800abe4 <_dtoa_r+0x99c>
 800ab7a:	9b04      	ldr	r3, [sp, #16]
 800ab7c:	9301      	str	r3, [sp, #4]
 800ab7e:	9b01      	ldr	r3, [sp, #4]
 800ab80:	b963      	cbnz	r3, 800ab9c <_dtoa_r+0x954>
 800ab82:	4631      	mov	r1, r6
 800ab84:	2205      	movs	r2, #5
 800ab86:	4620      	mov	r0, r4
 800ab88:	f000 fab2 	bl	800b0f0 <__multadd>
 800ab8c:	4601      	mov	r1, r0
 800ab8e:	4606      	mov	r6, r0
 800ab90:	4650      	mov	r0, sl
 800ab92:	f000 fcc7 	bl	800b524 <__mcmp>
 800ab96:	2800      	cmp	r0, #0
 800ab98:	f73f adbb 	bgt.w	800a712 <_dtoa_r+0x4ca>
 800ab9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab9e:	9d00      	ldr	r5, [sp, #0]
 800aba0:	ea6f 0b03 	mvn.w	fp, r3
 800aba4:	f04f 0800 	mov.w	r8, #0
 800aba8:	4631      	mov	r1, r6
 800abaa:	4620      	mov	r0, r4
 800abac:	f000 fa7e 	bl	800b0ac <_Bfree>
 800abb0:	2f00      	cmp	r7, #0
 800abb2:	f43f aeab 	beq.w	800a90c <_dtoa_r+0x6c4>
 800abb6:	f1b8 0f00 	cmp.w	r8, #0
 800abba:	d005      	beq.n	800abc8 <_dtoa_r+0x980>
 800abbc:	45b8      	cmp	r8, r7
 800abbe:	d003      	beq.n	800abc8 <_dtoa_r+0x980>
 800abc0:	4641      	mov	r1, r8
 800abc2:	4620      	mov	r0, r4
 800abc4:	f000 fa72 	bl	800b0ac <_Bfree>
 800abc8:	4639      	mov	r1, r7
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 fa6e 	bl	800b0ac <_Bfree>
 800abd0:	e69c      	b.n	800a90c <_dtoa_r+0x6c4>
 800abd2:	2600      	movs	r6, #0
 800abd4:	4637      	mov	r7, r6
 800abd6:	e7e1      	b.n	800ab9c <_dtoa_r+0x954>
 800abd8:	46bb      	mov	fp, r7
 800abda:	4637      	mov	r7, r6
 800abdc:	e599      	b.n	800a712 <_dtoa_r+0x4ca>
 800abde:	bf00      	nop
 800abe0:	40240000 	.word	0x40240000
 800abe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	f000 80c8 	beq.w	800ad7c <_dtoa_r+0xb34>
 800abec:	9b04      	ldr	r3, [sp, #16]
 800abee:	9301      	str	r3, [sp, #4]
 800abf0:	2d00      	cmp	r5, #0
 800abf2:	dd05      	ble.n	800ac00 <_dtoa_r+0x9b8>
 800abf4:	4639      	mov	r1, r7
 800abf6:	462a      	mov	r2, r5
 800abf8:	4620      	mov	r0, r4
 800abfa:	f000 fc27 	bl	800b44c <__lshift>
 800abfe:	4607      	mov	r7, r0
 800ac00:	f1b8 0f00 	cmp.w	r8, #0
 800ac04:	d05b      	beq.n	800acbe <_dtoa_r+0xa76>
 800ac06:	6879      	ldr	r1, [r7, #4]
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f000 fa0f 	bl	800b02c <_Balloc>
 800ac0e:	4605      	mov	r5, r0
 800ac10:	b928      	cbnz	r0, 800ac1e <_dtoa_r+0x9d6>
 800ac12:	4b83      	ldr	r3, [pc, #524]	; (800ae20 <_dtoa_r+0xbd8>)
 800ac14:	4602      	mov	r2, r0
 800ac16:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ac1a:	f7ff bb2e 	b.w	800a27a <_dtoa_r+0x32>
 800ac1e:	693a      	ldr	r2, [r7, #16]
 800ac20:	3202      	adds	r2, #2
 800ac22:	0092      	lsls	r2, r2, #2
 800ac24:	f107 010c 	add.w	r1, r7, #12
 800ac28:	300c      	adds	r0, #12
 800ac2a:	f000 ffab 	bl	800bb84 <memcpy>
 800ac2e:	2201      	movs	r2, #1
 800ac30:	4629      	mov	r1, r5
 800ac32:	4620      	mov	r0, r4
 800ac34:	f000 fc0a 	bl	800b44c <__lshift>
 800ac38:	9b00      	ldr	r3, [sp, #0]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	9304      	str	r3, [sp, #16]
 800ac3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac42:	4413      	add	r3, r2
 800ac44:	9308      	str	r3, [sp, #32]
 800ac46:	9b02      	ldr	r3, [sp, #8]
 800ac48:	f003 0301 	and.w	r3, r3, #1
 800ac4c:	46b8      	mov	r8, r7
 800ac4e:	9306      	str	r3, [sp, #24]
 800ac50:	4607      	mov	r7, r0
 800ac52:	9b04      	ldr	r3, [sp, #16]
 800ac54:	4631      	mov	r1, r6
 800ac56:	3b01      	subs	r3, #1
 800ac58:	4650      	mov	r0, sl
 800ac5a:	9301      	str	r3, [sp, #4]
 800ac5c:	f7ff fa6c 	bl	800a138 <quorem>
 800ac60:	4641      	mov	r1, r8
 800ac62:	9002      	str	r0, [sp, #8]
 800ac64:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ac68:	4650      	mov	r0, sl
 800ac6a:	f000 fc5b 	bl	800b524 <__mcmp>
 800ac6e:	463a      	mov	r2, r7
 800ac70:	9005      	str	r0, [sp, #20]
 800ac72:	4631      	mov	r1, r6
 800ac74:	4620      	mov	r0, r4
 800ac76:	f000 fc71 	bl	800b55c <__mdiff>
 800ac7a:	68c2      	ldr	r2, [r0, #12]
 800ac7c:	4605      	mov	r5, r0
 800ac7e:	bb02      	cbnz	r2, 800acc2 <_dtoa_r+0xa7a>
 800ac80:	4601      	mov	r1, r0
 800ac82:	4650      	mov	r0, sl
 800ac84:	f000 fc4e 	bl	800b524 <__mcmp>
 800ac88:	4602      	mov	r2, r0
 800ac8a:	4629      	mov	r1, r5
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	9209      	str	r2, [sp, #36]	; 0x24
 800ac90:	f000 fa0c 	bl	800b0ac <_Bfree>
 800ac94:	9b07      	ldr	r3, [sp, #28]
 800ac96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac98:	9d04      	ldr	r5, [sp, #16]
 800ac9a:	ea43 0102 	orr.w	r1, r3, r2
 800ac9e:	9b06      	ldr	r3, [sp, #24]
 800aca0:	4319      	orrs	r1, r3
 800aca2:	d110      	bne.n	800acc6 <_dtoa_r+0xa7e>
 800aca4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800aca8:	d029      	beq.n	800acfe <_dtoa_r+0xab6>
 800acaa:	9b05      	ldr	r3, [sp, #20]
 800acac:	2b00      	cmp	r3, #0
 800acae:	dd02      	ble.n	800acb6 <_dtoa_r+0xa6e>
 800acb0:	9b02      	ldr	r3, [sp, #8]
 800acb2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800acb6:	9b01      	ldr	r3, [sp, #4]
 800acb8:	f883 9000 	strb.w	r9, [r3]
 800acbc:	e774      	b.n	800aba8 <_dtoa_r+0x960>
 800acbe:	4638      	mov	r0, r7
 800acc0:	e7ba      	b.n	800ac38 <_dtoa_r+0x9f0>
 800acc2:	2201      	movs	r2, #1
 800acc4:	e7e1      	b.n	800ac8a <_dtoa_r+0xa42>
 800acc6:	9b05      	ldr	r3, [sp, #20]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	db04      	blt.n	800acd6 <_dtoa_r+0xa8e>
 800accc:	9907      	ldr	r1, [sp, #28]
 800acce:	430b      	orrs	r3, r1
 800acd0:	9906      	ldr	r1, [sp, #24]
 800acd2:	430b      	orrs	r3, r1
 800acd4:	d120      	bne.n	800ad18 <_dtoa_r+0xad0>
 800acd6:	2a00      	cmp	r2, #0
 800acd8:	dded      	ble.n	800acb6 <_dtoa_r+0xa6e>
 800acda:	4651      	mov	r1, sl
 800acdc:	2201      	movs	r2, #1
 800acde:	4620      	mov	r0, r4
 800ace0:	f000 fbb4 	bl	800b44c <__lshift>
 800ace4:	4631      	mov	r1, r6
 800ace6:	4682      	mov	sl, r0
 800ace8:	f000 fc1c 	bl	800b524 <__mcmp>
 800acec:	2800      	cmp	r0, #0
 800acee:	dc03      	bgt.n	800acf8 <_dtoa_r+0xab0>
 800acf0:	d1e1      	bne.n	800acb6 <_dtoa_r+0xa6e>
 800acf2:	f019 0f01 	tst.w	r9, #1
 800acf6:	d0de      	beq.n	800acb6 <_dtoa_r+0xa6e>
 800acf8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800acfc:	d1d8      	bne.n	800acb0 <_dtoa_r+0xa68>
 800acfe:	9a01      	ldr	r2, [sp, #4]
 800ad00:	2339      	movs	r3, #57	; 0x39
 800ad02:	7013      	strb	r3, [r2, #0]
 800ad04:	462b      	mov	r3, r5
 800ad06:	461d      	mov	r5, r3
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad0e:	2a39      	cmp	r2, #57	; 0x39
 800ad10:	d06c      	beq.n	800adec <_dtoa_r+0xba4>
 800ad12:	3201      	adds	r2, #1
 800ad14:	701a      	strb	r2, [r3, #0]
 800ad16:	e747      	b.n	800aba8 <_dtoa_r+0x960>
 800ad18:	2a00      	cmp	r2, #0
 800ad1a:	dd07      	ble.n	800ad2c <_dtoa_r+0xae4>
 800ad1c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad20:	d0ed      	beq.n	800acfe <_dtoa_r+0xab6>
 800ad22:	9a01      	ldr	r2, [sp, #4]
 800ad24:	f109 0301 	add.w	r3, r9, #1
 800ad28:	7013      	strb	r3, [r2, #0]
 800ad2a:	e73d      	b.n	800aba8 <_dtoa_r+0x960>
 800ad2c:	9b04      	ldr	r3, [sp, #16]
 800ad2e:	9a08      	ldr	r2, [sp, #32]
 800ad30:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d043      	beq.n	800adc0 <_dtoa_r+0xb78>
 800ad38:	4651      	mov	r1, sl
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	220a      	movs	r2, #10
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f000 f9d6 	bl	800b0f0 <__multadd>
 800ad44:	45b8      	cmp	r8, r7
 800ad46:	4682      	mov	sl, r0
 800ad48:	f04f 0300 	mov.w	r3, #0
 800ad4c:	f04f 020a 	mov.w	r2, #10
 800ad50:	4641      	mov	r1, r8
 800ad52:	4620      	mov	r0, r4
 800ad54:	d107      	bne.n	800ad66 <_dtoa_r+0xb1e>
 800ad56:	f000 f9cb 	bl	800b0f0 <__multadd>
 800ad5a:	4680      	mov	r8, r0
 800ad5c:	4607      	mov	r7, r0
 800ad5e:	9b04      	ldr	r3, [sp, #16]
 800ad60:	3301      	adds	r3, #1
 800ad62:	9304      	str	r3, [sp, #16]
 800ad64:	e775      	b.n	800ac52 <_dtoa_r+0xa0a>
 800ad66:	f000 f9c3 	bl	800b0f0 <__multadd>
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	4680      	mov	r8, r0
 800ad6e:	2300      	movs	r3, #0
 800ad70:	220a      	movs	r2, #10
 800ad72:	4620      	mov	r0, r4
 800ad74:	f000 f9bc 	bl	800b0f0 <__multadd>
 800ad78:	4607      	mov	r7, r0
 800ad7a:	e7f0      	b.n	800ad5e <_dtoa_r+0xb16>
 800ad7c:	9b04      	ldr	r3, [sp, #16]
 800ad7e:	9301      	str	r3, [sp, #4]
 800ad80:	9d00      	ldr	r5, [sp, #0]
 800ad82:	4631      	mov	r1, r6
 800ad84:	4650      	mov	r0, sl
 800ad86:	f7ff f9d7 	bl	800a138 <quorem>
 800ad8a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ad8e:	9b00      	ldr	r3, [sp, #0]
 800ad90:	f805 9b01 	strb.w	r9, [r5], #1
 800ad94:	1aea      	subs	r2, r5, r3
 800ad96:	9b01      	ldr	r3, [sp, #4]
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	dd07      	ble.n	800adac <_dtoa_r+0xb64>
 800ad9c:	4651      	mov	r1, sl
 800ad9e:	2300      	movs	r3, #0
 800ada0:	220a      	movs	r2, #10
 800ada2:	4620      	mov	r0, r4
 800ada4:	f000 f9a4 	bl	800b0f0 <__multadd>
 800ada8:	4682      	mov	sl, r0
 800adaa:	e7ea      	b.n	800ad82 <_dtoa_r+0xb3a>
 800adac:	9b01      	ldr	r3, [sp, #4]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	bfc8      	it	gt
 800adb2:	461d      	movgt	r5, r3
 800adb4:	9b00      	ldr	r3, [sp, #0]
 800adb6:	bfd8      	it	le
 800adb8:	2501      	movle	r5, #1
 800adba:	441d      	add	r5, r3
 800adbc:	f04f 0800 	mov.w	r8, #0
 800adc0:	4651      	mov	r1, sl
 800adc2:	2201      	movs	r2, #1
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 fb41 	bl	800b44c <__lshift>
 800adca:	4631      	mov	r1, r6
 800adcc:	4682      	mov	sl, r0
 800adce:	f000 fba9 	bl	800b524 <__mcmp>
 800add2:	2800      	cmp	r0, #0
 800add4:	dc96      	bgt.n	800ad04 <_dtoa_r+0xabc>
 800add6:	d102      	bne.n	800adde <_dtoa_r+0xb96>
 800add8:	f019 0f01 	tst.w	r9, #1
 800addc:	d192      	bne.n	800ad04 <_dtoa_r+0xabc>
 800adde:	462b      	mov	r3, r5
 800ade0:	461d      	mov	r5, r3
 800ade2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ade6:	2a30      	cmp	r2, #48	; 0x30
 800ade8:	d0fa      	beq.n	800ade0 <_dtoa_r+0xb98>
 800adea:	e6dd      	b.n	800aba8 <_dtoa_r+0x960>
 800adec:	9a00      	ldr	r2, [sp, #0]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d189      	bne.n	800ad06 <_dtoa_r+0xabe>
 800adf2:	f10b 0b01 	add.w	fp, fp, #1
 800adf6:	2331      	movs	r3, #49	; 0x31
 800adf8:	e796      	b.n	800ad28 <_dtoa_r+0xae0>
 800adfa:	4b0a      	ldr	r3, [pc, #40]	; (800ae24 <_dtoa_r+0xbdc>)
 800adfc:	f7ff ba99 	b.w	800a332 <_dtoa_r+0xea>
 800ae00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	f47f aa6d 	bne.w	800a2e2 <_dtoa_r+0x9a>
 800ae08:	4b07      	ldr	r3, [pc, #28]	; (800ae28 <_dtoa_r+0xbe0>)
 800ae0a:	f7ff ba92 	b.w	800a332 <_dtoa_r+0xea>
 800ae0e:	9b01      	ldr	r3, [sp, #4]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	dcb5      	bgt.n	800ad80 <_dtoa_r+0xb38>
 800ae14:	9b07      	ldr	r3, [sp, #28]
 800ae16:	2b02      	cmp	r3, #2
 800ae18:	f73f aeb1 	bgt.w	800ab7e <_dtoa_r+0x936>
 800ae1c:	e7b0      	b.n	800ad80 <_dtoa_r+0xb38>
 800ae1e:	bf00      	nop
 800ae20:	0800c9d0 	.word	0x0800c9d0
 800ae24:	0800c930 	.word	0x0800c930
 800ae28:	0800c954 	.word	0x0800c954

0800ae2c <_free_r>:
 800ae2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae2e:	2900      	cmp	r1, #0
 800ae30:	d044      	beq.n	800aebc <_free_r+0x90>
 800ae32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae36:	9001      	str	r0, [sp, #4]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	f1a1 0404 	sub.w	r4, r1, #4
 800ae3e:	bfb8      	it	lt
 800ae40:	18e4      	addlt	r4, r4, r3
 800ae42:	f000 f8e7 	bl	800b014 <__malloc_lock>
 800ae46:	4a1e      	ldr	r2, [pc, #120]	; (800aec0 <_free_r+0x94>)
 800ae48:	9801      	ldr	r0, [sp, #4]
 800ae4a:	6813      	ldr	r3, [r2, #0]
 800ae4c:	b933      	cbnz	r3, 800ae5c <_free_r+0x30>
 800ae4e:	6063      	str	r3, [r4, #4]
 800ae50:	6014      	str	r4, [r2, #0]
 800ae52:	b003      	add	sp, #12
 800ae54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae58:	f000 b8e2 	b.w	800b020 <__malloc_unlock>
 800ae5c:	42a3      	cmp	r3, r4
 800ae5e:	d908      	bls.n	800ae72 <_free_r+0x46>
 800ae60:	6825      	ldr	r5, [r4, #0]
 800ae62:	1961      	adds	r1, r4, r5
 800ae64:	428b      	cmp	r3, r1
 800ae66:	bf01      	itttt	eq
 800ae68:	6819      	ldreq	r1, [r3, #0]
 800ae6a:	685b      	ldreq	r3, [r3, #4]
 800ae6c:	1949      	addeq	r1, r1, r5
 800ae6e:	6021      	streq	r1, [r4, #0]
 800ae70:	e7ed      	b.n	800ae4e <_free_r+0x22>
 800ae72:	461a      	mov	r2, r3
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	b10b      	cbz	r3, 800ae7c <_free_r+0x50>
 800ae78:	42a3      	cmp	r3, r4
 800ae7a:	d9fa      	bls.n	800ae72 <_free_r+0x46>
 800ae7c:	6811      	ldr	r1, [r2, #0]
 800ae7e:	1855      	adds	r5, r2, r1
 800ae80:	42a5      	cmp	r5, r4
 800ae82:	d10b      	bne.n	800ae9c <_free_r+0x70>
 800ae84:	6824      	ldr	r4, [r4, #0]
 800ae86:	4421      	add	r1, r4
 800ae88:	1854      	adds	r4, r2, r1
 800ae8a:	42a3      	cmp	r3, r4
 800ae8c:	6011      	str	r1, [r2, #0]
 800ae8e:	d1e0      	bne.n	800ae52 <_free_r+0x26>
 800ae90:	681c      	ldr	r4, [r3, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	6053      	str	r3, [r2, #4]
 800ae96:	440c      	add	r4, r1
 800ae98:	6014      	str	r4, [r2, #0]
 800ae9a:	e7da      	b.n	800ae52 <_free_r+0x26>
 800ae9c:	d902      	bls.n	800aea4 <_free_r+0x78>
 800ae9e:	230c      	movs	r3, #12
 800aea0:	6003      	str	r3, [r0, #0]
 800aea2:	e7d6      	b.n	800ae52 <_free_r+0x26>
 800aea4:	6825      	ldr	r5, [r4, #0]
 800aea6:	1961      	adds	r1, r4, r5
 800aea8:	428b      	cmp	r3, r1
 800aeaa:	bf04      	itt	eq
 800aeac:	6819      	ldreq	r1, [r3, #0]
 800aeae:	685b      	ldreq	r3, [r3, #4]
 800aeb0:	6063      	str	r3, [r4, #4]
 800aeb2:	bf04      	itt	eq
 800aeb4:	1949      	addeq	r1, r1, r5
 800aeb6:	6021      	streq	r1, [r4, #0]
 800aeb8:	6054      	str	r4, [r2, #4]
 800aeba:	e7ca      	b.n	800ae52 <_free_r+0x26>
 800aebc:	b003      	add	sp, #12
 800aebe:	bd30      	pop	{r4, r5, pc}
 800aec0:	20001e84 	.word	0x20001e84

0800aec4 <malloc>:
 800aec4:	4b02      	ldr	r3, [pc, #8]	; (800aed0 <malloc+0xc>)
 800aec6:	4601      	mov	r1, r0
 800aec8:	6818      	ldr	r0, [r3, #0]
 800aeca:	f000 b823 	b.w	800af14 <_malloc_r>
 800aece:	bf00      	nop
 800aed0:	2000006c 	.word	0x2000006c

0800aed4 <sbrk_aligned>:
 800aed4:	b570      	push	{r4, r5, r6, lr}
 800aed6:	4e0e      	ldr	r6, [pc, #56]	; (800af10 <sbrk_aligned+0x3c>)
 800aed8:	460c      	mov	r4, r1
 800aeda:	6831      	ldr	r1, [r6, #0]
 800aedc:	4605      	mov	r5, r0
 800aede:	b911      	cbnz	r1, 800aee6 <sbrk_aligned+0x12>
 800aee0:	f000 fe40 	bl	800bb64 <_sbrk_r>
 800aee4:	6030      	str	r0, [r6, #0]
 800aee6:	4621      	mov	r1, r4
 800aee8:	4628      	mov	r0, r5
 800aeea:	f000 fe3b 	bl	800bb64 <_sbrk_r>
 800aeee:	1c43      	adds	r3, r0, #1
 800aef0:	d00a      	beq.n	800af08 <sbrk_aligned+0x34>
 800aef2:	1cc4      	adds	r4, r0, #3
 800aef4:	f024 0403 	bic.w	r4, r4, #3
 800aef8:	42a0      	cmp	r0, r4
 800aefa:	d007      	beq.n	800af0c <sbrk_aligned+0x38>
 800aefc:	1a21      	subs	r1, r4, r0
 800aefe:	4628      	mov	r0, r5
 800af00:	f000 fe30 	bl	800bb64 <_sbrk_r>
 800af04:	3001      	adds	r0, #1
 800af06:	d101      	bne.n	800af0c <sbrk_aligned+0x38>
 800af08:	f04f 34ff 	mov.w	r4, #4294967295
 800af0c:	4620      	mov	r0, r4
 800af0e:	bd70      	pop	{r4, r5, r6, pc}
 800af10:	20001e88 	.word	0x20001e88

0800af14 <_malloc_r>:
 800af14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af18:	1ccd      	adds	r5, r1, #3
 800af1a:	f025 0503 	bic.w	r5, r5, #3
 800af1e:	3508      	adds	r5, #8
 800af20:	2d0c      	cmp	r5, #12
 800af22:	bf38      	it	cc
 800af24:	250c      	movcc	r5, #12
 800af26:	2d00      	cmp	r5, #0
 800af28:	4607      	mov	r7, r0
 800af2a:	db01      	blt.n	800af30 <_malloc_r+0x1c>
 800af2c:	42a9      	cmp	r1, r5
 800af2e:	d905      	bls.n	800af3c <_malloc_r+0x28>
 800af30:	230c      	movs	r3, #12
 800af32:	603b      	str	r3, [r7, #0]
 800af34:	2600      	movs	r6, #0
 800af36:	4630      	mov	r0, r6
 800af38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b010 <_malloc_r+0xfc>
 800af40:	f000 f868 	bl	800b014 <__malloc_lock>
 800af44:	f8d8 3000 	ldr.w	r3, [r8]
 800af48:	461c      	mov	r4, r3
 800af4a:	bb5c      	cbnz	r4, 800afa4 <_malloc_r+0x90>
 800af4c:	4629      	mov	r1, r5
 800af4e:	4638      	mov	r0, r7
 800af50:	f7ff ffc0 	bl	800aed4 <sbrk_aligned>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	4604      	mov	r4, r0
 800af58:	d155      	bne.n	800b006 <_malloc_r+0xf2>
 800af5a:	f8d8 4000 	ldr.w	r4, [r8]
 800af5e:	4626      	mov	r6, r4
 800af60:	2e00      	cmp	r6, #0
 800af62:	d145      	bne.n	800aff0 <_malloc_r+0xdc>
 800af64:	2c00      	cmp	r4, #0
 800af66:	d048      	beq.n	800affa <_malloc_r+0xe6>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	4631      	mov	r1, r6
 800af6c:	4638      	mov	r0, r7
 800af6e:	eb04 0903 	add.w	r9, r4, r3
 800af72:	f000 fdf7 	bl	800bb64 <_sbrk_r>
 800af76:	4581      	cmp	r9, r0
 800af78:	d13f      	bne.n	800affa <_malloc_r+0xe6>
 800af7a:	6821      	ldr	r1, [r4, #0]
 800af7c:	1a6d      	subs	r5, r5, r1
 800af7e:	4629      	mov	r1, r5
 800af80:	4638      	mov	r0, r7
 800af82:	f7ff ffa7 	bl	800aed4 <sbrk_aligned>
 800af86:	3001      	adds	r0, #1
 800af88:	d037      	beq.n	800affa <_malloc_r+0xe6>
 800af8a:	6823      	ldr	r3, [r4, #0]
 800af8c:	442b      	add	r3, r5
 800af8e:	6023      	str	r3, [r4, #0]
 800af90:	f8d8 3000 	ldr.w	r3, [r8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d038      	beq.n	800b00a <_malloc_r+0xf6>
 800af98:	685a      	ldr	r2, [r3, #4]
 800af9a:	42a2      	cmp	r2, r4
 800af9c:	d12b      	bne.n	800aff6 <_malloc_r+0xe2>
 800af9e:	2200      	movs	r2, #0
 800afa0:	605a      	str	r2, [r3, #4]
 800afa2:	e00f      	b.n	800afc4 <_malloc_r+0xb0>
 800afa4:	6822      	ldr	r2, [r4, #0]
 800afa6:	1b52      	subs	r2, r2, r5
 800afa8:	d41f      	bmi.n	800afea <_malloc_r+0xd6>
 800afaa:	2a0b      	cmp	r2, #11
 800afac:	d917      	bls.n	800afde <_malloc_r+0xca>
 800afae:	1961      	adds	r1, r4, r5
 800afb0:	42a3      	cmp	r3, r4
 800afb2:	6025      	str	r5, [r4, #0]
 800afb4:	bf18      	it	ne
 800afb6:	6059      	strne	r1, [r3, #4]
 800afb8:	6863      	ldr	r3, [r4, #4]
 800afba:	bf08      	it	eq
 800afbc:	f8c8 1000 	streq.w	r1, [r8]
 800afc0:	5162      	str	r2, [r4, r5]
 800afc2:	604b      	str	r3, [r1, #4]
 800afc4:	4638      	mov	r0, r7
 800afc6:	f104 060b 	add.w	r6, r4, #11
 800afca:	f000 f829 	bl	800b020 <__malloc_unlock>
 800afce:	f026 0607 	bic.w	r6, r6, #7
 800afd2:	1d23      	adds	r3, r4, #4
 800afd4:	1af2      	subs	r2, r6, r3
 800afd6:	d0ae      	beq.n	800af36 <_malloc_r+0x22>
 800afd8:	1b9b      	subs	r3, r3, r6
 800afda:	50a3      	str	r3, [r4, r2]
 800afdc:	e7ab      	b.n	800af36 <_malloc_r+0x22>
 800afde:	42a3      	cmp	r3, r4
 800afe0:	6862      	ldr	r2, [r4, #4]
 800afe2:	d1dd      	bne.n	800afa0 <_malloc_r+0x8c>
 800afe4:	f8c8 2000 	str.w	r2, [r8]
 800afe8:	e7ec      	b.n	800afc4 <_malloc_r+0xb0>
 800afea:	4623      	mov	r3, r4
 800afec:	6864      	ldr	r4, [r4, #4]
 800afee:	e7ac      	b.n	800af4a <_malloc_r+0x36>
 800aff0:	4634      	mov	r4, r6
 800aff2:	6876      	ldr	r6, [r6, #4]
 800aff4:	e7b4      	b.n	800af60 <_malloc_r+0x4c>
 800aff6:	4613      	mov	r3, r2
 800aff8:	e7cc      	b.n	800af94 <_malloc_r+0x80>
 800affa:	230c      	movs	r3, #12
 800affc:	603b      	str	r3, [r7, #0]
 800affe:	4638      	mov	r0, r7
 800b000:	f000 f80e 	bl	800b020 <__malloc_unlock>
 800b004:	e797      	b.n	800af36 <_malloc_r+0x22>
 800b006:	6025      	str	r5, [r4, #0]
 800b008:	e7dc      	b.n	800afc4 <_malloc_r+0xb0>
 800b00a:	605b      	str	r3, [r3, #4]
 800b00c:	deff      	udf	#255	; 0xff
 800b00e:	bf00      	nop
 800b010:	20001e84 	.word	0x20001e84

0800b014 <__malloc_lock>:
 800b014:	4801      	ldr	r0, [pc, #4]	; (800b01c <__malloc_lock+0x8>)
 800b016:	f7ff b88d 	b.w	800a134 <__retarget_lock_acquire_recursive>
 800b01a:	bf00      	nop
 800b01c:	20001e80 	.word	0x20001e80

0800b020 <__malloc_unlock>:
 800b020:	4801      	ldr	r0, [pc, #4]	; (800b028 <__malloc_unlock+0x8>)
 800b022:	f7ff b888 	b.w	800a136 <__retarget_lock_release_recursive>
 800b026:	bf00      	nop
 800b028:	20001e80 	.word	0x20001e80

0800b02c <_Balloc>:
 800b02c:	b570      	push	{r4, r5, r6, lr}
 800b02e:	69c6      	ldr	r6, [r0, #28]
 800b030:	4604      	mov	r4, r0
 800b032:	460d      	mov	r5, r1
 800b034:	b976      	cbnz	r6, 800b054 <_Balloc+0x28>
 800b036:	2010      	movs	r0, #16
 800b038:	f7ff ff44 	bl	800aec4 <malloc>
 800b03c:	4602      	mov	r2, r0
 800b03e:	61e0      	str	r0, [r4, #28]
 800b040:	b920      	cbnz	r0, 800b04c <_Balloc+0x20>
 800b042:	4b18      	ldr	r3, [pc, #96]	; (800b0a4 <_Balloc+0x78>)
 800b044:	4818      	ldr	r0, [pc, #96]	; (800b0a8 <_Balloc+0x7c>)
 800b046:	216b      	movs	r1, #107	; 0x6b
 800b048:	f000 fdaa 	bl	800bba0 <__assert_func>
 800b04c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b050:	6006      	str	r6, [r0, #0]
 800b052:	60c6      	str	r6, [r0, #12]
 800b054:	69e6      	ldr	r6, [r4, #28]
 800b056:	68f3      	ldr	r3, [r6, #12]
 800b058:	b183      	cbz	r3, 800b07c <_Balloc+0x50>
 800b05a:	69e3      	ldr	r3, [r4, #28]
 800b05c:	68db      	ldr	r3, [r3, #12]
 800b05e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b062:	b9b8      	cbnz	r0, 800b094 <_Balloc+0x68>
 800b064:	2101      	movs	r1, #1
 800b066:	fa01 f605 	lsl.w	r6, r1, r5
 800b06a:	1d72      	adds	r2, r6, #5
 800b06c:	0092      	lsls	r2, r2, #2
 800b06e:	4620      	mov	r0, r4
 800b070:	f000 fdb4 	bl	800bbdc <_calloc_r>
 800b074:	b160      	cbz	r0, 800b090 <_Balloc+0x64>
 800b076:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b07a:	e00e      	b.n	800b09a <_Balloc+0x6e>
 800b07c:	2221      	movs	r2, #33	; 0x21
 800b07e:	2104      	movs	r1, #4
 800b080:	4620      	mov	r0, r4
 800b082:	f000 fdab 	bl	800bbdc <_calloc_r>
 800b086:	69e3      	ldr	r3, [r4, #28]
 800b088:	60f0      	str	r0, [r6, #12]
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d1e4      	bne.n	800b05a <_Balloc+0x2e>
 800b090:	2000      	movs	r0, #0
 800b092:	bd70      	pop	{r4, r5, r6, pc}
 800b094:	6802      	ldr	r2, [r0, #0]
 800b096:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b09a:	2300      	movs	r3, #0
 800b09c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0a0:	e7f7      	b.n	800b092 <_Balloc+0x66>
 800b0a2:	bf00      	nop
 800b0a4:	0800c961 	.word	0x0800c961
 800b0a8:	0800c9e1 	.word	0x0800c9e1

0800b0ac <_Bfree>:
 800b0ac:	b570      	push	{r4, r5, r6, lr}
 800b0ae:	69c6      	ldr	r6, [r0, #28]
 800b0b0:	4605      	mov	r5, r0
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	b976      	cbnz	r6, 800b0d4 <_Bfree+0x28>
 800b0b6:	2010      	movs	r0, #16
 800b0b8:	f7ff ff04 	bl	800aec4 <malloc>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	61e8      	str	r0, [r5, #28]
 800b0c0:	b920      	cbnz	r0, 800b0cc <_Bfree+0x20>
 800b0c2:	4b09      	ldr	r3, [pc, #36]	; (800b0e8 <_Bfree+0x3c>)
 800b0c4:	4809      	ldr	r0, [pc, #36]	; (800b0ec <_Bfree+0x40>)
 800b0c6:	218f      	movs	r1, #143	; 0x8f
 800b0c8:	f000 fd6a 	bl	800bba0 <__assert_func>
 800b0cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0d0:	6006      	str	r6, [r0, #0]
 800b0d2:	60c6      	str	r6, [r0, #12]
 800b0d4:	b13c      	cbz	r4, 800b0e6 <_Bfree+0x3a>
 800b0d6:	69eb      	ldr	r3, [r5, #28]
 800b0d8:	6862      	ldr	r2, [r4, #4]
 800b0da:	68db      	ldr	r3, [r3, #12]
 800b0dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0e0:	6021      	str	r1, [r4, #0]
 800b0e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0e6:	bd70      	pop	{r4, r5, r6, pc}
 800b0e8:	0800c961 	.word	0x0800c961
 800b0ec:	0800c9e1 	.word	0x0800c9e1

0800b0f0 <__multadd>:
 800b0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0f4:	690d      	ldr	r5, [r1, #16]
 800b0f6:	4607      	mov	r7, r0
 800b0f8:	460c      	mov	r4, r1
 800b0fa:	461e      	mov	r6, r3
 800b0fc:	f101 0c14 	add.w	ip, r1, #20
 800b100:	2000      	movs	r0, #0
 800b102:	f8dc 3000 	ldr.w	r3, [ip]
 800b106:	b299      	uxth	r1, r3
 800b108:	fb02 6101 	mla	r1, r2, r1, r6
 800b10c:	0c1e      	lsrs	r6, r3, #16
 800b10e:	0c0b      	lsrs	r3, r1, #16
 800b110:	fb02 3306 	mla	r3, r2, r6, r3
 800b114:	b289      	uxth	r1, r1
 800b116:	3001      	adds	r0, #1
 800b118:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b11c:	4285      	cmp	r5, r0
 800b11e:	f84c 1b04 	str.w	r1, [ip], #4
 800b122:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b126:	dcec      	bgt.n	800b102 <__multadd+0x12>
 800b128:	b30e      	cbz	r6, 800b16e <__multadd+0x7e>
 800b12a:	68a3      	ldr	r3, [r4, #8]
 800b12c:	42ab      	cmp	r3, r5
 800b12e:	dc19      	bgt.n	800b164 <__multadd+0x74>
 800b130:	6861      	ldr	r1, [r4, #4]
 800b132:	4638      	mov	r0, r7
 800b134:	3101      	adds	r1, #1
 800b136:	f7ff ff79 	bl	800b02c <_Balloc>
 800b13a:	4680      	mov	r8, r0
 800b13c:	b928      	cbnz	r0, 800b14a <__multadd+0x5a>
 800b13e:	4602      	mov	r2, r0
 800b140:	4b0c      	ldr	r3, [pc, #48]	; (800b174 <__multadd+0x84>)
 800b142:	480d      	ldr	r0, [pc, #52]	; (800b178 <__multadd+0x88>)
 800b144:	21ba      	movs	r1, #186	; 0xba
 800b146:	f000 fd2b 	bl	800bba0 <__assert_func>
 800b14a:	6922      	ldr	r2, [r4, #16]
 800b14c:	3202      	adds	r2, #2
 800b14e:	f104 010c 	add.w	r1, r4, #12
 800b152:	0092      	lsls	r2, r2, #2
 800b154:	300c      	adds	r0, #12
 800b156:	f000 fd15 	bl	800bb84 <memcpy>
 800b15a:	4621      	mov	r1, r4
 800b15c:	4638      	mov	r0, r7
 800b15e:	f7ff ffa5 	bl	800b0ac <_Bfree>
 800b162:	4644      	mov	r4, r8
 800b164:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b168:	3501      	adds	r5, #1
 800b16a:	615e      	str	r6, [r3, #20]
 800b16c:	6125      	str	r5, [r4, #16]
 800b16e:	4620      	mov	r0, r4
 800b170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b174:	0800c9d0 	.word	0x0800c9d0
 800b178:	0800c9e1 	.word	0x0800c9e1

0800b17c <__hi0bits>:
 800b17c:	0c03      	lsrs	r3, r0, #16
 800b17e:	041b      	lsls	r3, r3, #16
 800b180:	b9d3      	cbnz	r3, 800b1b8 <__hi0bits+0x3c>
 800b182:	0400      	lsls	r0, r0, #16
 800b184:	2310      	movs	r3, #16
 800b186:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b18a:	bf04      	itt	eq
 800b18c:	0200      	lsleq	r0, r0, #8
 800b18e:	3308      	addeq	r3, #8
 800b190:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b194:	bf04      	itt	eq
 800b196:	0100      	lsleq	r0, r0, #4
 800b198:	3304      	addeq	r3, #4
 800b19a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b19e:	bf04      	itt	eq
 800b1a0:	0080      	lsleq	r0, r0, #2
 800b1a2:	3302      	addeq	r3, #2
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	db05      	blt.n	800b1b4 <__hi0bits+0x38>
 800b1a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b1ac:	f103 0301 	add.w	r3, r3, #1
 800b1b0:	bf08      	it	eq
 800b1b2:	2320      	moveq	r3, #32
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	4770      	bx	lr
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	e7e4      	b.n	800b186 <__hi0bits+0xa>

0800b1bc <__lo0bits>:
 800b1bc:	6803      	ldr	r3, [r0, #0]
 800b1be:	f013 0207 	ands.w	r2, r3, #7
 800b1c2:	d00c      	beq.n	800b1de <__lo0bits+0x22>
 800b1c4:	07d9      	lsls	r1, r3, #31
 800b1c6:	d422      	bmi.n	800b20e <__lo0bits+0x52>
 800b1c8:	079a      	lsls	r2, r3, #30
 800b1ca:	bf49      	itett	mi
 800b1cc:	085b      	lsrmi	r3, r3, #1
 800b1ce:	089b      	lsrpl	r3, r3, #2
 800b1d0:	6003      	strmi	r3, [r0, #0]
 800b1d2:	2201      	movmi	r2, #1
 800b1d4:	bf5c      	itt	pl
 800b1d6:	6003      	strpl	r3, [r0, #0]
 800b1d8:	2202      	movpl	r2, #2
 800b1da:	4610      	mov	r0, r2
 800b1dc:	4770      	bx	lr
 800b1de:	b299      	uxth	r1, r3
 800b1e0:	b909      	cbnz	r1, 800b1e6 <__lo0bits+0x2a>
 800b1e2:	0c1b      	lsrs	r3, r3, #16
 800b1e4:	2210      	movs	r2, #16
 800b1e6:	b2d9      	uxtb	r1, r3
 800b1e8:	b909      	cbnz	r1, 800b1ee <__lo0bits+0x32>
 800b1ea:	3208      	adds	r2, #8
 800b1ec:	0a1b      	lsrs	r3, r3, #8
 800b1ee:	0719      	lsls	r1, r3, #28
 800b1f0:	bf04      	itt	eq
 800b1f2:	091b      	lsreq	r3, r3, #4
 800b1f4:	3204      	addeq	r2, #4
 800b1f6:	0799      	lsls	r1, r3, #30
 800b1f8:	bf04      	itt	eq
 800b1fa:	089b      	lsreq	r3, r3, #2
 800b1fc:	3202      	addeq	r2, #2
 800b1fe:	07d9      	lsls	r1, r3, #31
 800b200:	d403      	bmi.n	800b20a <__lo0bits+0x4e>
 800b202:	085b      	lsrs	r3, r3, #1
 800b204:	f102 0201 	add.w	r2, r2, #1
 800b208:	d003      	beq.n	800b212 <__lo0bits+0x56>
 800b20a:	6003      	str	r3, [r0, #0]
 800b20c:	e7e5      	b.n	800b1da <__lo0bits+0x1e>
 800b20e:	2200      	movs	r2, #0
 800b210:	e7e3      	b.n	800b1da <__lo0bits+0x1e>
 800b212:	2220      	movs	r2, #32
 800b214:	e7e1      	b.n	800b1da <__lo0bits+0x1e>
	...

0800b218 <__i2b>:
 800b218:	b510      	push	{r4, lr}
 800b21a:	460c      	mov	r4, r1
 800b21c:	2101      	movs	r1, #1
 800b21e:	f7ff ff05 	bl	800b02c <_Balloc>
 800b222:	4602      	mov	r2, r0
 800b224:	b928      	cbnz	r0, 800b232 <__i2b+0x1a>
 800b226:	4b05      	ldr	r3, [pc, #20]	; (800b23c <__i2b+0x24>)
 800b228:	4805      	ldr	r0, [pc, #20]	; (800b240 <__i2b+0x28>)
 800b22a:	f240 1145 	movw	r1, #325	; 0x145
 800b22e:	f000 fcb7 	bl	800bba0 <__assert_func>
 800b232:	2301      	movs	r3, #1
 800b234:	6144      	str	r4, [r0, #20]
 800b236:	6103      	str	r3, [r0, #16]
 800b238:	bd10      	pop	{r4, pc}
 800b23a:	bf00      	nop
 800b23c:	0800c9d0 	.word	0x0800c9d0
 800b240:	0800c9e1 	.word	0x0800c9e1

0800b244 <__multiply>:
 800b244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b248:	4691      	mov	r9, r2
 800b24a:	690a      	ldr	r2, [r1, #16]
 800b24c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b250:	429a      	cmp	r2, r3
 800b252:	bfb8      	it	lt
 800b254:	460b      	movlt	r3, r1
 800b256:	460c      	mov	r4, r1
 800b258:	bfbc      	itt	lt
 800b25a:	464c      	movlt	r4, r9
 800b25c:	4699      	movlt	r9, r3
 800b25e:	6927      	ldr	r7, [r4, #16]
 800b260:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b264:	68a3      	ldr	r3, [r4, #8]
 800b266:	6861      	ldr	r1, [r4, #4]
 800b268:	eb07 060a 	add.w	r6, r7, sl
 800b26c:	42b3      	cmp	r3, r6
 800b26e:	b085      	sub	sp, #20
 800b270:	bfb8      	it	lt
 800b272:	3101      	addlt	r1, #1
 800b274:	f7ff feda 	bl	800b02c <_Balloc>
 800b278:	b930      	cbnz	r0, 800b288 <__multiply+0x44>
 800b27a:	4602      	mov	r2, r0
 800b27c:	4b44      	ldr	r3, [pc, #272]	; (800b390 <__multiply+0x14c>)
 800b27e:	4845      	ldr	r0, [pc, #276]	; (800b394 <__multiply+0x150>)
 800b280:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b284:	f000 fc8c 	bl	800bba0 <__assert_func>
 800b288:	f100 0514 	add.w	r5, r0, #20
 800b28c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b290:	462b      	mov	r3, r5
 800b292:	2200      	movs	r2, #0
 800b294:	4543      	cmp	r3, r8
 800b296:	d321      	bcc.n	800b2dc <__multiply+0x98>
 800b298:	f104 0314 	add.w	r3, r4, #20
 800b29c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b2a0:	f109 0314 	add.w	r3, r9, #20
 800b2a4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b2a8:	9202      	str	r2, [sp, #8]
 800b2aa:	1b3a      	subs	r2, r7, r4
 800b2ac:	3a15      	subs	r2, #21
 800b2ae:	f022 0203 	bic.w	r2, r2, #3
 800b2b2:	3204      	adds	r2, #4
 800b2b4:	f104 0115 	add.w	r1, r4, #21
 800b2b8:	428f      	cmp	r7, r1
 800b2ba:	bf38      	it	cc
 800b2bc:	2204      	movcc	r2, #4
 800b2be:	9201      	str	r2, [sp, #4]
 800b2c0:	9a02      	ldr	r2, [sp, #8]
 800b2c2:	9303      	str	r3, [sp, #12]
 800b2c4:	429a      	cmp	r2, r3
 800b2c6:	d80c      	bhi.n	800b2e2 <__multiply+0x9e>
 800b2c8:	2e00      	cmp	r6, #0
 800b2ca:	dd03      	ble.n	800b2d4 <__multiply+0x90>
 800b2cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d05b      	beq.n	800b38c <__multiply+0x148>
 800b2d4:	6106      	str	r6, [r0, #16]
 800b2d6:	b005      	add	sp, #20
 800b2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2dc:	f843 2b04 	str.w	r2, [r3], #4
 800b2e0:	e7d8      	b.n	800b294 <__multiply+0x50>
 800b2e2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2e6:	f1ba 0f00 	cmp.w	sl, #0
 800b2ea:	d024      	beq.n	800b336 <__multiply+0xf2>
 800b2ec:	f104 0e14 	add.w	lr, r4, #20
 800b2f0:	46a9      	mov	r9, r5
 800b2f2:	f04f 0c00 	mov.w	ip, #0
 800b2f6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b2fa:	f8d9 1000 	ldr.w	r1, [r9]
 800b2fe:	fa1f fb82 	uxth.w	fp, r2
 800b302:	b289      	uxth	r1, r1
 800b304:	fb0a 110b 	mla	r1, sl, fp, r1
 800b308:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b30c:	f8d9 2000 	ldr.w	r2, [r9]
 800b310:	4461      	add	r1, ip
 800b312:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b316:	fb0a c20b 	mla	r2, sl, fp, ip
 800b31a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b31e:	b289      	uxth	r1, r1
 800b320:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b324:	4577      	cmp	r7, lr
 800b326:	f849 1b04 	str.w	r1, [r9], #4
 800b32a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b32e:	d8e2      	bhi.n	800b2f6 <__multiply+0xb2>
 800b330:	9a01      	ldr	r2, [sp, #4]
 800b332:	f845 c002 	str.w	ip, [r5, r2]
 800b336:	9a03      	ldr	r2, [sp, #12]
 800b338:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b33c:	3304      	adds	r3, #4
 800b33e:	f1b9 0f00 	cmp.w	r9, #0
 800b342:	d021      	beq.n	800b388 <__multiply+0x144>
 800b344:	6829      	ldr	r1, [r5, #0]
 800b346:	f104 0c14 	add.w	ip, r4, #20
 800b34a:	46ae      	mov	lr, r5
 800b34c:	f04f 0a00 	mov.w	sl, #0
 800b350:	f8bc b000 	ldrh.w	fp, [ip]
 800b354:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b358:	fb09 220b 	mla	r2, r9, fp, r2
 800b35c:	4452      	add	r2, sl
 800b35e:	b289      	uxth	r1, r1
 800b360:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b364:	f84e 1b04 	str.w	r1, [lr], #4
 800b368:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b36c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b370:	f8be 1000 	ldrh.w	r1, [lr]
 800b374:	fb09 110a 	mla	r1, r9, sl, r1
 800b378:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b37c:	4567      	cmp	r7, ip
 800b37e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b382:	d8e5      	bhi.n	800b350 <__multiply+0x10c>
 800b384:	9a01      	ldr	r2, [sp, #4]
 800b386:	50a9      	str	r1, [r5, r2]
 800b388:	3504      	adds	r5, #4
 800b38a:	e799      	b.n	800b2c0 <__multiply+0x7c>
 800b38c:	3e01      	subs	r6, #1
 800b38e:	e79b      	b.n	800b2c8 <__multiply+0x84>
 800b390:	0800c9d0 	.word	0x0800c9d0
 800b394:	0800c9e1 	.word	0x0800c9e1

0800b398 <__pow5mult>:
 800b398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b39c:	4615      	mov	r5, r2
 800b39e:	f012 0203 	ands.w	r2, r2, #3
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	460f      	mov	r7, r1
 800b3a6:	d007      	beq.n	800b3b8 <__pow5mult+0x20>
 800b3a8:	4c25      	ldr	r4, [pc, #148]	; (800b440 <__pow5mult+0xa8>)
 800b3aa:	3a01      	subs	r2, #1
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3b2:	f7ff fe9d 	bl	800b0f0 <__multadd>
 800b3b6:	4607      	mov	r7, r0
 800b3b8:	10ad      	asrs	r5, r5, #2
 800b3ba:	d03d      	beq.n	800b438 <__pow5mult+0xa0>
 800b3bc:	69f4      	ldr	r4, [r6, #28]
 800b3be:	b97c      	cbnz	r4, 800b3e0 <__pow5mult+0x48>
 800b3c0:	2010      	movs	r0, #16
 800b3c2:	f7ff fd7f 	bl	800aec4 <malloc>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	61f0      	str	r0, [r6, #28]
 800b3ca:	b928      	cbnz	r0, 800b3d8 <__pow5mult+0x40>
 800b3cc:	4b1d      	ldr	r3, [pc, #116]	; (800b444 <__pow5mult+0xac>)
 800b3ce:	481e      	ldr	r0, [pc, #120]	; (800b448 <__pow5mult+0xb0>)
 800b3d0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b3d4:	f000 fbe4 	bl	800bba0 <__assert_func>
 800b3d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3dc:	6004      	str	r4, [r0, #0]
 800b3de:	60c4      	str	r4, [r0, #12]
 800b3e0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b3e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3e8:	b94c      	cbnz	r4, 800b3fe <__pow5mult+0x66>
 800b3ea:	f240 2171 	movw	r1, #625	; 0x271
 800b3ee:	4630      	mov	r0, r6
 800b3f0:	f7ff ff12 	bl	800b218 <__i2b>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3fa:	4604      	mov	r4, r0
 800b3fc:	6003      	str	r3, [r0, #0]
 800b3fe:	f04f 0900 	mov.w	r9, #0
 800b402:	07eb      	lsls	r3, r5, #31
 800b404:	d50a      	bpl.n	800b41c <__pow5mult+0x84>
 800b406:	4639      	mov	r1, r7
 800b408:	4622      	mov	r2, r4
 800b40a:	4630      	mov	r0, r6
 800b40c:	f7ff ff1a 	bl	800b244 <__multiply>
 800b410:	4639      	mov	r1, r7
 800b412:	4680      	mov	r8, r0
 800b414:	4630      	mov	r0, r6
 800b416:	f7ff fe49 	bl	800b0ac <_Bfree>
 800b41a:	4647      	mov	r7, r8
 800b41c:	106d      	asrs	r5, r5, #1
 800b41e:	d00b      	beq.n	800b438 <__pow5mult+0xa0>
 800b420:	6820      	ldr	r0, [r4, #0]
 800b422:	b938      	cbnz	r0, 800b434 <__pow5mult+0x9c>
 800b424:	4622      	mov	r2, r4
 800b426:	4621      	mov	r1, r4
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff ff0b 	bl	800b244 <__multiply>
 800b42e:	6020      	str	r0, [r4, #0]
 800b430:	f8c0 9000 	str.w	r9, [r0]
 800b434:	4604      	mov	r4, r0
 800b436:	e7e4      	b.n	800b402 <__pow5mult+0x6a>
 800b438:	4638      	mov	r0, r7
 800b43a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b43e:	bf00      	nop
 800b440:	0800cb30 	.word	0x0800cb30
 800b444:	0800c961 	.word	0x0800c961
 800b448:	0800c9e1 	.word	0x0800c9e1

0800b44c <__lshift>:
 800b44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b450:	460c      	mov	r4, r1
 800b452:	6849      	ldr	r1, [r1, #4]
 800b454:	6923      	ldr	r3, [r4, #16]
 800b456:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b45a:	68a3      	ldr	r3, [r4, #8]
 800b45c:	4607      	mov	r7, r0
 800b45e:	4691      	mov	r9, r2
 800b460:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b464:	f108 0601 	add.w	r6, r8, #1
 800b468:	42b3      	cmp	r3, r6
 800b46a:	db0b      	blt.n	800b484 <__lshift+0x38>
 800b46c:	4638      	mov	r0, r7
 800b46e:	f7ff fddd 	bl	800b02c <_Balloc>
 800b472:	4605      	mov	r5, r0
 800b474:	b948      	cbnz	r0, 800b48a <__lshift+0x3e>
 800b476:	4602      	mov	r2, r0
 800b478:	4b28      	ldr	r3, [pc, #160]	; (800b51c <__lshift+0xd0>)
 800b47a:	4829      	ldr	r0, [pc, #164]	; (800b520 <__lshift+0xd4>)
 800b47c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b480:	f000 fb8e 	bl	800bba0 <__assert_func>
 800b484:	3101      	adds	r1, #1
 800b486:	005b      	lsls	r3, r3, #1
 800b488:	e7ee      	b.n	800b468 <__lshift+0x1c>
 800b48a:	2300      	movs	r3, #0
 800b48c:	f100 0114 	add.w	r1, r0, #20
 800b490:	f100 0210 	add.w	r2, r0, #16
 800b494:	4618      	mov	r0, r3
 800b496:	4553      	cmp	r3, sl
 800b498:	db33      	blt.n	800b502 <__lshift+0xb6>
 800b49a:	6920      	ldr	r0, [r4, #16]
 800b49c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4a0:	f104 0314 	add.w	r3, r4, #20
 800b4a4:	f019 091f 	ands.w	r9, r9, #31
 800b4a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4b0:	d02b      	beq.n	800b50a <__lshift+0xbe>
 800b4b2:	f1c9 0e20 	rsb	lr, r9, #32
 800b4b6:	468a      	mov	sl, r1
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	6818      	ldr	r0, [r3, #0]
 800b4bc:	fa00 f009 	lsl.w	r0, r0, r9
 800b4c0:	4310      	orrs	r0, r2
 800b4c2:	f84a 0b04 	str.w	r0, [sl], #4
 800b4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ca:	459c      	cmp	ip, r3
 800b4cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b4d0:	d8f3      	bhi.n	800b4ba <__lshift+0x6e>
 800b4d2:	ebac 0304 	sub.w	r3, ip, r4
 800b4d6:	3b15      	subs	r3, #21
 800b4d8:	f023 0303 	bic.w	r3, r3, #3
 800b4dc:	3304      	adds	r3, #4
 800b4de:	f104 0015 	add.w	r0, r4, #21
 800b4e2:	4584      	cmp	ip, r0
 800b4e4:	bf38      	it	cc
 800b4e6:	2304      	movcc	r3, #4
 800b4e8:	50ca      	str	r2, [r1, r3]
 800b4ea:	b10a      	cbz	r2, 800b4f0 <__lshift+0xa4>
 800b4ec:	f108 0602 	add.w	r6, r8, #2
 800b4f0:	3e01      	subs	r6, #1
 800b4f2:	4638      	mov	r0, r7
 800b4f4:	612e      	str	r6, [r5, #16]
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	f7ff fdd8 	bl	800b0ac <_Bfree>
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b502:	f842 0f04 	str.w	r0, [r2, #4]!
 800b506:	3301      	adds	r3, #1
 800b508:	e7c5      	b.n	800b496 <__lshift+0x4a>
 800b50a:	3904      	subs	r1, #4
 800b50c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b510:	f841 2f04 	str.w	r2, [r1, #4]!
 800b514:	459c      	cmp	ip, r3
 800b516:	d8f9      	bhi.n	800b50c <__lshift+0xc0>
 800b518:	e7ea      	b.n	800b4f0 <__lshift+0xa4>
 800b51a:	bf00      	nop
 800b51c:	0800c9d0 	.word	0x0800c9d0
 800b520:	0800c9e1 	.word	0x0800c9e1

0800b524 <__mcmp>:
 800b524:	b530      	push	{r4, r5, lr}
 800b526:	6902      	ldr	r2, [r0, #16]
 800b528:	690c      	ldr	r4, [r1, #16]
 800b52a:	1b12      	subs	r2, r2, r4
 800b52c:	d10e      	bne.n	800b54c <__mcmp+0x28>
 800b52e:	f100 0314 	add.w	r3, r0, #20
 800b532:	3114      	adds	r1, #20
 800b534:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b538:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b53c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b540:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b544:	42a5      	cmp	r5, r4
 800b546:	d003      	beq.n	800b550 <__mcmp+0x2c>
 800b548:	d305      	bcc.n	800b556 <__mcmp+0x32>
 800b54a:	2201      	movs	r2, #1
 800b54c:	4610      	mov	r0, r2
 800b54e:	bd30      	pop	{r4, r5, pc}
 800b550:	4283      	cmp	r3, r0
 800b552:	d3f3      	bcc.n	800b53c <__mcmp+0x18>
 800b554:	e7fa      	b.n	800b54c <__mcmp+0x28>
 800b556:	f04f 32ff 	mov.w	r2, #4294967295
 800b55a:	e7f7      	b.n	800b54c <__mcmp+0x28>

0800b55c <__mdiff>:
 800b55c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b560:	460c      	mov	r4, r1
 800b562:	4606      	mov	r6, r0
 800b564:	4611      	mov	r1, r2
 800b566:	4620      	mov	r0, r4
 800b568:	4690      	mov	r8, r2
 800b56a:	f7ff ffdb 	bl	800b524 <__mcmp>
 800b56e:	1e05      	subs	r5, r0, #0
 800b570:	d110      	bne.n	800b594 <__mdiff+0x38>
 800b572:	4629      	mov	r1, r5
 800b574:	4630      	mov	r0, r6
 800b576:	f7ff fd59 	bl	800b02c <_Balloc>
 800b57a:	b930      	cbnz	r0, 800b58a <__mdiff+0x2e>
 800b57c:	4b3a      	ldr	r3, [pc, #232]	; (800b668 <__mdiff+0x10c>)
 800b57e:	4602      	mov	r2, r0
 800b580:	f240 2137 	movw	r1, #567	; 0x237
 800b584:	4839      	ldr	r0, [pc, #228]	; (800b66c <__mdiff+0x110>)
 800b586:	f000 fb0b 	bl	800bba0 <__assert_func>
 800b58a:	2301      	movs	r3, #1
 800b58c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b590:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b594:	bfa4      	itt	ge
 800b596:	4643      	movge	r3, r8
 800b598:	46a0      	movge	r8, r4
 800b59a:	4630      	mov	r0, r6
 800b59c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b5a0:	bfa6      	itte	ge
 800b5a2:	461c      	movge	r4, r3
 800b5a4:	2500      	movge	r5, #0
 800b5a6:	2501      	movlt	r5, #1
 800b5a8:	f7ff fd40 	bl	800b02c <_Balloc>
 800b5ac:	b920      	cbnz	r0, 800b5b8 <__mdiff+0x5c>
 800b5ae:	4b2e      	ldr	r3, [pc, #184]	; (800b668 <__mdiff+0x10c>)
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	f240 2145 	movw	r1, #581	; 0x245
 800b5b6:	e7e5      	b.n	800b584 <__mdiff+0x28>
 800b5b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b5bc:	6926      	ldr	r6, [r4, #16]
 800b5be:	60c5      	str	r5, [r0, #12]
 800b5c0:	f104 0914 	add.w	r9, r4, #20
 800b5c4:	f108 0514 	add.w	r5, r8, #20
 800b5c8:	f100 0e14 	add.w	lr, r0, #20
 800b5cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b5d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b5d4:	f108 0210 	add.w	r2, r8, #16
 800b5d8:	46f2      	mov	sl, lr
 800b5da:	2100      	movs	r1, #0
 800b5dc:	f859 3b04 	ldr.w	r3, [r9], #4
 800b5e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b5e4:	fa11 f88b 	uxtah	r8, r1, fp
 800b5e8:	b299      	uxth	r1, r3
 800b5ea:	0c1b      	lsrs	r3, r3, #16
 800b5ec:	eba8 0801 	sub.w	r8, r8, r1
 800b5f0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5f4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5f8:	fa1f f888 	uxth.w	r8, r8
 800b5fc:	1419      	asrs	r1, r3, #16
 800b5fe:	454e      	cmp	r6, r9
 800b600:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b604:	f84a 3b04 	str.w	r3, [sl], #4
 800b608:	d8e8      	bhi.n	800b5dc <__mdiff+0x80>
 800b60a:	1b33      	subs	r3, r6, r4
 800b60c:	3b15      	subs	r3, #21
 800b60e:	f023 0303 	bic.w	r3, r3, #3
 800b612:	3304      	adds	r3, #4
 800b614:	3415      	adds	r4, #21
 800b616:	42a6      	cmp	r6, r4
 800b618:	bf38      	it	cc
 800b61a:	2304      	movcc	r3, #4
 800b61c:	441d      	add	r5, r3
 800b61e:	4473      	add	r3, lr
 800b620:	469e      	mov	lr, r3
 800b622:	462e      	mov	r6, r5
 800b624:	4566      	cmp	r6, ip
 800b626:	d30e      	bcc.n	800b646 <__mdiff+0xea>
 800b628:	f10c 0203 	add.w	r2, ip, #3
 800b62c:	1b52      	subs	r2, r2, r5
 800b62e:	f022 0203 	bic.w	r2, r2, #3
 800b632:	3d03      	subs	r5, #3
 800b634:	45ac      	cmp	ip, r5
 800b636:	bf38      	it	cc
 800b638:	2200      	movcc	r2, #0
 800b63a:	4413      	add	r3, r2
 800b63c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b640:	b17a      	cbz	r2, 800b662 <__mdiff+0x106>
 800b642:	6107      	str	r7, [r0, #16]
 800b644:	e7a4      	b.n	800b590 <__mdiff+0x34>
 800b646:	f856 8b04 	ldr.w	r8, [r6], #4
 800b64a:	fa11 f288 	uxtah	r2, r1, r8
 800b64e:	1414      	asrs	r4, r2, #16
 800b650:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b654:	b292      	uxth	r2, r2
 800b656:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b65a:	f84e 2b04 	str.w	r2, [lr], #4
 800b65e:	1421      	asrs	r1, r4, #16
 800b660:	e7e0      	b.n	800b624 <__mdiff+0xc8>
 800b662:	3f01      	subs	r7, #1
 800b664:	e7ea      	b.n	800b63c <__mdiff+0xe0>
 800b666:	bf00      	nop
 800b668:	0800c9d0 	.word	0x0800c9d0
 800b66c:	0800c9e1 	.word	0x0800c9e1

0800b670 <__d2b>:
 800b670:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b674:	460f      	mov	r7, r1
 800b676:	2101      	movs	r1, #1
 800b678:	ec59 8b10 	vmov	r8, r9, d0
 800b67c:	4616      	mov	r6, r2
 800b67e:	f7ff fcd5 	bl	800b02c <_Balloc>
 800b682:	4604      	mov	r4, r0
 800b684:	b930      	cbnz	r0, 800b694 <__d2b+0x24>
 800b686:	4602      	mov	r2, r0
 800b688:	4b24      	ldr	r3, [pc, #144]	; (800b71c <__d2b+0xac>)
 800b68a:	4825      	ldr	r0, [pc, #148]	; (800b720 <__d2b+0xb0>)
 800b68c:	f240 310f 	movw	r1, #783	; 0x30f
 800b690:	f000 fa86 	bl	800bba0 <__assert_func>
 800b694:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b698:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b69c:	bb2d      	cbnz	r5, 800b6ea <__d2b+0x7a>
 800b69e:	9301      	str	r3, [sp, #4]
 800b6a0:	f1b8 0300 	subs.w	r3, r8, #0
 800b6a4:	d026      	beq.n	800b6f4 <__d2b+0x84>
 800b6a6:	4668      	mov	r0, sp
 800b6a8:	9300      	str	r3, [sp, #0]
 800b6aa:	f7ff fd87 	bl	800b1bc <__lo0bits>
 800b6ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b6b2:	b1e8      	cbz	r0, 800b6f0 <__d2b+0x80>
 800b6b4:	f1c0 0320 	rsb	r3, r0, #32
 800b6b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b6bc:	430b      	orrs	r3, r1
 800b6be:	40c2      	lsrs	r2, r0
 800b6c0:	6163      	str	r3, [r4, #20]
 800b6c2:	9201      	str	r2, [sp, #4]
 800b6c4:	9b01      	ldr	r3, [sp, #4]
 800b6c6:	61a3      	str	r3, [r4, #24]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	bf14      	ite	ne
 800b6cc:	2202      	movne	r2, #2
 800b6ce:	2201      	moveq	r2, #1
 800b6d0:	6122      	str	r2, [r4, #16]
 800b6d2:	b1bd      	cbz	r5, 800b704 <__d2b+0x94>
 800b6d4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b6d8:	4405      	add	r5, r0
 800b6da:	603d      	str	r5, [r7, #0]
 800b6dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6e0:	6030      	str	r0, [r6, #0]
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	b003      	add	sp, #12
 800b6e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6ee:	e7d6      	b.n	800b69e <__d2b+0x2e>
 800b6f0:	6161      	str	r1, [r4, #20]
 800b6f2:	e7e7      	b.n	800b6c4 <__d2b+0x54>
 800b6f4:	a801      	add	r0, sp, #4
 800b6f6:	f7ff fd61 	bl	800b1bc <__lo0bits>
 800b6fa:	9b01      	ldr	r3, [sp, #4]
 800b6fc:	6163      	str	r3, [r4, #20]
 800b6fe:	3020      	adds	r0, #32
 800b700:	2201      	movs	r2, #1
 800b702:	e7e5      	b.n	800b6d0 <__d2b+0x60>
 800b704:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b708:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b70c:	6038      	str	r0, [r7, #0]
 800b70e:	6918      	ldr	r0, [r3, #16]
 800b710:	f7ff fd34 	bl	800b17c <__hi0bits>
 800b714:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b718:	e7e2      	b.n	800b6e0 <__d2b+0x70>
 800b71a:	bf00      	nop
 800b71c:	0800c9d0 	.word	0x0800c9d0
 800b720:	0800c9e1 	.word	0x0800c9e1

0800b724 <__ssputs_r>:
 800b724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b728:	688e      	ldr	r6, [r1, #8]
 800b72a:	461f      	mov	r7, r3
 800b72c:	42be      	cmp	r6, r7
 800b72e:	680b      	ldr	r3, [r1, #0]
 800b730:	4682      	mov	sl, r0
 800b732:	460c      	mov	r4, r1
 800b734:	4690      	mov	r8, r2
 800b736:	d82c      	bhi.n	800b792 <__ssputs_r+0x6e>
 800b738:	898a      	ldrh	r2, [r1, #12]
 800b73a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b73e:	d026      	beq.n	800b78e <__ssputs_r+0x6a>
 800b740:	6965      	ldr	r5, [r4, #20]
 800b742:	6909      	ldr	r1, [r1, #16]
 800b744:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b748:	eba3 0901 	sub.w	r9, r3, r1
 800b74c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b750:	1c7b      	adds	r3, r7, #1
 800b752:	444b      	add	r3, r9
 800b754:	106d      	asrs	r5, r5, #1
 800b756:	429d      	cmp	r5, r3
 800b758:	bf38      	it	cc
 800b75a:	461d      	movcc	r5, r3
 800b75c:	0553      	lsls	r3, r2, #21
 800b75e:	d527      	bpl.n	800b7b0 <__ssputs_r+0x8c>
 800b760:	4629      	mov	r1, r5
 800b762:	f7ff fbd7 	bl	800af14 <_malloc_r>
 800b766:	4606      	mov	r6, r0
 800b768:	b360      	cbz	r0, 800b7c4 <__ssputs_r+0xa0>
 800b76a:	6921      	ldr	r1, [r4, #16]
 800b76c:	464a      	mov	r2, r9
 800b76e:	f000 fa09 	bl	800bb84 <memcpy>
 800b772:	89a3      	ldrh	r3, [r4, #12]
 800b774:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b77c:	81a3      	strh	r3, [r4, #12]
 800b77e:	6126      	str	r6, [r4, #16]
 800b780:	6165      	str	r5, [r4, #20]
 800b782:	444e      	add	r6, r9
 800b784:	eba5 0509 	sub.w	r5, r5, r9
 800b788:	6026      	str	r6, [r4, #0]
 800b78a:	60a5      	str	r5, [r4, #8]
 800b78c:	463e      	mov	r6, r7
 800b78e:	42be      	cmp	r6, r7
 800b790:	d900      	bls.n	800b794 <__ssputs_r+0x70>
 800b792:	463e      	mov	r6, r7
 800b794:	6820      	ldr	r0, [r4, #0]
 800b796:	4632      	mov	r2, r6
 800b798:	4641      	mov	r1, r8
 800b79a:	f000 f9c9 	bl	800bb30 <memmove>
 800b79e:	68a3      	ldr	r3, [r4, #8]
 800b7a0:	1b9b      	subs	r3, r3, r6
 800b7a2:	60a3      	str	r3, [r4, #8]
 800b7a4:	6823      	ldr	r3, [r4, #0]
 800b7a6:	4433      	add	r3, r6
 800b7a8:	6023      	str	r3, [r4, #0]
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7b0:	462a      	mov	r2, r5
 800b7b2:	f000 fa3b 	bl	800bc2c <_realloc_r>
 800b7b6:	4606      	mov	r6, r0
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d1e0      	bne.n	800b77e <__ssputs_r+0x5a>
 800b7bc:	6921      	ldr	r1, [r4, #16]
 800b7be:	4650      	mov	r0, sl
 800b7c0:	f7ff fb34 	bl	800ae2c <_free_r>
 800b7c4:	230c      	movs	r3, #12
 800b7c6:	f8ca 3000 	str.w	r3, [sl]
 800b7ca:	89a3      	ldrh	r3, [r4, #12]
 800b7cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d0:	81a3      	strh	r3, [r4, #12]
 800b7d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7d6:	e7e9      	b.n	800b7ac <__ssputs_r+0x88>

0800b7d8 <_svfiprintf_r>:
 800b7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7dc:	4698      	mov	r8, r3
 800b7de:	898b      	ldrh	r3, [r1, #12]
 800b7e0:	061b      	lsls	r3, r3, #24
 800b7e2:	b09d      	sub	sp, #116	; 0x74
 800b7e4:	4607      	mov	r7, r0
 800b7e6:	460d      	mov	r5, r1
 800b7e8:	4614      	mov	r4, r2
 800b7ea:	d50e      	bpl.n	800b80a <_svfiprintf_r+0x32>
 800b7ec:	690b      	ldr	r3, [r1, #16]
 800b7ee:	b963      	cbnz	r3, 800b80a <_svfiprintf_r+0x32>
 800b7f0:	2140      	movs	r1, #64	; 0x40
 800b7f2:	f7ff fb8f 	bl	800af14 <_malloc_r>
 800b7f6:	6028      	str	r0, [r5, #0]
 800b7f8:	6128      	str	r0, [r5, #16]
 800b7fa:	b920      	cbnz	r0, 800b806 <_svfiprintf_r+0x2e>
 800b7fc:	230c      	movs	r3, #12
 800b7fe:	603b      	str	r3, [r7, #0]
 800b800:	f04f 30ff 	mov.w	r0, #4294967295
 800b804:	e0d0      	b.n	800b9a8 <_svfiprintf_r+0x1d0>
 800b806:	2340      	movs	r3, #64	; 0x40
 800b808:	616b      	str	r3, [r5, #20]
 800b80a:	2300      	movs	r3, #0
 800b80c:	9309      	str	r3, [sp, #36]	; 0x24
 800b80e:	2320      	movs	r3, #32
 800b810:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b814:	f8cd 800c 	str.w	r8, [sp, #12]
 800b818:	2330      	movs	r3, #48	; 0x30
 800b81a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b9c0 <_svfiprintf_r+0x1e8>
 800b81e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b822:	f04f 0901 	mov.w	r9, #1
 800b826:	4623      	mov	r3, r4
 800b828:	469a      	mov	sl, r3
 800b82a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b82e:	b10a      	cbz	r2, 800b834 <_svfiprintf_r+0x5c>
 800b830:	2a25      	cmp	r2, #37	; 0x25
 800b832:	d1f9      	bne.n	800b828 <_svfiprintf_r+0x50>
 800b834:	ebba 0b04 	subs.w	fp, sl, r4
 800b838:	d00b      	beq.n	800b852 <_svfiprintf_r+0x7a>
 800b83a:	465b      	mov	r3, fp
 800b83c:	4622      	mov	r2, r4
 800b83e:	4629      	mov	r1, r5
 800b840:	4638      	mov	r0, r7
 800b842:	f7ff ff6f 	bl	800b724 <__ssputs_r>
 800b846:	3001      	adds	r0, #1
 800b848:	f000 80a9 	beq.w	800b99e <_svfiprintf_r+0x1c6>
 800b84c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b84e:	445a      	add	r2, fp
 800b850:	9209      	str	r2, [sp, #36]	; 0x24
 800b852:	f89a 3000 	ldrb.w	r3, [sl]
 800b856:	2b00      	cmp	r3, #0
 800b858:	f000 80a1 	beq.w	800b99e <_svfiprintf_r+0x1c6>
 800b85c:	2300      	movs	r3, #0
 800b85e:	f04f 32ff 	mov.w	r2, #4294967295
 800b862:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b866:	f10a 0a01 	add.w	sl, sl, #1
 800b86a:	9304      	str	r3, [sp, #16]
 800b86c:	9307      	str	r3, [sp, #28]
 800b86e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b872:	931a      	str	r3, [sp, #104]	; 0x68
 800b874:	4654      	mov	r4, sl
 800b876:	2205      	movs	r2, #5
 800b878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b87c:	4850      	ldr	r0, [pc, #320]	; (800b9c0 <_svfiprintf_r+0x1e8>)
 800b87e:	f7f4 fca7 	bl	80001d0 <memchr>
 800b882:	9a04      	ldr	r2, [sp, #16]
 800b884:	b9d8      	cbnz	r0, 800b8be <_svfiprintf_r+0xe6>
 800b886:	06d0      	lsls	r0, r2, #27
 800b888:	bf44      	itt	mi
 800b88a:	2320      	movmi	r3, #32
 800b88c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b890:	0711      	lsls	r1, r2, #28
 800b892:	bf44      	itt	mi
 800b894:	232b      	movmi	r3, #43	; 0x2b
 800b896:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b89a:	f89a 3000 	ldrb.w	r3, [sl]
 800b89e:	2b2a      	cmp	r3, #42	; 0x2a
 800b8a0:	d015      	beq.n	800b8ce <_svfiprintf_r+0xf6>
 800b8a2:	9a07      	ldr	r2, [sp, #28]
 800b8a4:	4654      	mov	r4, sl
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	f04f 0c0a 	mov.w	ip, #10
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8b2:	3b30      	subs	r3, #48	; 0x30
 800b8b4:	2b09      	cmp	r3, #9
 800b8b6:	d94d      	bls.n	800b954 <_svfiprintf_r+0x17c>
 800b8b8:	b1b0      	cbz	r0, 800b8e8 <_svfiprintf_r+0x110>
 800b8ba:	9207      	str	r2, [sp, #28]
 800b8bc:	e014      	b.n	800b8e8 <_svfiprintf_r+0x110>
 800b8be:	eba0 0308 	sub.w	r3, r0, r8
 800b8c2:	fa09 f303 	lsl.w	r3, r9, r3
 800b8c6:	4313      	orrs	r3, r2
 800b8c8:	9304      	str	r3, [sp, #16]
 800b8ca:	46a2      	mov	sl, r4
 800b8cc:	e7d2      	b.n	800b874 <_svfiprintf_r+0x9c>
 800b8ce:	9b03      	ldr	r3, [sp, #12]
 800b8d0:	1d19      	adds	r1, r3, #4
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	9103      	str	r1, [sp, #12]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	bfbb      	ittet	lt
 800b8da:	425b      	neglt	r3, r3
 800b8dc:	f042 0202 	orrlt.w	r2, r2, #2
 800b8e0:	9307      	strge	r3, [sp, #28]
 800b8e2:	9307      	strlt	r3, [sp, #28]
 800b8e4:	bfb8      	it	lt
 800b8e6:	9204      	strlt	r2, [sp, #16]
 800b8e8:	7823      	ldrb	r3, [r4, #0]
 800b8ea:	2b2e      	cmp	r3, #46	; 0x2e
 800b8ec:	d10c      	bne.n	800b908 <_svfiprintf_r+0x130>
 800b8ee:	7863      	ldrb	r3, [r4, #1]
 800b8f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b8f2:	d134      	bne.n	800b95e <_svfiprintf_r+0x186>
 800b8f4:	9b03      	ldr	r3, [sp, #12]
 800b8f6:	1d1a      	adds	r2, r3, #4
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	9203      	str	r2, [sp, #12]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	bfb8      	it	lt
 800b900:	f04f 33ff 	movlt.w	r3, #4294967295
 800b904:	3402      	adds	r4, #2
 800b906:	9305      	str	r3, [sp, #20]
 800b908:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b9d0 <_svfiprintf_r+0x1f8>
 800b90c:	7821      	ldrb	r1, [r4, #0]
 800b90e:	2203      	movs	r2, #3
 800b910:	4650      	mov	r0, sl
 800b912:	f7f4 fc5d 	bl	80001d0 <memchr>
 800b916:	b138      	cbz	r0, 800b928 <_svfiprintf_r+0x150>
 800b918:	9b04      	ldr	r3, [sp, #16]
 800b91a:	eba0 000a 	sub.w	r0, r0, sl
 800b91e:	2240      	movs	r2, #64	; 0x40
 800b920:	4082      	lsls	r2, r0
 800b922:	4313      	orrs	r3, r2
 800b924:	3401      	adds	r4, #1
 800b926:	9304      	str	r3, [sp, #16]
 800b928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b92c:	4825      	ldr	r0, [pc, #148]	; (800b9c4 <_svfiprintf_r+0x1ec>)
 800b92e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b932:	2206      	movs	r2, #6
 800b934:	f7f4 fc4c 	bl	80001d0 <memchr>
 800b938:	2800      	cmp	r0, #0
 800b93a:	d038      	beq.n	800b9ae <_svfiprintf_r+0x1d6>
 800b93c:	4b22      	ldr	r3, [pc, #136]	; (800b9c8 <_svfiprintf_r+0x1f0>)
 800b93e:	bb1b      	cbnz	r3, 800b988 <_svfiprintf_r+0x1b0>
 800b940:	9b03      	ldr	r3, [sp, #12]
 800b942:	3307      	adds	r3, #7
 800b944:	f023 0307 	bic.w	r3, r3, #7
 800b948:	3308      	adds	r3, #8
 800b94a:	9303      	str	r3, [sp, #12]
 800b94c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b94e:	4433      	add	r3, r6
 800b950:	9309      	str	r3, [sp, #36]	; 0x24
 800b952:	e768      	b.n	800b826 <_svfiprintf_r+0x4e>
 800b954:	fb0c 3202 	mla	r2, ip, r2, r3
 800b958:	460c      	mov	r4, r1
 800b95a:	2001      	movs	r0, #1
 800b95c:	e7a6      	b.n	800b8ac <_svfiprintf_r+0xd4>
 800b95e:	2300      	movs	r3, #0
 800b960:	3401      	adds	r4, #1
 800b962:	9305      	str	r3, [sp, #20]
 800b964:	4619      	mov	r1, r3
 800b966:	f04f 0c0a 	mov.w	ip, #10
 800b96a:	4620      	mov	r0, r4
 800b96c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b970:	3a30      	subs	r2, #48	; 0x30
 800b972:	2a09      	cmp	r2, #9
 800b974:	d903      	bls.n	800b97e <_svfiprintf_r+0x1a6>
 800b976:	2b00      	cmp	r3, #0
 800b978:	d0c6      	beq.n	800b908 <_svfiprintf_r+0x130>
 800b97a:	9105      	str	r1, [sp, #20]
 800b97c:	e7c4      	b.n	800b908 <_svfiprintf_r+0x130>
 800b97e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b982:	4604      	mov	r4, r0
 800b984:	2301      	movs	r3, #1
 800b986:	e7f0      	b.n	800b96a <_svfiprintf_r+0x192>
 800b988:	ab03      	add	r3, sp, #12
 800b98a:	9300      	str	r3, [sp, #0]
 800b98c:	462a      	mov	r2, r5
 800b98e:	4b0f      	ldr	r3, [pc, #60]	; (800b9cc <_svfiprintf_r+0x1f4>)
 800b990:	a904      	add	r1, sp, #16
 800b992:	4638      	mov	r0, r7
 800b994:	f7fd fe78 	bl	8009688 <_printf_float>
 800b998:	1c42      	adds	r2, r0, #1
 800b99a:	4606      	mov	r6, r0
 800b99c:	d1d6      	bne.n	800b94c <_svfiprintf_r+0x174>
 800b99e:	89ab      	ldrh	r3, [r5, #12]
 800b9a0:	065b      	lsls	r3, r3, #25
 800b9a2:	f53f af2d 	bmi.w	800b800 <_svfiprintf_r+0x28>
 800b9a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b9a8:	b01d      	add	sp, #116	; 0x74
 800b9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ae:	ab03      	add	r3, sp, #12
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	462a      	mov	r2, r5
 800b9b4:	4b05      	ldr	r3, [pc, #20]	; (800b9cc <_svfiprintf_r+0x1f4>)
 800b9b6:	a904      	add	r1, sp, #16
 800b9b8:	4638      	mov	r0, r7
 800b9ba:	f7fe f909 	bl	8009bd0 <_printf_i>
 800b9be:	e7eb      	b.n	800b998 <_svfiprintf_r+0x1c0>
 800b9c0:	0800cb3c 	.word	0x0800cb3c
 800b9c4:	0800cb46 	.word	0x0800cb46
 800b9c8:	08009689 	.word	0x08009689
 800b9cc:	0800b725 	.word	0x0800b725
 800b9d0:	0800cb42 	.word	0x0800cb42

0800b9d4 <__sflush_r>:
 800b9d4:	898a      	ldrh	r2, [r1, #12]
 800b9d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9da:	4605      	mov	r5, r0
 800b9dc:	0710      	lsls	r0, r2, #28
 800b9de:	460c      	mov	r4, r1
 800b9e0:	d458      	bmi.n	800ba94 <__sflush_r+0xc0>
 800b9e2:	684b      	ldr	r3, [r1, #4]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	dc05      	bgt.n	800b9f4 <__sflush_r+0x20>
 800b9e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	dc02      	bgt.n	800b9f4 <__sflush_r+0x20>
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9f6:	2e00      	cmp	r6, #0
 800b9f8:	d0f9      	beq.n	800b9ee <__sflush_r+0x1a>
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ba00:	682f      	ldr	r7, [r5, #0]
 800ba02:	6a21      	ldr	r1, [r4, #32]
 800ba04:	602b      	str	r3, [r5, #0]
 800ba06:	d032      	beq.n	800ba6e <__sflush_r+0x9a>
 800ba08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba0a:	89a3      	ldrh	r3, [r4, #12]
 800ba0c:	075a      	lsls	r2, r3, #29
 800ba0e:	d505      	bpl.n	800ba1c <__sflush_r+0x48>
 800ba10:	6863      	ldr	r3, [r4, #4]
 800ba12:	1ac0      	subs	r0, r0, r3
 800ba14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba16:	b10b      	cbz	r3, 800ba1c <__sflush_r+0x48>
 800ba18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba1a:	1ac0      	subs	r0, r0, r3
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	4602      	mov	r2, r0
 800ba20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba22:	6a21      	ldr	r1, [r4, #32]
 800ba24:	4628      	mov	r0, r5
 800ba26:	47b0      	blx	r6
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	89a3      	ldrh	r3, [r4, #12]
 800ba2c:	d106      	bne.n	800ba3c <__sflush_r+0x68>
 800ba2e:	6829      	ldr	r1, [r5, #0]
 800ba30:	291d      	cmp	r1, #29
 800ba32:	d82b      	bhi.n	800ba8c <__sflush_r+0xb8>
 800ba34:	4a29      	ldr	r2, [pc, #164]	; (800badc <__sflush_r+0x108>)
 800ba36:	410a      	asrs	r2, r1
 800ba38:	07d6      	lsls	r6, r2, #31
 800ba3a:	d427      	bmi.n	800ba8c <__sflush_r+0xb8>
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	6062      	str	r2, [r4, #4]
 800ba40:	04d9      	lsls	r1, r3, #19
 800ba42:	6922      	ldr	r2, [r4, #16]
 800ba44:	6022      	str	r2, [r4, #0]
 800ba46:	d504      	bpl.n	800ba52 <__sflush_r+0x7e>
 800ba48:	1c42      	adds	r2, r0, #1
 800ba4a:	d101      	bne.n	800ba50 <__sflush_r+0x7c>
 800ba4c:	682b      	ldr	r3, [r5, #0]
 800ba4e:	b903      	cbnz	r3, 800ba52 <__sflush_r+0x7e>
 800ba50:	6560      	str	r0, [r4, #84]	; 0x54
 800ba52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba54:	602f      	str	r7, [r5, #0]
 800ba56:	2900      	cmp	r1, #0
 800ba58:	d0c9      	beq.n	800b9ee <__sflush_r+0x1a>
 800ba5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba5e:	4299      	cmp	r1, r3
 800ba60:	d002      	beq.n	800ba68 <__sflush_r+0x94>
 800ba62:	4628      	mov	r0, r5
 800ba64:	f7ff f9e2 	bl	800ae2c <_free_r>
 800ba68:	2000      	movs	r0, #0
 800ba6a:	6360      	str	r0, [r4, #52]	; 0x34
 800ba6c:	e7c0      	b.n	800b9f0 <__sflush_r+0x1c>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	4628      	mov	r0, r5
 800ba72:	47b0      	blx	r6
 800ba74:	1c41      	adds	r1, r0, #1
 800ba76:	d1c8      	bne.n	800ba0a <__sflush_r+0x36>
 800ba78:	682b      	ldr	r3, [r5, #0]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d0c5      	beq.n	800ba0a <__sflush_r+0x36>
 800ba7e:	2b1d      	cmp	r3, #29
 800ba80:	d001      	beq.n	800ba86 <__sflush_r+0xb2>
 800ba82:	2b16      	cmp	r3, #22
 800ba84:	d101      	bne.n	800ba8a <__sflush_r+0xb6>
 800ba86:	602f      	str	r7, [r5, #0]
 800ba88:	e7b1      	b.n	800b9ee <__sflush_r+0x1a>
 800ba8a:	89a3      	ldrh	r3, [r4, #12]
 800ba8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba90:	81a3      	strh	r3, [r4, #12]
 800ba92:	e7ad      	b.n	800b9f0 <__sflush_r+0x1c>
 800ba94:	690f      	ldr	r7, [r1, #16]
 800ba96:	2f00      	cmp	r7, #0
 800ba98:	d0a9      	beq.n	800b9ee <__sflush_r+0x1a>
 800ba9a:	0793      	lsls	r3, r2, #30
 800ba9c:	680e      	ldr	r6, [r1, #0]
 800ba9e:	bf08      	it	eq
 800baa0:	694b      	ldreq	r3, [r1, #20]
 800baa2:	600f      	str	r7, [r1, #0]
 800baa4:	bf18      	it	ne
 800baa6:	2300      	movne	r3, #0
 800baa8:	eba6 0807 	sub.w	r8, r6, r7
 800baac:	608b      	str	r3, [r1, #8]
 800baae:	f1b8 0f00 	cmp.w	r8, #0
 800bab2:	dd9c      	ble.n	800b9ee <__sflush_r+0x1a>
 800bab4:	6a21      	ldr	r1, [r4, #32]
 800bab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bab8:	4643      	mov	r3, r8
 800baba:	463a      	mov	r2, r7
 800babc:	4628      	mov	r0, r5
 800babe:	47b0      	blx	r6
 800bac0:	2800      	cmp	r0, #0
 800bac2:	dc06      	bgt.n	800bad2 <__sflush_r+0xfe>
 800bac4:	89a3      	ldrh	r3, [r4, #12]
 800bac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baca:	81a3      	strh	r3, [r4, #12]
 800bacc:	f04f 30ff 	mov.w	r0, #4294967295
 800bad0:	e78e      	b.n	800b9f0 <__sflush_r+0x1c>
 800bad2:	4407      	add	r7, r0
 800bad4:	eba8 0800 	sub.w	r8, r8, r0
 800bad8:	e7e9      	b.n	800baae <__sflush_r+0xda>
 800bada:	bf00      	nop
 800badc:	dfbffffe 	.word	0xdfbffffe

0800bae0 <_fflush_r>:
 800bae0:	b538      	push	{r3, r4, r5, lr}
 800bae2:	690b      	ldr	r3, [r1, #16]
 800bae4:	4605      	mov	r5, r0
 800bae6:	460c      	mov	r4, r1
 800bae8:	b913      	cbnz	r3, 800baf0 <_fflush_r+0x10>
 800baea:	2500      	movs	r5, #0
 800baec:	4628      	mov	r0, r5
 800baee:	bd38      	pop	{r3, r4, r5, pc}
 800baf0:	b118      	cbz	r0, 800bafa <_fflush_r+0x1a>
 800baf2:	6a03      	ldr	r3, [r0, #32]
 800baf4:	b90b      	cbnz	r3, 800bafa <_fflush_r+0x1a>
 800baf6:	f7fe fa07 	bl	8009f08 <__sinit>
 800bafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d0f3      	beq.n	800baea <_fflush_r+0xa>
 800bb02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb04:	07d0      	lsls	r0, r2, #31
 800bb06:	d404      	bmi.n	800bb12 <_fflush_r+0x32>
 800bb08:	0599      	lsls	r1, r3, #22
 800bb0a:	d402      	bmi.n	800bb12 <_fflush_r+0x32>
 800bb0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb0e:	f7fe fb11 	bl	800a134 <__retarget_lock_acquire_recursive>
 800bb12:	4628      	mov	r0, r5
 800bb14:	4621      	mov	r1, r4
 800bb16:	f7ff ff5d 	bl	800b9d4 <__sflush_r>
 800bb1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb1c:	07da      	lsls	r2, r3, #31
 800bb1e:	4605      	mov	r5, r0
 800bb20:	d4e4      	bmi.n	800baec <_fflush_r+0xc>
 800bb22:	89a3      	ldrh	r3, [r4, #12]
 800bb24:	059b      	lsls	r3, r3, #22
 800bb26:	d4e1      	bmi.n	800baec <_fflush_r+0xc>
 800bb28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb2a:	f7fe fb04 	bl	800a136 <__retarget_lock_release_recursive>
 800bb2e:	e7dd      	b.n	800baec <_fflush_r+0xc>

0800bb30 <memmove>:
 800bb30:	4288      	cmp	r0, r1
 800bb32:	b510      	push	{r4, lr}
 800bb34:	eb01 0402 	add.w	r4, r1, r2
 800bb38:	d902      	bls.n	800bb40 <memmove+0x10>
 800bb3a:	4284      	cmp	r4, r0
 800bb3c:	4623      	mov	r3, r4
 800bb3e:	d807      	bhi.n	800bb50 <memmove+0x20>
 800bb40:	1e43      	subs	r3, r0, #1
 800bb42:	42a1      	cmp	r1, r4
 800bb44:	d008      	beq.n	800bb58 <memmove+0x28>
 800bb46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb4e:	e7f8      	b.n	800bb42 <memmove+0x12>
 800bb50:	4402      	add	r2, r0
 800bb52:	4601      	mov	r1, r0
 800bb54:	428a      	cmp	r2, r1
 800bb56:	d100      	bne.n	800bb5a <memmove+0x2a>
 800bb58:	bd10      	pop	{r4, pc}
 800bb5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb62:	e7f7      	b.n	800bb54 <memmove+0x24>

0800bb64 <_sbrk_r>:
 800bb64:	b538      	push	{r3, r4, r5, lr}
 800bb66:	4d06      	ldr	r5, [pc, #24]	; (800bb80 <_sbrk_r+0x1c>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	602b      	str	r3, [r5, #0]
 800bb70:	f7f7 fe2c 	bl	80037cc <_sbrk>
 800bb74:	1c43      	adds	r3, r0, #1
 800bb76:	d102      	bne.n	800bb7e <_sbrk_r+0x1a>
 800bb78:	682b      	ldr	r3, [r5, #0]
 800bb7a:	b103      	cbz	r3, 800bb7e <_sbrk_r+0x1a>
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	bd38      	pop	{r3, r4, r5, pc}
 800bb80:	20001e7c 	.word	0x20001e7c

0800bb84 <memcpy>:
 800bb84:	440a      	add	r2, r1
 800bb86:	4291      	cmp	r1, r2
 800bb88:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb8c:	d100      	bne.n	800bb90 <memcpy+0xc>
 800bb8e:	4770      	bx	lr
 800bb90:	b510      	push	{r4, lr}
 800bb92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb9a:	4291      	cmp	r1, r2
 800bb9c:	d1f9      	bne.n	800bb92 <memcpy+0xe>
 800bb9e:	bd10      	pop	{r4, pc}

0800bba0 <__assert_func>:
 800bba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bba2:	4614      	mov	r4, r2
 800bba4:	461a      	mov	r2, r3
 800bba6:	4b09      	ldr	r3, [pc, #36]	; (800bbcc <__assert_func+0x2c>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4605      	mov	r5, r0
 800bbac:	68d8      	ldr	r0, [r3, #12]
 800bbae:	b14c      	cbz	r4, 800bbc4 <__assert_func+0x24>
 800bbb0:	4b07      	ldr	r3, [pc, #28]	; (800bbd0 <__assert_func+0x30>)
 800bbb2:	9100      	str	r1, [sp, #0]
 800bbb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbb8:	4906      	ldr	r1, [pc, #24]	; (800bbd4 <__assert_func+0x34>)
 800bbba:	462b      	mov	r3, r5
 800bbbc:	f000 f872 	bl	800bca4 <fiprintf>
 800bbc0:	f000 f882 	bl	800bcc8 <abort>
 800bbc4:	4b04      	ldr	r3, [pc, #16]	; (800bbd8 <__assert_func+0x38>)
 800bbc6:	461c      	mov	r4, r3
 800bbc8:	e7f3      	b.n	800bbb2 <__assert_func+0x12>
 800bbca:	bf00      	nop
 800bbcc:	2000006c 	.word	0x2000006c
 800bbd0:	0800cb57 	.word	0x0800cb57
 800bbd4:	0800cb64 	.word	0x0800cb64
 800bbd8:	0800cb92 	.word	0x0800cb92

0800bbdc <_calloc_r>:
 800bbdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bbde:	fba1 2402 	umull	r2, r4, r1, r2
 800bbe2:	b94c      	cbnz	r4, 800bbf8 <_calloc_r+0x1c>
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	9201      	str	r2, [sp, #4]
 800bbe8:	f7ff f994 	bl	800af14 <_malloc_r>
 800bbec:	9a01      	ldr	r2, [sp, #4]
 800bbee:	4605      	mov	r5, r0
 800bbf0:	b930      	cbnz	r0, 800bc00 <_calloc_r+0x24>
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	b003      	add	sp, #12
 800bbf6:	bd30      	pop	{r4, r5, pc}
 800bbf8:	220c      	movs	r2, #12
 800bbfa:	6002      	str	r2, [r0, #0]
 800bbfc:	2500      	movs	r5, #0
 800bbfe:	e7f8      	b.n	800bbf2 <_calloc_r+0x16>
 800bc00:	4621      	mov	r1, r4
 800bc02:	f7fe fa1b 	bl	800a03c <memset>
 800bc06:	e7f4      	b.n	800bbf2 <_calloc_r+0x16>

0800bc08 <__ascii_mbtowc>:
 800bc08:	b082      	sub	sp, #8
 800bc0a:	b901      	cbnz	r1, 800bc0e <__ascii_mbtowc+0x6>
 800bc0c:	a901      	add	r1, sp, #4
 800bc0e:	b142      	cbz	r2, 800bc22 <__ascii_mbtowc+0x1a>
 800bc10:	b14b      	cbz	r3, 800bc26 <__ascii_mbtowc+0x1e>
 800bc12:	7813      	ldrb	r3, [r2, #0]
 800bc14:	600b      	str	r3, [r1, #0]
 800bc16:	7812      	ldrb	r2, [r2, #0]
 800bc18:	1e10      	subs	r0, r2, #0
 800bc1a:	bf18      	it	ne
 800bc1c:	2001      	movne	r0, #1
 800bc1e:	b002      	add	sp, #8
 800bc20:	4770      	bx	lr
 800bc22:	4610      	mov	r0, r2
 800bc24:	e7fb      	b.n	800bc1e <__ascii_mbtowc+0x16>
 800bc26:	f06f 0001 	mvn.w	r0, #1
 800bc2a:	e7f8      	b.n	800bc1e <__ascii_mbtowc+0x16>

0800bc2c <_realloc_r>:
 800bc2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc30:	4680      	mov	r8, r0
 800bc32:	4614      	mov	r4, r2
 800bc34:	460e      	mov	r6, r1
 800bc36:	b921      	cbnz	r1, 800bc42 <_realloc_r+0x16>
 800bc38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc3c:	4611      	mov	r1, r2
 800bc3e:	f7ff b969 	b.w	800af14 <_malloc_r>
 800bc42:	b92a      	cbnz	r2, 800bc50 <_realloc_r+0x24>
 800bc44:	f7ff f8f2 	bl	800ae2c <_free_r>
 800bc48:	4625      	mov	r5, r4
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc50:	f000 f841 	bl	800bcd6 <_malloc_usable_size_r>
 800bc54:	4284      	cmp	r4, r0
 800bc56:	4607      	mov	r7, r0
 800bc58:	d802      	bhi.n	800bc60 <_realloc_r+0x34>
 800bc5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc5e:	d812      	bhi.n	800bc86 <_realloc_r+0x5a>
 800bc60:	4621      	mov	r1, r4
 800bc62:	4640      	mov	r0, r8
 800bc64:	f7ff f956 	bl	800af14 <_malloc_r>
 800bc68:	4605      	mov	r5, r0
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	d0ed      	beq.n	800bc4a <_realloc_r+0x1e>
 800bc6e:	42bc      	cmp	r4, r7
 800bc70:	4622      	mov	r2, r4
 800bc72:	4631      	mov	r1, r6
 800bc74:	bf28      	it	cs
 800bc76:	463a      	movcs	r2, r7
 800bc78:	f7ff ff84 	bl	800bb84 <memcpy>
 800bc7c:	4631      	mov	r1, r6
 800bc7e:	4640      	mov	r0, r8
 800bc80:	f7ff f8d4 	bl	800ae2c <_free_r>
 800bc84:	e7e1      	b.n	800bc4a <_realloc_r+0x1e>
 800bc86:	4635      	mov	r5, r6
 800bc88:	e7df      	b.n	800bc4a <_realloc_r+0x1e>

0800bc8a <__ascii_wctomb>:
 800bc8a:	b149      	cbz	r1, 800bca0 <__ascii_wctomb+0x16>
 800bc8c:	2aff      	cmp	r2, #255	; 0xff
 800bc8e:	bf85      	ittet	hi
 800bc90:	238a      	movhi	r3, #138	; 0x8a
 800bc92:	6003      	strhi	r3, [r0, #0]
 800bc94:	700a      	strbls	r2, [r1, #0]
 800bc96:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc9a:	bf98      	it	ls
 800bc9c:	2001      	movls	r0, #1
 800bc9e:	4770      	bx	lr
 800bca0:	4608      	mov	r0, r1
 800bca2:	4770      	bx	lr

0800bca4 <fiprintf>:
 800bca4:	b40e      	push	{r1, r2, r3}
 800bca6:	b503      	push	{r0, r1, lr}
 800bca8:	4601      	mov	r1, r0
 800bcaa:	ab03      	add	r3, sp, #12
 800bcac:	4805      	ldr	r0, [pc, #20]	; (800bcc4 <fiprintf+0x20>)
 800bcae:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcb2:	6800      	ldr	r0, [r0, #0]
 800bcb4:	9301      	str	r3, [sp, #4]
 800bcb6:	f000 f83f 	bl	800bd38 <_vfiprintf_r>
 800bcba:	b002      	add	sp, #8
 800bcbc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcc0:	b003      	add	sp, #12
 800bcc2:	4770      	bx	lr
 800bcc4:	2000006c 	.word	0x2000006c

0800bcc8 <abort>:
 800bcc8:	b508      	push	{r3, lr}
 800bcca:	2006      	movs	r0, #6
 800bccc:	f000 fa0c 	bl	800c0e8 <raise>
 800bcd0:	2001      	movs	r0, #1
 800bcd2:	f7f7 fd4b 	bl	800376c <_exit>

0800bcd6 <_malloc_usable_size_r>:
 800bcd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcda:	1f18      	subs	r0, r3, #4
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	bfbc      	itt	lt
 800bce0:	580b      	ldrlt	r3, [r1, r0]
 800bce2:	18c0      	addlt	r0, r0, r3
 800bce4:	4770      	bx	lr

0800bce6 <__sfputc_r>:
 800bce6:	6893      	ldr	r3, [r2, #8]
 800bce8:	3b01      	subs	r3, #1
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	b410      	push	{r4}
 800bcee:	6093      	str	r3, [r2, #8]
 800bcf0:	da08      	bge.n	800bd04 <__sfputc_r+0x1e>
 800bcf2:	6994      	ldr	r4, [r2, #24]
 800bcf4:	42a3      	cmp	r3, r4
 800bcf6:	db01      	blt.n	800bcfc <__sfputc_r+0x16>
 800bcf8:	290a      	cmp	r1, #10
 800bcfa:	d103      	bne.n	800bd04 <__sfputc_r+0x1e>
 800bcfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd00:	f000 b934 	b.w	800bf6c <__swbuf_r>
 800bd04:	6813      	ldr	r3, [r2, #0]
 800bd06:	1c58      	adds	r0, r3, #1
 800bd08:	6010      	str	r0, [r2, #0]
 800bd0a:	7019      	strb	r1, [r3, #0]
 800bd0c:	4608      	mov	r0, r1
 800bd0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd12:	4770      	bx	lr

0800bd14 <__sfputs_r>:
 800bd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd16:	4606      	mov	r6, r0
 800bd18:	460f      	mov	r7, r1
 800bd1a:	4614      	mov	r4, r2
 800bd1c:	18d5      	adds	r5, r2, r3
 800bd1e:	42ac      	cmp	r4, r5
 800bd20:	d101      	bne.n	800bd26 <__sfputs_r+0x12>
 800bd22:	2000      	movs	r0, #0
 800bd24:	e007      	b.n	800bd36 <__sfputs_r+0x22>
 800bd26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd2a:	463a      	mov	r2, r7
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	f7ff ffda 	bl	800bce6 <__sfputc_r>
 800bd32:	1c43      	adds	r3, r0, #1
 800bd34:	d1f3      	bne.n	800bd1e <__sfputs_r+0xa>
 800bd36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd38 <_vfiprintf_r>:
 800bd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	b09d      	sub	sp, #116	; 0x74
 800bd40:	4614      	mov	r4, r2
 800bd42:	4698      	mov	r8, r3
 800bd44:	4606      	mov	r6, r0
 800bd46:	b118      	cbz	r0, 800bd50 <_vfiprintf_r+0x18>
 800bd48:	6a03      	ldr	r3, [r0, #32]
 800bd4a:	b90b      	cbnz	r3, 800bd50 <_vfiprintf_r+0x18>
 800bd4c:	f7fe f8dc 	bl	8009f08 <__sinit>
 800bd50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd52:	07d9      	lsls	r1, r3, #31
 800bd54:	d405      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	059a      	lsls	r2, r3, #22
 800bd5a:	d402      	bmi.n	800bd62 <_vfiprintf_r+0x2a>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd5e:	f7fe f9e9 	bl	800a134 <__retarget_lock_acquire_recursive>
 800bd62:	89ab      	ldrh	r3, [r5, #12]
 800bd64:	071b      	lsls	r3, r3, #28
 800bd66:	d501      	bpl.n	800bd6c <_vfiprintf_r+0x34>
 800bd68:	692b      	ldr	r3, [r5, #16]
 800bd6a:	b99b      	cbnz	r3, 800bd94 <_vfiprintf_r+0x5c>
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	4630      	mov	r0, r6
 800bd70:	f000 f93a 	bl	800bfe8 <__swsetup_r>
 800bd74:	b170      	cbz	r0, 800bd94 <_vfiprintf_r+0x5c>
 800bd76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd78:	07dc      	lsls	r4, r3, #31
 800bd7a:	d504      	bpl.n	800bd86 <_vfiprintf_r+0x4e>
 800bd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd80:	b01d      	add	sp, #116	; 0x74
 800bd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd86:	89ab      	ldrh	r3, [r5, #12]
 800bd88:	0598      	lsls	r0, r3, #22
 800bd8a:	d4f7      	bmi.n	800bd7c <_vfiprintf_r+0x44>
 800bd8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd8e:	f7fe f9d2 	bl	800a136 <__retarget_lock_release_recursive>
 800bd92:	e7f3      	b.n	800bd7c <_vfiprintf_r+0x44>
 800bd94:	2300      	movs	r3, #0
 800bd96:	9309      	str	r3, [sp, #36]	; 0x24
 800bd98:	2320      	movs	r3, #32
 800bd9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bda2:	2330      	movs	r3, #48	; 0x30
 800bda4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bf58 <_vfiprintf_r+0x220>
 800bda8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdac:	f04f 0901 	mov.w	r9, #1
 800bdb0:	4623      	mov	r3, r4
 800bdb2:	469a      	mov	sl, r3
 800bdb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdb8:	b10a      	cbz	r2, 800bdbe <_vfiprintf_r+0x86>
 800bdba:	2a25      	cmp	r2, #37	; 0x25
 800bdbc:	d1f9      	bne.n	800bdb2 <_vfiprintf_r+0x7a>
 800bdbe:	ebba 0b04 	subs.w	fp, sl, r4
 800bdc2:	d00b      	beq.n	800bddc <_vfiprintf_r+0xa4>
 800bdc4:	465b      	mov	r3, fp
 800bdc6:	4622      	mov	r2, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4630      	mov	r0, r6
 800bdcc:	f7ff ffa2 	bl	800bd14 <__sfputs_r>
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	f000 80a9 	beq.w	800bf28 <_vfiprintf_r+0x1f0>
 800bdd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdd8:	445a      	add	r2, fp
 800bdda:	9209      	str	r2, [sp, #36]	; 0x24
 800bddc:	f89a 3000 	ldrb.w	r3, [sl]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f000 80a1 	beq.w	800bf28 <_vfiprintf_r+0x1f0>
 800bde6:	2300      	movs	r3, #0
 800bde8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdf0:	f10a 0a01 	add.w	sl, sl, #1
 800bdf4:	9304      	str	r3, [sp, #16]
 800bdf6:	9307      	str	r3, [sp, #28]
 800bdf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdfc:	931a      	str	r3, [sp, #104]	; 0x68
 800bdfe:	4654      	mov	r4, sl
 800be00:	2205      	movs	r2, #5
 800be02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be06:	4854      	ldr	r0, [pc, #336]	; (800bf58 <_vfiprintf_r+0x220>)
 800be08:	f7f4 f9e2 	bl	80001d0 <memchr>
 800be0c:	9a04      	ldr	r2, [sp, #16]
 800be0e:	b9d8      	cbnz	r0, 800be48 <_vfiprintf_r+0x110>
 800be10:	06d1      	lsls	r1, r2, #27
 800be12:	bf44      	itt	mi
 800be14:	2320      	movmi	r3, #32
 800be16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be1a:	0713      	lsls	r3, r2, #28
 800be1c:	bf44      	itt	mi
 800be1e:	232b      	movmi	r3, #43	; 0x2b
 800be20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be24:	f89a 3000 	ldrb.w	r3, [sl]
 800be28:	2b2a      	cmp	r3, #42	; 0x2a
 800be2a:	d015      	beq.n	800be58 <_vfiprintf_r+0x120>
 800be2c:	9a07      	ldr	r2, [sp, #28]
 800be2e:	4654      	mov	r4, sl
 800be30:	2000      	movs	r0, #0
 800be32:	f04f 0c0a 	mov.w	ip, #10
 800be36:	4621      	mov	r1, r4
 800be38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be3c:	3b30      	subs	r3, #48	; 0x30
 800be3e:	2b09      	cmp	r3, #9
 800be40:	d94d      	bls.n	800bede <_vfiprintf_r+0x1a6>
 800be42:	b1b0      	cbz	r0, 800be72 <_vfiprintf_r+0x13a>
 800be44:	9207      	str	r2, [sp, #28]
 800be46:	e014      	b.n	800be72 <_vfiprintf_r+0x13a>
 800be48:	eba0 0308 	sub.w	r3, r0, r8
 800be4c:	fa09 f303 	lsl.w	r3, r9, r3
 800be50:	4313      	orrs	r3, r2
 800be52:	9304      	str	r3, [sp, #16]
 800be54:	46a2      	mov	sl, r4
 800be56:	e7d2      	b.n	800bdfe <_vfiprintf_r+0xc6>
 800be58:	9b03      	ldr	r3, [sp, #12]
 800be5a:	1d19      	adds	r1, r3, #4
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	9103      	str	r1, [sp, #12]
 800be60:	2b00      	cmp	r3, #0
 800be62:	bfbb      	ittet	lt
 800be64:	425b      	neglt	r3, r3
 800be66:	f042 0202 	orrlt.w	r2, r2, #2
 800be6a:	9307      	strge	r3, [sp, #28]
 800be6c:	9307      	strlt	r3, [sp, #28]
 800be6e:	bfb8      	it	lt
 800be70:	9204      	strlt	r2, [sp, #16]
 800be72:	7823      	ldrb	r3, [r4, #0]
 800be74:	2b2e      	cmp	r3, #46	; 0x2e
 800be76:	d10c      	bne.n	800be92 <_vfiprintf_r+0x15a>
 800be78:	7863      	ldrb	r3, [r4, #1]
 800be7a:	2b2a      	cmp	r3, #42	; 0x2a
 800be7c:	d134      	bne.n	800bee8 <_vfiprintf_r+0x1b0>
 800be7e:	9b03      	ldr	r3, [sp, #12]
 800be80:	1d1a      	adds	r2, r3, #4
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	9203      	str	r2, [sp, #12]
 800be86:	2b00      	cmp	r3, #0
 800be88:	bfb8      	it	lt
 800be8a:	f04f 33ff 	movlt.w	r3, #4294967295
 800be8e:	3402      	adds	r4, #2
 800be90:	9305      	str	r3, [sp, #20]
 800be92:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bf68 <_vfiprintf_r+0x230>
 800be96:	7821      	ldrb	r1, [r4, #0]
 800be98:	2203      	movs	r2, #3
 800be9a:	4650      	mov	r0, sl
 800be9c:	f7f4 f998 	bl	80001d0 <memchr>
 800bea0:	b138      	cbz	r0, 800beb2 <_vfiprintf_r+0x17a>
 800bea2:	9b04      	ldr	r3, [sp, #16]
 800bea4:	eba0 000a 	sub.w	r0, r0, sl
 800bea8:	2240      	movs	r2, #64	; 0x40
 800beaa:	4082      	lsls	r2, r0
 800beac:	4313      	orrs	r3, r2
 800beae:	3401      	adds	r4, #1
 800beb0:	9304      	str	r3, [sp, #16]
 800beb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb6:	4829      	ldr	r0, [pc, #164]	; (800bf5c <_vfiprintf_r+0x224>)
 800beb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bebc:	2206      	movs	r2, #6
 800bebe:	f7f4 f987 	bl	80001d0 <memchr>
 800bec2:	2800      	cmp	r0, #0
 800bec4:	d03f      	beq.n	800bf46 <_vfiprintf_r+0x20e>
 800bec6:	4b26      	ldr	r3, [pc, #152]	; (800bf60 <_vfiprintf_r+0x228>)
 800bec8:	bb1b      	cbnz	r3, 800bf12 <_vfiprintf_r+0x1da>
 800beca:	9b03      	ldr	r3, [sp, #12]
 800becc:	3307      	adds	r3, #7
 800bece:	f023 0307 	bic.w	r3, r3, #7
 800bed2:	3308      	adds	r3, #8
 800bed4:	9303      	str	r3, [sp, #12]
 800bed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bed8:	443b      	add	r3, r7
 800beda:	9309      	str	r3, [sp, #36]	; 0x24
 800bedc:	e768      	b.n	800bdb0 <_vfiprintf_r+0x78>
 800bede:	fb0c 3202 	mla	r2, ip, r2, r3
 800bee2:	460c      	mov	r4, r1
 800bee4:	2001      	movs	r0, #1
 800bee6:	e7a6      	b.n	800be36 <_vfiprintf_r+0xfe>
 800bee8:	2300      	movs	r3, #0
 800beea:	3401      	adds	r4, #1
 800beec:	9305      	str	r3, [sp, #20]
 800beee:	4619      	mov	r1, r3
 800bef0:	f04f 0c0a 	mov.w	ip, #10
 800bef4:	4620      	mov	r0, r4
 800bef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800befa:	3a30      	subs	r2, #48	; 0x30
 800befc:	2a09      	cmp	r2, #9
 800befe:	d903      	bls.n	800bf08 <_vfiprintf_r+0x1d0>
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d0c6      	beq.n	800be92 <_vfiprintf_r+0x15a>
 800bf04:	9105      	str	r1, [sp, #20]
 800bf06:	e7c4      	b.n	800be92 <_vfiprintf_r+0x15a>
 800bf08:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf0c:	4604      	mov	r4, r0
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e7f0      	b.n	800bef4 <_vfiprintf_r+0x1bc>
 800bf12:	ab03      	add	r3, sp, #12
 800bf14:	9300      	str	r3, [sp, #0]
 800bf16:	462a      	mov	r2, r5
 800bf18:	4b12      	ldr	r3, [pc, #72]	; (800bf64 <_vfiprintf_r+0x22c>)
 800bf1a:	a904      	add	r1, sp, #16
 800bf1c:	4630      	mov	r0, r6
 800bf1e:	f7fd fbb3 	bl	8009688 <_printf_float>
 800bf22:	4607      	mov	r7, r0
 800bf24:	1c78      	adds	r0, r7, #1
 800bf26:	d1d6      	bne.n	800bed6 <_vfiprintf_r+0x19e>
 800bf28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf2a:	07d9      	lsls	r1, r3, #31
 800bf2c:	d405      	bmi.n	800bf3a <_vfiprintf_r+0x202>
 800bf2e:	89ab      	ldrh	r3, [r5, #12]
 800bf30:	059a      	lsls	r2, r3, #22
 800bf32:	d402      	bmi.n	800bf3a <_vfiprintf_r+0x202>
 800bf34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf36:	f7fe f8fe 	bl	800a136 <__retarget_lock_release_recursive>
 800bf3a:	89ab      	ldrh	r3, [r5, #12]
 800bf3c:	065b      	lsls	r3, r3, #25
 800bf3e:	f53f af1d 	bmi.w	800bd7c <_vfiprintf_r+0x44>
 800bf42:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf44:	e71c      	b.n	800bd80 <_vfiprintf_r+0x48>
 800bf46:	ab03      	add	r3, sp, #12
 800bf48:	9300      	str	r3, [sp, #0]
 800bf4a:	462a      	mov	r2, r5
 800bf4c:	4b05      	ldr	r3, [pc, #20]	; (800bf64 <_vfiprintf_r+0x22c>)
 800bf4e:	a904      	add	r1, sp, #16
 800bf50:	4630      	mov	r0, r6
 800bf52:	f7fd fe3d 	bl	8009bd0 <_printf_i>
 800bf56:	e7e4      	b.n	800bf22 <_vfiprintf_r+0x1ea>
 800bf58:	0800cb3c 	.word	0x0800cb3c
 800bf5c:	0800cb46 	.word	0x0800cb46
 800bf60:	08009689 	.word	0x08009689
 800bf64:	0800bd15 	.word	0x0800bd15
 800bf68:	0800cb42 	.word	0x0800cb42

0800bf6c <__swbuf_r>:
 800bf6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6e:	460e      	mov	r6, r1
 800bf70:	4614      	mov	r4, r2
 800bf72:	4605      	mov	r5, r0
 800bf74:	b118      	cbz	r0, 800bf7e <__swbuf_r+0x12>
 800bf76:	6a03      	ldr	r3, [r0, #32]
 800bf78:	b90b      	cbnz	r3, 800bf7e <__swbuf_r+0x12>
 800bf7a:	f7fd ffc5 	bl	8009f08 <__sinit>
 800bf7e:	69a3      	ldr	r3, [r4, #24]
 800bf80:	60a3      	str	r3, [r4, #8]
 800bf82:	89a3      	ldrh	r3, [r4, #12]
 800bf84:	071a      	lsls	r2, r3, #28
 800bf86:	d525      	bpl.n	800bfd4 <__swbuf_r+0x68>
 800bf88:	6923      	ldr	r3, [r4, #16]
 800bf8a:	b31b      	cbz	r3, 800bfd4 <__swbuf_r+0x68>
 800bf8c:	6823      	ldr	r3, [r4, #0]
 800bf8e:	6922      	ldr	r2, [r4, #16]
 800bf90:	1a98      	subs	r0, r3, r2
 800bf92:	6963      	ldr	r3, [r4, #20]
 800bf94:	b2f6      	uxtb	r6, r6
 800bf96:	4283      	cmp	r3, r0
 800bf98:	4637      	mov	r7, r6
 800bf9a:	dc04      	bgt.n	800bfa6 <__swbuf_r+0x3a>
 800bf9c:	4621      	mov	r1, r4
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	f7ff fd9e 	bl	800bae0 <_fflush_r>
 800bfa4:	b9e0      	cbnz	r0, 800bfe0 <__swbuf_r+0x74>
 800bfa6:	68a3      	ldr	r3, [r4, #8]
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	60a3      	str	r3, [r4, #8]
 800bfac:	6823      	ldr	r3, [r4, #0]
 800bfae:	1c5a      	adds	r2, r3, #1
 800bfb0:	6022      	str	r2, [r4, #0]
 800bfb2:	701e      	strb	r6, [r3, #0]
 800bfb4:	6962      	ldr	r2, [r4, #20]
 800bfb6:	1c43      	adds	r3, r0, #1
 800bfb8:	429a      	cmp	r2, r3
 800bfba:	d004      	beq.n	800bfc6 <__swbuf_r+0x5a>
 800bfbc:	89a3      	ldrh	r3, [r4, #12]
 800bfbe:	07db      	lsls	r3, r3, #31
 800bfc0:	d506      	bpl.n	800bfd0 <__swbuf_r+0x64>
 800bfc2:	2e0a      	cmp	r6, #10
 800bfc4:	d104      	bne.n	800bfd0 <__swbuf_r+0x64>
 800bfc6:	4621      	mov	r1, r4
 800bfc8:	4628      	mov	r0, r5
 800bfca:	f7ff fd89 	bl	800bae0 <_fflush_r>
 800bfce:	b938      	cbnz	r0, 800bfe0 <__swbuf_r+0x74>
 800bfd0:	4638      	mov	r0, r7
 800bfd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfd4:	4621      	mov	r1, r4
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	f000 f806 	bl	800bfe8 <__swsetup_r>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d0d5      	beq.n	800bf8c <__swbuf_r+0x20>
 800bfe0:	f04f 37ff 	mov.w	r7, #4294967295
 800bfe4:	e7f4      	b.n	800bfd0 <__swbuf_r+0x64>
	...

0800bfe8 <__swsetup_r>:
 800bfe8:	b538      	push	{r3, r4, r5, lr}
 800bfea:	4b2a      	ldr	r3, [pc, #168]	; (800c094 <__swsetup_r+0xac>)
 800bfec:	4605      	mov	r5, r0
 800bfee:	6818      	ldr	r0, [r3, #0]
 800bff0:	460c      	mov	r4, r1
 800bff2:	b118      	cbz	r0, 800bffc <__swsetup_r+0x14>
 800bff4:	6a03      	ldr	r3, [r0, #32]
 800bff6:	b90b      	cbnz	r3, 800bffc <__swsetup_r+0x14>
 800bff8:	f7fd ff86 	bl	8009f08 <__sinit>
 800bffc:	89a3      	ldrh	r3, [r4, #12]
 800bffe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c002:	0718      	lsls	r0, r3, #28
 800c004:	d422      	bmi.n	800c04c <__swsetup_r+0x64>
 800c006:	06d9      	lsls	r1, r3, #27
 800c008:	d407      	bmi.n	800c01a <__swsetup_r+0x32>
 800c00a:	2309      	movs	r3, #9
 800c00c:	602b      	str	r3, [r5, #0]
 800c00e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c012:	81a3      	strh	r3, [r4, #12]
 800c014:	f04f 30ff 	mov.w	r0, #4294967295
 800c018:	e034      	b.n	800c084 <__swsetup_r+0x9c>
 800c01a:	0758      	lsls	r0, r3, #29
 800c01c:	d512      	bpl.n	800c044 <__swsetup_r+0x5c>
 800c01e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c020:	b141      	cbz	r1, 800c034 <__swsetup_r+0x4c>
 800c022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c026:	4299      	cmp	r1, r3
 800c028:	d002      	beq.n	800c030 <__swsetup_r+0x48>
 800c02a:	4628      	mov	r0, r5
 800c02c:	f7fe fefe 	bl	800ae2c <_free_r>
 800c030:	2300      	movs	r3, #0
 800c032:	6363      	str	r3, [r4, #52]	; 0x34
 800c034:	89a3      	ldrh	r3, [r4, #12]
 800c036:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c03a:	81a3      	strh	r3, [r4, #12]
 800c03c:	2300      	movs	r3, #0
 800c03e:	6063      	str	r3, [r4, #4]
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	6023      	str	r3, [r4, #0]
 800c044:	89a3      	ldrh	r3, [r4, #12]
 800c046:	f043 0308 	orr.w	r3, r3, #8
 800c04a:	81a3      	strh	r3, [r4, #12]
 800c04c:	6923      	ldr	r3, [r4, #16]
 800c04e:	b94b      	cbnz	r3, 800c064 <__swsetup_r+0x7c>
 800c050:	89a3      	ldrh	r3, [r4, #12]
 800c052:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c05a:	d003      	beq.n	800c064 <__swsetup_r+0x7c>
 800c05c:	4621      	mov	r1, r4
 800c05e:	4628      	mov	r0, r5
 800c060:	f000 f884 	bl	800c16c <__smakebuf_r>
 800c064:	89a0      	ldrh	r0, [r4, #12]
 800c066:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c06a:	f010 0301 	ands.w	r3, r0, #1
 800c06e:	d00a      	beq.n	800c086 <__swsetup_r+0x9e>
 800c070:	2300      	movs	r3, #0
 800c072:	60a3      	str	r3, [r4, #8]
 800c074:	6963      	ldr	r3, [r4, #20]
 800c076:	425b      	negs	r3, r3
 800c078:	61a3      	str	r3, [r4, #24]
 800c07a:	6923      	ldr	r3, [r4, #16]
 800c07c:	b943      	cbnz	r3, 800c090 <__swsetup_r+0xa8>
 800c07e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c082:	d1c4      	bne.n	800c00e <__swsetup_r+0x26>
 800c084:	bd38      	pop	{r3, r4, r5, pc}
 800c086:	0781      	lsls	r1, r0, #30
 800c088:	bf58      	it	pl
 800c08a:	6963      	ldrpl	r3, [r4, #20]
 800c08c:	60a3      	str	r3, [r4, #8]
 800c08e:	e7f4      	b.n	800c07a <__swsetup_r+0x92>
 800c090:	2000      	movs	r0, #0
 800c092:	e7f7      	b.n	800c084 <__swsetup_r+0x9c>
 800c094:	2000006c 	.word	0x2000006c

0800c098 <_raise_r>:
 800c098:	291f      	cmp	r1, #31
 800c09a:	b538      	push	{r3, r4, r5, lr}
 800c09c:	4604      	mov	r4, r0
 800c09e:	460d      	mov	r5, r1
 800c0a0:	d904      	bls.n	800c0ac <_raise_r+0x14>
 800c0a2:	2316      	movs	r3, #22
 800c0a4:	6003      	str	r3, [r0, #0]
 800c0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c0ae:	b112      	cbz	r2, 800c0b6 <_raise_r+0x1e>
 800c0b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0b4:	b94b      	cbnz	r3, 800c0ca <_raise_r+0x32>
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f000 f830 	bl	800c11c <_getpid_r>
 800c0bc:	462a      	mov	r2, r5
 800c0be:	4601      	mov	r1, r0
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0c6:	f000 b817 	b.w	800c0f8 <_kill_r>
 800c0ca:	2b01      	cmp	r3, #1
 800c0cc:	d00a      	beq.n	800c0e4 <_raise_r+0x4c>
 800c0ce:	1c59      	adds	r1, r3, #1
 800c0d0:	d103      	bne.n	800c0da <_raise_r+0x42>
 800c0d2:	2316      	movs	r3, #22
 800c0d4:	6003      	str	r3, [r0, #0]
 800c0d6:	2001      	movs	r0, #1
 800c0d8:	e7e7      	b.n	800c0aa <_raise_r+0x12>
 800c0da:	2400      	movs	r4, #0
 800c0dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0e0:	4628      	mov	r0, r5
 800c0e2:	4798      	blx	r3
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	e7e0      	b.n	800c0aa <_raise_r+0x12>

0800c0e8 <raise>:
 800c0e8:	4b02      	ldr	r3, [pc, #8]	; (800c0f4 <raise+0xc>)
 800c0ea:	4601      	mov	r1, r0
 800c0ec:	6818      	ldr	r0, [r3, #0]
 800c0ee:	f7ff bfd3 	b.w	800c098 <_raise_r>
 800c0f2:	bf00      	nop
 800c0f4:	2000006c 	.word	0x2000006c

0800c0f8 <_kill_r>:
 800c0f8:	b538      	push	{r3, r4, r5, lr}
 800c0fa:	4d07      	ldr	r5, [pc, #28]	; (800c118 <_kill_r+0x20>)
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	4604      	mov	r4, r0
 800c100:	4608      	mov	r0, r1
 800c102:	4611      	mov	r1, r2
 800c104:	602b      	str	r3, [r5, #0]
 800c106:	f7f7 fb29 	bl	800375c <_kill>
 800c10a:	1c43      	adds	r3, r0, #1
 800c10c:	d102      	bne.n	800c114 <_kill_r+0x1c>
 800c10e:	682b      	ldr	r3, [r5, #0]
 800c110:	b103      	cbz	r3, 800c114 <_kill_r+0x1c>
 800c112:	6023      	str	r3, [r4, #0]
 800c114:	bd38      	pop	{r3, r4, r5, pc}
 800c116:	bf00      	nop
 800c118:	20001e7c 	.word	0x20001e7c

0800c11c <_getpid_r>:
 800c11c:	f7f7 bb1c 	b.w	8003758 <_getpid>

0800c120 <__swhatbuf_r>:
 800c120:	b570      	push	{r4, r5, r6, lr}
 800c122:	460c      	mov	r4, r1
 800c124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c128:	2900      	cmp	r1, #0
 800c12a:	b096      	sub	sp, #88	; 0x58
 800c12c:	4615      	mov	r5, r2
 800c12e:	461e      	mov	r6, r3
 800c130:	da0d      	bge.n	800c14e <__swhatbuf_r+0x2e>
 800c132:	89a3      	ldrh	r3, [r4, #12]
 800c134:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c138:	f04f 0100 	mov.w	r1, #0
 800c13c:	bf0c      	ite	eq
 800c13e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c142:	2340      	movne	r3, #64	; 0x40
 800c144:	2000      	movs	r0, #0
 800c146:	6031      	str	r1, [r6, #0]
 800c148:	602b      	str	r3, [r5, #0]
 800c14a:	b016      	add	sp, #88	; 0x58
 800c14c:	bd70      	pop	{r4, r5, r6, pc}
 800c14e:	466a      	mov	r2, sp
 800c150:	f000 f848 	bl	800c1e4 <_fstat_r>
 800c154:	2800      	cmp	r0, #0
 800c156:	dbec      	blt.n	800c132 <__swhatbuf_r+0x12>
 800c158:	9901      	ldr	r1, [sp, #4]
 800c15a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c15e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c162:	4259      	negs	r1, r3
 800c164:	4159      	adcs	r1, r3
 800c166:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c16a:	e7eb      	b.n	800c144 <__swhatbuf_r+0x24>

0800c16c <__smakebuf_r>:
 800c16c:	898b      	ldrh	r3, [r1, #12]
 800c16e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c170:	079d      	lsls	r5, r3, #30
 800c172:	4606      	mov	r6, r0
 800c174:	460c      	mov	r4, r1
 800c176:	d507      	bpl.n	800c188 <__smakebuf_r+0x1c>
 800c178:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c17c:	6023      	str	r3, [r4, #0]
 800c17e:	6123      	str	r3, [r4, #16]
 800c180:	2301      	movs	r3, #1
 800c182:	6163      	str	r3, [r4, #20]
 800c184:	b002      	add	sp, #8
 800c186:	bd70      	pop	{r4, r5, r6, pc}
 800c188:	ab01      	add	r3, sp, #4
 800c18a:	466a      	mov	r2, sp
 800c18c:	f7ff ffc8 	bl	800c120 <__swhatbuf_r>
 800c190:	9900      	ldr	r1, [sp, #0]
 800c192:	4605      	mov	r5, r0
 800c194:	4630      	mov	r0, r6
 800c196:	f7fe febd 	bl	800af14 <_malloc_r>
 800c19a:	b948      	cbnz	r0, 800c1b0 <__smakebuf_r+0x44>
 800c19c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1a0:	059a      	lsls	r2, r3, #22
 800c1a2:	d4ef      	bmi.n	800c184 <__smakebuf_r+0x18>
 800c1a4:	f023 0303 	bic.w	r3, r3, #3
 800c1a8:	f043 0302 	orr.w	r3, r3, #2
 800c1ac:	81a3      	strh	r3, [r4, #12]
 800c1ae:	e7e3      	b.n	800c178 <__smakebuf_r+0xc>
 800c1b0:	89a3      	ldrh	r3, [r4, #12]
 800c1b2:	6020      	str	r0, [r4, #0]
 800c1b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1b8:	81a3      	strh	r3, [r4, #12]
 800c1ba:	9b00      	ldr	r3, [sp, #0]
 800c1bc:	6163      	str	r3, [r4, #20]
 800c1be:	9b01      	ldr	r3, [sp, #4]
 800c1c0:	6120      	str	r0, [r4, #16]
 800c1c2:	b15b      	cbz	r3, 800c1dc <__smakebuf_r+0x70>
 800c1c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f000 f81d 	bl	800c208 <_isatty_r>
 800c1ce:	b128      	cbz	r0, 800c1dc <__smakebuf_r+0x70>
 800c1d0:	89a3      	ldrh	r3, [r4, #12]
 800c1d2:	f023 0303 	bic.w	r3, r3, #3
 800c1d6:	f043 0301 	orr.w	r3, r3, #1
 800c1da:	81a3      	strh	r3, [r4, #12]
 800c1dc:	89a3      	ldrh	r3, [r4, #12]
 800c1de:	431d      	orrs	r5, r3
 800c1e0:	81a5      	strh	r5, [r4, #12]
 800c1e2:	e7cf      	b.n	800c184 <__smakebuf_r+0x18>

0800c1e4 <_fstat_r>:
 800c1e4:	b538      	push	{r3, r4, r5, lr}
 800c1e6:	4d07      	ldr	r5, [pc, #28]	; (800c204 <_fstat_r+0x20>)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	4608      	mov	r0, r1
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	602b      	str	r3, [r5, #0]
 800c1f2:	f7f7 fae1 	bl	80037b8 <_fstat>
 800c1f6:	1c43      	adds	r3, r0, #1
 800c1f8:	d102      	bne.n	800c200 <_fstat_r+0x1c>
 800c1fa:	682b      	ldr	r3, [r5, #0]
 800c1fc:	b103      	cbz	r3, 800c200 <_fstat_r+0x1c>
 800c1fe:	6023      	str	r3, [r4, #0]
 800c200:	bd38      	pop	{r3, r4, r5, pc}
 800c202:	bf00      	nop
 800c204:	20001e7c 	.word	0x20001e7c

0800c208 <_isatty_r>:
 800c208:	b538      	push	{r3, r4, r5, lr}
 800c20a:	4d06      	ldr	r5, [pc, #24]	; (800c224 <_isatty_r+0x1c>)
 800c20c:	2300      	movs	r3, #0
 800c20e:	4604      	mov	r4, r0
 800c210:	4608      	mov	r0, r1
 800c212:	602b      	str	r3, [r5, #0]
 800c214:	f7f7 fad6 	bl	80037c4 <_isatty>
 800c218:	1c43      	adds	r3, r0, #1
 800c21a:	d102      	bne.n	800c222 <_isatty_r+0x1a>
 800c21c:	682b      	ldr	r3, [r5, #0]
 800c21e:	b103      	cbz	r3, 800c222 <_isatty_r+0x1a>
 800c220:	6023      	str	r3, [r4, #0]
 800c222:	bd38      	pop	{r3, r4, r5, pc}
 800c224:	20001e7c 	.word	0x20001e7c

0800c228 <_init>:
 800c228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22a:	bf00      	nop
 800c22c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c22e:	bc08      	pop	{r3}
 800c230:	469e      	mov	lr, r3
 800c232:	4770      	bx	lr

0800c234 <_fini>:
 800c234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c236:	bf00      	nop
 800c238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c23a:	bc08      	pop	{r3}
 800c23c:	469e      	mov	lr, r3
 800c23e:	4770      	bx	lr
