<!DOCTYPE html PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN' 'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'>
<html xmlns='http://www.w3.org/1999/xhtml'>
<head>
<title>reg_map</title>
<meta name='robots' content='noindex,nofollow' />
<meta name='generator' content='GLOBAL-6.5.4' />
<meta http-equiv='Content-Style-Type' content='text/css' />
<link rel='stylesheet' type='text/css' href='../style.css' />
</head>
<body>
<pre>
<span class='curline'><a href='../S/889.html#L58'>reg_map</a>            58 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 6] = {</span>
<span class='curline'><a href='../S/889.html#L62'>reg_map</a>            62 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c #define RM(rm) (reg_map[rm])</span>
<span class='curline'><a href='../S/889.html#L63'>reg_map</a>            63 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c #define RD(rd) (reg_map[rd] &lt;&lt; 12)</span>
<span class='curline'><a href='../S/889.html#L64'>reg_map</a>            64 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c #define RN(rn) (reg_map[rn] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/889.html#L845'>reg_map</a>           845 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		push |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/889.html#L848'>reg_map</a>           848 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		push |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/889.html#L903'>reg_map</a>           903 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		pop |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/889.html#L906'>reg_map</a>           906 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		pop |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/889.html#L941'>reg_map</a>           941 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 	(data_transfer_insts[(type) &gt;&gt; 4] | ((add) &lt;&lt; 23) | ((wb) &lt;&lt; 21) | (reg_map[target] &lt;&lt; 12) | (reg_map[base1] &lt;&lt; 16) | (base2))</span>
<span class='curline'><a href='../S/889.html#L981'>reg_map</a>           981 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			return push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, flags &amp; SET_FLAGS, dst, SLJIT_UNUSED, (compiler-&gt;shift_imm &lt;&lt; 7) | (opcode &lt;&lt; 5) | reg_map[src2])); \</span>
<span class='curline'><a href='../S/889.html#L982'>reg_map</a>           982 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		return push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, flags &amp; SET_FLAGS, dst, SLJIT_UNUSED, reg_map[src2])); \</span>
<span class='curline'><a href='../S/889.html#L984'>reg_map</a>           984 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 	return push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, flags &amp; SET_FLAGS, dst, SLJIT_UNUSED, (reg_map[(flags &amp; ARGS_SWAPPED) ? src1 : src2] &lt;&lt; 8) | (opcode &lt;&lt; 5) | 0x10 | ((flags &amp; ARGS_SWAPPED) ? reg_map[src2] : reg_map[src1])));</span>
<span class='curline'><a href='../S/889.html#L1000'>reg_map</a>          1000 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			EMIT_FULL_DATA_PROCESS_INS_AND_RETURN(MOV_DP, dst, SLJIT_UNUSED, reg_map[src2]);</span>
<span class='curline'><a href='../S/889.html#L1011'>reg_map</a>          1011 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, 0, dst, SLJIT_UNUSED, (24 &lt;&lt; 7) | reg_map[src2])));</span>
<span class='curline'><a href='../S/889.html#L1012'>reg_map</a>          1012 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			return push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, 0, dst, SLJIT_UNUSED, (24 &lt;&lt; 7) | (op == SLJIT_MOV_UB ? 0x20 : 0x40) | reg_map[dst]));</span>
<span class='curline'><a href='../S/889.html#L1030'>reg_map</a>          1030 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, 0, dst, SLJIT_UNUSED, (16 &lt;&lt; 7) | reg_map[src2])));</span>
<span class='curline'><a href='../S/889.html#L1031'>reg_map</a>          1031 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			return push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, 0, dst, SLJIT_UNUSED, (16 &lt;&lt; 7) | (op == SLJIT_MOV_UH ? 0x20 : 0x40) | reg_map[dst]));</span>
<span class='curline'><a href='../S/889.html#L1084'>reg_map</a>          1084 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			mul_inst = SMULL | (reg_map[TMP_REG3] &lt;&lt; 16) | (reg_map[dst] &lt;&lt; 12);</span>
<span class='curline'><a href='../S/889.html#L1086'>reg_map</a>          1086 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			mul_inst = MUL | (reg_map[dst] &lt;&lt; 16);</span>
<span class='curline'><a href='../S/889.html#L1089'>reg_map</a>          1089 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, mul_inst | (reg_map[src1] &lt;&lt; 8) | reg_map[src2]));</span>
<span class='curline'><a href='../S/889.html#L1091'>reg_map</a>          1091 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, mul_inst | (reg_map[src2] &lt;&lt; 8) | reg_map[src1]));</span>
<span class='curline'><a href='../S/889.html#L1095'>reg_map</a>          1095 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(MOV_DP, 0, TMP_REG1, SLJIT_UNUSED, reg_map[src2])));</span>
<span class='curline'><a href='../S/889.html#L1096'>reg_map</a>          1096 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			FAIL_IF(push_inst(compiler, mul_inst | (reg_map[src2] &lt;&lt; 8) | reg_map[TMP_REG1]));</span>
<span class='curline'><a href='../S/889.html#L1567'>reg_map</a>          1567 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(ADD_DP, 0, TMP_REG3, TMP_REG3, reg_map[arg &amp; REG_MASK])));</span>
<span class='curline'><a href='../S/889.html#L1583'>reg_map</a>          1583 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 	return push_inst(compiler, EMIT_DATA_TRANSFER(inp_flags, 1, inp_flags &amp; WRITE_BACK, reg, arg &amp; REG_MASK, reg_map[tmp_r] | (max_delta &amp; 0xf00 ? SRC2_IMM : 0)));</span>
<span class='curline'><a href='../S/889.html#L1824'>reg_map</a>          1824 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R1] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/889.html#L1825'>reg_map</a>          1825 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 12)</span>
<span class='curline'><a href='../S/889.html#L1826'>reg_map</a>          1826 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 8)</span>
<span class='curline'><a href='../S/889.html#L1827'>reg_map</a>          1827 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| reg_map[SLJIT_R1]);</span>
<span class='curline'><a href='../S/889.html#L1831'>reg_map</a>          1831 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R1] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/889.html#L1832'>reg_map</a>          1832 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 12)</span>
<span class='curline'><a href='../S/889.html#L1833'>reg_map</a>          1833 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 8)</span>
<span class='curline'><a href='../S/889.html#L1834'>reg_map</a>          1834 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 			| reg_map[TMP_REG1]);</span>
<span class='curline'><a href='../S/889.html#L1841'>reg_map</a>          1841 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		SLJIT_COMPILE_ASSERT(reg_map[2] == 1 &amp;&amp; reg_map[3] == 2, bad_register_mapping);</span>
<span class='curline'><a href='../S/889.html#L1977'>reg_map</a>          1977 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/889.html#L2039'>reg_map</a>          2039 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 	((inst) | ((add) &lt;&lt; 23) | (reg_map[base] &lt;&lt; 16) | (freg &lt;&lt; 12) | (offs))</span>
<span class='curline'><a href='../S/889.html#L2099'>reg_map</a>          2099 ext/pcre/pcrelib/sljit/sljitNativeARM_32.c 		FAIL_IF(push_inst(compiler, EMIT_DATA_PROCESS_INS(ADD_DP, 0, TMP_REG3, arg &amp; REG_MASK, reg_map[TMP_REG1])));</span>
<span class='curline'><a href='../S/890.html#L46'>reg_map</a>            46 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 8] = {</span>
<span class='curline'><a href='../S/890.html#L51'>reg_map</a>            51 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c #define RD(rd) (reg_map[rd])</span>
<span class='curline'><a href='../S/890.html#L52'>reg_map</a>            52 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c #define RT(rt) (reg_map[rt])</span>
<span class='curline'><a href='../S/890.html#L53'>reg_map</a>            53 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c #define RN(rn) (reg_map[rn] &lt;&lt; 5)</span>
<span class='curline'><a href='../S/890.html#L54'>reg_map</a>            54 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c #define RT2(rt2) (reg_map[rt2] &lt;&lt; 10)</span>
<span class='curline'><a href='../S/890.html#L55'>reg_map</a>            55 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c #define RM(rm) (reg_map[rm] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/890.html#L1518'>reg_map</a>          1518 ext/pcre/pcrelib/sljit/sljitNativeARM_64.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/891.html#L45'>reg_map</a>            45 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 6] = {</span>
<span class='curline'><a href='../S/891.html#L53'>reg_map</a>            53 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RD3(rd) (reg_map[rd])</span>
<span class='curline'><a href='../S/891.html#L54'>reg_map</a>            54 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RN3(rn) (reg_map[rn] &lt;&lt; 3)</span>
<span class='curline'><a href='../S/891.html#L55'>reg_map</a>            55 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RM3(rm) (reg_map[rm] &lt;&lt; 6)</span>
<span class='curline'><a href='../S/891.html#L56'>reg_map</a>            56 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RDN3(rdn) (reg_map[rdn] &lt;&lt; 8)</span>
<span class='curline'><a href='../S/891.html#L62'>reg_map</a>            62 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 	((reg_map[rn] &lt;&lt; 3) | (reg_map[rd] &amp; 0x7) | ((reg_map[rd] &amp; 0x8) &lt;&lt; 4))</span>
<span class='curline'><a href='../S/891.html#L64'>reg_map</a>            64 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 	(reg_map[reg1] &lt;= 7 &amp;&amp; reg_map[reg2] &lt;= 7)</span>
<span class='curline'><a href='../S/891.html#L66'>reg_map</a>            66 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 	(reg_map[reg1] &lt;= 7 &amp;&amp; reg_map[reg2] &lt;= 7 &amp;&amp; reg_map[reg3] &lt;= 7)</span>
<span class='curline'><a href='../S/891.html#L69'>reg_map</a>            69 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RD4(rd) (reg_map[rd] &lt;&lt; 8)</span>
<span class='curline'><a href='../S/891.html#L70'>reg_map</a>            70 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RN4(rn) (reg_map[rn] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/891.html#L71'>reg_map</a>            71 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RM4(rm) (reg_map[rm])</span>
<span class='curline'><a href='../S/891.html#L72'>reg_map</a>            72 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c #define RT4(rt) (reg_map[rt] &lt;&lt; 12)</span>
<span class='curline'><a href='../S/891.html#L724'>reg_map</a>           724 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			if (reg_map[dst] &lt;= 7)</span>
<span class='curline'><a href='../S/891.html#L750'>reg_map</a>           750 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		SLJIT_ASSERT(reg_map[TMP_REG2] &lt;= 7 &amp;&amp; dst != TMP_REG2);</span>
<span class='curline'><a href='../S/891.html#L963'>reg_map</a>           963 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 	if (SLJIT_UNLIKELY(arg == SLJIT_SP) &amp;&amp; OFFSET_CHECK(0xff, 2) &amp;&amp; IS_WORD_SIZE(flags) &amp;&amp; reg_map[reg] &lt;= 7) {</span>
<span class='curline'><a href='../S/891.html#L1145'>reg_map</a>          1145 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		push |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/891.html#L1148'>reg_map</a>          1148 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		push |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/891.html#L1211'>reg_map</a>          1211 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		pop |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/891.html#L1214'>reg_map</a>          1214 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		pop |= 1 &lt;&lt; reg_map[i];</span>
<span class='curline'><a href='../S/891.html#L1257'>reg_map</a>          1257 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			| (reg_map[SLJIT_R1] &lt;&lt; 8)</span>
<span class='curline'><a href='../S/891.html#L1258'>reg_map</a>          1258 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 12)</span>
<span class='curline'><a href='../S/891.html#L1259'>reg_map</a>          1259 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			| (reg_map[SLJIT_R0] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/891.html#L1260'>reg_map</a>          1260 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			| reg_map[SLJIT_R1]);</span>
<span class='curline'><a href='../S/891.html#L1266'>reg_map</a>          1266 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		SLJIT_COMPILE_ASSERT(reg_map[2] == 1 &amp;&amp; reg_map[3] == 2 &amp;&amp; reg_map[4] == 12, bad_register_mapping);</span>
<span class='curline'><a href='../S/891.html#L1529'>reg_map</a>          1529 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/891.html#L1997'>reg_map</a>          1997 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		if (reg_map[dst_r] &gt; 7) {</span>
<span class='curline'><a href='../S/891.html#L2016'>reg_map</a>          2016 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 			if (reg_map[dst] &lt;= 7)</span>
<span class='curline'><a href='../S/891.html#L2050'>reg_map</a>          2050 ext/pcre/pcrelib/sljit/sljitNativeARM_T2_32.c 		if (reg_map[dst_r] &lt;= 7)</span>
<span class='curline'><a href='../S/894.html#L71'>reg_map</a>            71 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 5] = {</span>
<span class='curline'><a href='../S/894.html#L79'>reg_map</a>            79 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c #define S(s)		(reg_map[s] &lt;&lt; 21)</span>
<span class='curline'><a href='../S/894.html#L80'>reg_map</a>            80 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c #define T(t)		(reg_map[t] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/894.html#L81'>reg_map</a>            81 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c #define D(d)		(reg_map[d] &lt;&lt; 11)</span>
<span class='curline'><a href='../S/894.html#L92'>reg_map</a>            92 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c #define DR(dr)		(reg_map[dr])</span>
<span class='curline'><a href='../S/894.html#L1254'>reg_map</a>          1254 ext/pcre/pcrelib/sljit/sljitNativeMIPS_common.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/897.html#L104'>reg_map</a>           104 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 7] = {</span>
<span class='curline'><a href='../S/897.html#L111'>reg_map</a>           111 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c #define D(d)		(reg_map[d] &lt;&lt; 21)</span>
<span class='curline'><a href='../S/897.html#L112'>reg_map</a>           112 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c #define S(s)		(reg_map[s] &lt;&lt; 21)</span>
<span class='curline'><a href='../S/897.html#L113'>reg_map</a>           113 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c #define A(a)		(reg_map[a] &lt;&lt; 16)</span>
<span class='curline'><a href='../S/897.html#L114'>reg_map</a>           114 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c #define B(b)		(reg_map[b] &lt;&lt; 11)</span>
<span class='curline'><a href='../S/897.html#L115'>reg_map</a>           115 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c #define C(c)		(reg_map[c] &lt;&lt; 6)</span>
<span class='curline'><a href='../S/897.html#L1662'>reg_map</a>          1662 ext/pcre/pcrelib/sljit/sljitNativePPC_common.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/899.html#L94'>reg_map</a>            94 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 6] = {</span>
<span class='curline'><a href='../S/899.html#L102'>reg_map</a>           102 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c #define D(d)		(reg_map[d] &lt;&lt; 25)</span>
<span class='curline'><a href='../S/899.html#L104'>reg_map</a>           104 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c #define S1(s1)		(reg_map[s1] &lt;&lt; 14)</span>
<span class='curline'><a href='../S/899.html#L105'>reg_map</a>           105 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c #define S2(s2)		(reg_map[s2])</span>
<span class='curline'><a href='../S/899.html#L112'>reg_map</a>           112 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c #define DR(dr)		(reg_map[dr])</span>
<span class='curline'><a href='../S/899.html#L920'>reg_map</a>           920 ext/pcre/pcrelib/sljit/sljitNativeSPARC_common.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/901.html#L52'>reg_map</a>            52 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 6] = {</span>
<span class='curline'><a href='../S/901.html#L1163'>reg_map</a>          1163 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADDLI_SOLO(reg_map[dst_ar], ZERO, imm &gt;&gt; 48));</span>
<span class='curline'><a href='../S/901.html#L1164'>reg_map</a>          1164 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(SHL16INSLI_SOLO(reg_map[dst_ar], reg_map[dst_ar], imm &gt;&gt; 32));</span>
<span class='curline'><a href='../S/901.html#L1165'>reg_map</a>          1165 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(SHL16INSLI_SOLO(reg_map[dst_ar], reg_map[dst_ar], imm &gt;&gt; 16));</span>
<span class='curline'><a href='../S/901.html#L1166'>reg_map</a>          1166 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		return SHL16INSLI_SOLO(reg_map[dst_ar], reg_map[dst_ar], imm);</span>
<span class='curline'><a href='../S/901.html#L1169'>reg_map</a>          1169 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	FAIL_IF(ADDLI(reg_map[dst_ar], ZERO, imm &gt;&gt; 48));</span>
<span class='curline'><a href='../S/901.html#L1170'>reg_map</a>          1170 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	FAIL_IF(SHL16INSLI(reg_map[dst_ar], reg_map[dst_ar], imm &gt;&gt; 32));</span>
<span class='curline'><a href='../S/901.html#L1171'>reg_map</a>          1171 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	FAIL_IF(SHL16INSLI(reg_map[dst_ar], reg_map[dst_ar], imm &gt;&gt; 16));</span>
<span class='curline'><a href='../S/901.html#L1172'>reg_map</a>          1172 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	return SHL16INSLI(reg_map[dst_ar], reg_map[dst_ar], imm);</span>
<span class='curline'><a href='../S/901.html#L1209'>reg_map</a>          1209 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ST_ADD(ADDR_TMP_mapped, reg_map[i], -8));</span>
<span class='curline'><a href='../S/901.html#L1214'>reg_map</a>          1214 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ST_ADD(ADDR_TMP_mapped, reg_map[i], -8));</span>
<span class='curline'><a href='../S/901.html#L1219'>reg_map</a>          1219 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD(reg_map[SLJIT_S0 - i], i, ZERO));</span>
<span class='curline'><a href='../S/901.html#L1269'>reg_map</a>          1269 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(LD_ADD(reg_map[i], ADDR_TMP_mapped, -8));</span>
<span class='curline'><a href='../S/901.html#L1274'>reg_map</a>          1274 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(LD_ADD(reg_map[i], ADDR_TMP_mapped, -8));</span>
<span class='curline'><a href='../S/901.html#L1298'>reg_map</a>          1298 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADDLI(ADDR_TMP_mapped, reg_map[arg &amp; REG_MASK], argw));</span>
<span class='curline'><a href='../S/901.html#L1360'>reg_map</a>          1360 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if ((flags &amp; WRITE_BACK) &amp;&amp; reg_ar == reg_map[base]) {</span>
<span class='curline'><a href='../S/901.html#L1361'>reg_map</a>          1361 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			SLJIT_ASSERT(!(flags &amp; LOAD_DATA) &amp;&amp; reg_map[TMP_REG1] != reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1380'>reg_map</a>          1380 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						FAIL_IF(ADD(TMP_REG3_mapped, reg_map[base], TMP_REG3_mapped));</span>
<span class='curline'><a href='../S/901.html#L1387'>reg_map</a>          1387 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ADD(tmp_ar, reg_map[base], TMP_REG3_mapped));</span>
<span class='curline'><a href='../S/901.html#L1395'>reg_map</a>          1395 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ADD(reg_map[base], reg_map[base], TMP_REG3_mapped));</span>
<span class='curline'><a href='../S/901.html#L1397'>reg_map</a>          1397 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1399'>reg_map</a>          1399 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 						return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1407'>reg_map</a>          1407 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(SHLI(TMP_REG3_mapped, reg_map[OFFS_REG(arg)], argw));</span>
<span class='curline'><a href='../S/901.html#L1414'>reg_map</a>          1414 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(TMP_REG3_mapped, reg_map[base], reg_map[!argw ? OFFS_REG(arg) : TMP_REG3]));</span>
<span class='curline'><a href='../S/901.html#L1417'>reg_map</a>          1417 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(tmp_ar, reg_map[base], reg_map[!argw ? OFFS_REG(arg) : TMP_REG3]));</span>
<span class='curline'><a href='../S/901.html#L1425'>reg_map</a>          1425 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD(reg_map[base], reg_map[base], reg_map[!argw ? OFFS_REG(arg) : TMP_REG3]));</span>
<span class='curline'><a href='../S/901.html#L1428'>reg_map</a>          1428 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1430'>reg_map</a>          1430 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1435'>reg_map</a>          1435 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if (reg_ar == reg_map[base]) {</span>
<span class='curline'><a href='../S/901.html#L1438'>reg_map</a>          1438 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(ADDR_TMP_mapped, reg_map[base], argw));</span>
<span class='curline'><a href='../S/901.html#L1445'>reg_map</a>          1445 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					return ADDLI(reg_map[base], reg_map[base], argw);</span>
<span class='curline'><a href='../S/901.html#L1456'>reg_map</a>          1456 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(reg_map[base], reg_map[base], argw));</span>
<span class='curline'><a href='../S/901.html#L1466'>reg_map</a>          1466 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(reg_map[base], reg_map[base], TMP_REG3_mapped));</span>
<span class='curline'><a href='../S/901.html#L1471'>reg_map</a>          1471 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(reg_map[base], reg_map[base], TMP_REG3_mapped));</span>
<span class='curline'><a href='../S/901.html#L1476'>reg_map</a>          1476 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_ar, reg_map[base]);</span>
<span class='curline'><a href='../S/901.html#L1478'>reg_map</a>          1478 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return PB2(data_transfer_insts[flags &amp; MEM_MASK], reg_map[base], reg_ar);</span>
<span class='curline'><a href='../S/901.html#L1518'>reg_map</a>          1518 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD(TMP_REG3_mapped, TMP_REG3_mapped, reg_map[base]));</span>
<span class='curline'><a href='../S/901.html#L1525'>reg_map</a>          1525 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	FAIL_IF(ADD(tmp_ar, TMP_REG3_mapped, reg_map[base]));</span>
<span class='curline'><a href='../S/901.html#L1561'>reg_map</a>          1561 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		return ADD(reg_map[dst], RA, ZERO);</span>
<span class='curline'><a href='../S/901.html#L1574'>reg_map</a>          1574 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD(RA, reg_map[src], ZERO));</span>
<span class='curline'><a href='../S/901.html#L1594'>reg_map</a>          1594 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return ADD(reg_map[dst], reg_map[src2], ZERO);</span>
<span class='curline'><a href='../S/901.html#L1602'>reg_map</a>          1602 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				return BFEXTS(reg_map[dst], reg_map[src2], 0, 31);</span>
<span class='curline'><a href='../S/901.html#L1604'>reg_map</a>          1604 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return BFEXTU(reg_map[dst], reg_map[src2], 0, 31);</span>
<span class='curline'><a href='../S/901.html#L1607'>reg_map</a>          1607 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return ADD(reg_map[dst], reg_map[src2], ZERO);</span>
<span class='curline'><a href='../S/901.html#L1617'>reg_map</a>          1617 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				return BFEXTS(reg_map[dst], reg_map[src2], 0, 7);</span>
<span class='curline'><a href='../S/901.html#L1619'>reg_map</a>          1619 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return BFEXTU(reg_map[dst], reg_map[src2], 0, 7);</span>
<span class='curline'><a href='../S/901.html#L1622'>reg_map</a>          1622 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return ADD(reg_map[dst], reg_map[src2], ZERO);</span>
<span class='curline'><a href='../S/901.html#L1632'>reg_map</a>          1632 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				return BFEXTS(reg_map[dst], reg_map[src2], 0, 15);</span>
<span class='curline'><a href='../S/901.html#L1634'>reg_map</a>          1634 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return BFEXTU(reg_map[dst], reg_map[src2], 0, 15);</span>
<span class='curline'><a href='../S/901.html#L1637'>reg_map</a>          1637 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			return ADD(reg_map[dst], reg_map[src2], ZERO);</span>
<span class='curline'><a href='../S/901.html#L1645'>reg_map</a>          1645 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(NOR(EQUAL_FLAG, reg_map[src2], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1647'>reg_map</a>          1647 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(NOR(reg_map[dst], reg_map[src2], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1654'>reg_map</a>          1654 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(CLZ(EQUAL_FLAG, reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1656'>reg_map</a>          1656 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(CLZ(reg_map[dst], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1663'>reg_map</a>          1663 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(SHRUI(TMP_EREG1, reg_map[src1], 63));</span>
<span class='curline'><a href='../S/901.html#L1669'>reg_map</a>          1669 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(EQUAL_FLAG, reg_map[src1], src2));</span>
<span class='curline'><a href='../S/901.html#L1673'>reg_map</a>          1673 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ORI(ULESS_FLAG ,reg_map[src1], src2));</span>
<span class='curline'><a href='../S/901.html#L1676'>reg_map</a>          1676 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(OR(ULESS_FLAG,reg_map[src1],ULESS_FLAG));</span>
<span class='curline'><a href='../S/901.html#L1682'>reg_map</a>          1682 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(reg_map[dst], reg_map[src1], src2));</span>
<span class='curline'><a href='../S/901.html#L1685'>reg_map</a>          1685 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(SHRUI(OVERFLOW_FLAG, reg_map[dst], 63));</span>
<span class='curline'><a href='../S/901.html#L1692'>reg_map</a>          1692 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(XOR(TMP_EREG1, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1696'>reg_map</a>          1696 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					overflow_ra = reg_map[src1];</span>
<span class='curline'><a href='../S/901.html#L1698'>reg_map</a>          1698 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					overflow_ra = reg_map[src2];</span>
<span class='curline'><a href='../S/901.html#L1701'>reg_map</a>          1701 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ADD(TMP_EREG2, reg_map[src1], ZERO));</span>
<span class='curline'><a href='../S/901.html#L1707'>reg_map</a>          1707 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(EQUAL_FLAG ,reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1710'>reg_map</a>          1710 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(OR(ULESS_FLAG,reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1714'>reg_map</a>          1714 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADD(reg_map[dst],reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1717'>reg_map</a>          1717 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(XOR(OVERFLOW_FLAG,reg_map[dst], overflow_ra));</span>
<span class='curline'><a href='../S/901.html#L1724'>reg_map</a>          1724 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(CMPLTU(ULESS_FLAG ,reg_map[dst] ,ULESS_FLAG));</span>
<span class='curline'><a href='../S/901.html#L1735'>reg_map</a>          1735 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ORI(TMP_EREG1, reg_map[src1], src2));</span>
<span class='curline'><a href='../S/901.html#L1738'>reg_map</a>          1738 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(OR(TMP_EREG1, reg_map[src1], TMP_EREG1));</span>
<span class='curline'><a href='../S/901.html#L1742'>reg_map</a>          1742 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADDLI(reg_map[dst], reg_map[src1], src2));</span>
<span class='curline'><a href='../S/901.html#L1746'>reg_map</a>          1746 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(OR(TMP_EREG1, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1749'>reg_map</a>          1749 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD(reg_map[dst], reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1753'>reg_map</a>          1753 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(CMPLTU(TMP_EREG1, reg_map[dst], TMP_EREG1));</span>
<span class='curline'><a href='../S/901.html#L1755'>reg_map</a>          1755 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD(reg_map[dst], reg_map[dst], ULESS_FLAG));</span>
<span class='curline'><a href='../S/901.html#L1761'>reg_map</a>          1761 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(CMPLTUI(TMP_EREG2, reg_map[dst], 1));</span>
<span class='curline'><a href='../S/901.html#L1775'>reg_map</a>          1775 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(SHRUI(TMP_EREG1,reg_map[src1], 63));</span>
<span class='curline'><a href='../S/901.html#L1781'>reg_map</a>          1781 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					overflow_ra = reg_map[src1];</span>
<span class='curline'><a href='../S/901.html#L1784'>reg_map</a>          1784 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ADD(TMP_EREG2, reg_map[src1], ZERO));</span>
<span class='curline'><a href='../S/901.html#L1790'>reg_map</a>          1790 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(EQUAL_FLAG, reg_map[src1], -src2));</span>
<span class='curline'><a href='../S/901.html#L1794'>reg_map</a>          1794 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTU(ULESS_FLAG, reg_map[src1], ADDR_TMP_mapped));</span>
<span class='curline'><a href='../S/901.html#L1799'>reg_map</a>          1799 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(ADDLI(reg_map[dst], reg_map[src1], -src2));</span>
<span class='curline'><a href='../S/901.html#L1804'>reg_map</a>          1804 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(XOR(TMP_EREG1, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1808'>reg_map</a>          1808 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					overflow_ra = reg_map[src1];</span>
<span class='curline'><a href='../S/901.html#L1811'>reg_map</a>          1811 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 					FAIL_IF(ADD(TMP_EREG2, reg_map[src1], ZERO));</span>
<span class='curline'><a href='../S/901.html#L1817'>reg_map</a>          1817 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(SUB(EQUAL_FLAG, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1820'>reg_map</a>          1820 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTU(ULESS_FLAG, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1823'>reg_map</a>          1823 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTU(UGREATER_FLAG, reg_map[src2], reg_map[src1]));</span>
<span class='curline'><a href='../S/901.html#L1826'>reg_map</a>          1826 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTS(LESS_FLAG ,reg_map[src1] ,reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1827'>reg_map</a>          1827 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTS(GREATER_FLAG ,reg_map[src2] ,reg_map[src1]));</span>
<span class='curline'><a href='../S/901.html#L1832'>reg_map</a>          1832 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(SUB(reg_map[dst], reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1836'>reg_map</a>          1836 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(XOR(OVERFLOW_FLAG, reg_map[dst], overflow_ra));</span>
<span class='curline'><a href='../S/901.html#L1853'>reg_map</a>          1853 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTU(TMP_EREG1, reg_map[src1], ADDR_TMP_mapped));</span>
<span class='curline'><a href='../S/901.html#L1857'>reg_map</a>          1857 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADDLI(reg_map[dst], reg_map[src1], -src2));</span>
<span class='curline'><a href='../S/901.html#L1861'>reg_map</a>          1861 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(CMPLTU(TMP_EREG1, reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1863'>reg_map</a>          1863 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(SUB(reg_map[dst], reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1867'>reg_map</a>          1867 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(CMOVEQZ(TMP_EREG1, reg_map[dst], ULESS_FLAG));</span>
<span class='curline'><a href='../S/901.html#L1869'>reg_map</a>          1869 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(SUB(reg_map[dst], reg_map[dst], ULESS_FLAG));</span>
<span class='curline'><a href='../S/901.html#L1883'>reg_map</a>          1883 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(MUL(reg_map[dst], reg_map[src1], reg_map[src2]));</span>
<span class='curline'><a href='../S/901.html#L1892'>reg_map</a>          1892 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, EQUAL_FLAG, reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1896'>reg_map</a>          1896 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, reg_map[dst], reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1901'>reg_map</a>          1901 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, EQUAL_FLAG, reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1902'>reg_map</a>          1902 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				reg_map[src2], __LINE__)); \</span>
<span class='curline'><a href='../S/901.html#L1905'>reg_map</a>          1905 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, reg_map[dst], reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1906'>reg_map</a>          1906 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				reg_map[src2], __LINE__)); \</span>
<span class='curline'><a href='../S/901.html#L1925'>reg_map</a>          1925 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_imm, EQUAL_FLAG, reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1929'>reg_map</a>          1929 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_imm, reg_map[dst], reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1934'>reg_map</a>          1934 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, EQUAL_FLAG, reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1935'>reg_map</a>          1935 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				reg_map[src2], __LINE__)); \</span>
<span class='curline'><a href='../S/901.html#L1938'>reg_map</a>          1938 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				compiler, op_norm, reg_map[dst], reg_map[src1], \</span>
<span class='curline'><a href='../S/901.html#L1939'>reg_map</a>          1939 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				reg_map[src2], __LINE__)); \</span>
<span class='curline'><a href='../S/901.html#L2041'>reg_map</a>          2041 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(load_immediate(compiler, reg_map[sugg_src2_r], src2w));</span>
<span class='curline'><a href='../S/901.html#L2050'>reg_map</a>          2050 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if (getput_arg_fast(compiler, flags | LOAD_DATA, reg_map[sugg_src2_r], src2, src2w))</span>
<span class='curline'><a href='../S/901.html#L2069'>reg_map</a>          2069 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(getput_arg(compiler, flags | LOAD_DATA, reg_map[sugg_src2_r], src2, src2w, dst, dstw));</span>
<span class='curline'><a href='../S/901.html#L2075'>reg_map</a>          2075 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			getput_arg_fast(compiler, flags, reg_map[dst_r], dst, dstw);</span>
<span class='curline'><a href='../S/901.html#L2079'>reg_map</a>          2079 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		return getput_arg(compiler, flags, reg_map[dst_r], dst, dstw, 0, 0);</span>
<span class='curline'><a href='../S/901.html#L2101'>reg_map</a>          2101 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	sugg_dst_ar = reg_map[(op &lt; SLJIT_ADD &amp;&amp; FAST_IS_REG(dst)) ? dst : TMP_REG2];</span>
<span class='curline'><a href='../S/901.html#L2327'>reg_map</a>          2327 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		if (reg_map[src] != 0)</span>
<span class='curline'><a href='../S/901.html#L2330'>reg_map</a>          2330 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD_SOLO(TMP_REG2_mapped, reg_map[src], ZERO));</span>
<span class='curline'><a href='../S/901.html#L2334'>reg_map</a>          2334 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		SLJIT_ASSERT(reg_map[PIC_ADDR_REG] == 16 &amp;&amp; PIC_ADDR_REG == TMP_REG2);</span>
<span class='curline'><a href='../S/901.html#L2337'>reg_map</a>          2337 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 				FAIL_IF(emit_const(compiler, reg_map[PIC_ADDR_REG], srcw, 1));</span>
<span class='curline'><a href='../S/901.html#L2343'>reg_map</a>          2343 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD_SOLO(0, reg_map[SLJIT_R0], ZERO));</span>
<span class='curline'><a href='../S/901.html#L2347'>reg_map</a>          2347 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(JALR_SOLO(reg_map[PIC_ADDR_REG]));</span>
<span class='curline'><a href='../S/901.html#L2354'>reg_map</a>          2354 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(ADD_SOLO(0, reg_map[SLJIT_R0], ZERO));</span>
<span class='curline'><a href='../S/901.html#L2356'>reg_map</a>          2356 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(ADD_SOLO(reg_map[PIC_ADDR_REG], reg_map[src_r], ZERO));</span>
<span class='curline'><a href='../S/901.html#L2360'>reg_map</a>          2360 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		FAIL_IF(JALR_SOLO(reg_map[src_r]));</span>
<span class='curline'><a href='../S/901.html#L2375'>reg_map</a>          2375 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(JR_SOLO(reg_map[src_r]));</span>
<span class='curline'><a href='../S/901.html#L2378'>reg_map</a>          2378 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 			FAIL_IF(JR_SOLO(reg_map[src_r]));</span>
<span class='curline'><a href='../S/901.html#L2388'>reg_map</a>          2388 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	FAIL_IF(JR_SOLO(reg_map[src_r]));</span>
<span class='curline'><a href='../S/901.html#L2477'>reg_map</a>          2477 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		SLJIT_ASSERT(reg_map[PIC_ADDR_REG] == 16 &amp;&amp; PIC_ADDR_REG == TMP_REG2);</span>
<span class='curline'><a href='../S/901.html#L2480'>reg_map</a>          2480 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 		PTR_FAIL_IF(ADD_SOLO(0, reg_map[SLJIT_R0], ZERO));</span>
<span class='curline'><a href='../S/901.html#L2551'>reg_map</a>          2551 ext/pcre/pcrelib/sljit/sljitNativeTILEGX_64.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/902.html#L90'>reg_map</a>            90 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 	PUSH_REG(reg_map[TMP_REG1]);</span>
<span class='curline'><a href='../S/902.html#L94'>reg_map</a>            94 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_REG | (reg_map[TMP_REG1] &lt;&lt; 3) | 0x4 /* esp */;</span>
<span class='curline'><a href='../S/902.html#L98'>reg_map</a>            98 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		PUSH_REG(reg_map[SLJIT_S2]);</span>
<span class='curline'><a href='../S/902.html#L100'>reg_map</a>           100 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		PUSH_REG(reg_map[SLJIT_S1]);</span>
<span class='curline'><a href='../S/902.html#L102'>reg_map</a>           102 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		PUSH_REG(reg_map[SLJIT_S0]);</span>
<span class='curline'><a href='../S/902.html#L107'>reg_map</a>           107 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_REG | (reg_map[SLJIT_S0] &lt;&lt; 3) | reg_map[SLJIT_R2];</span>
<span class='curline'><a href='../S/902.html#L111'>reg_map</a>           111 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_REG | (reg_map[SLJIT_S1] &lt;&lt; 3) | reg_map[SLJIT_R1];</span>
<span class='curline'><a href='../S/902.html#L115'>reg_map</a>           115 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_S2] &lt;&lt; 3) | 0x4 /* esp */;</span>
<span class='curline'><a href='../S/902.html#L122'>reg_map</a>           122 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_S0] &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/902.html#L127'>reg_map</a>           127 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_S1] &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/902.html#L132'>reg_map</a>           132 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_S2] &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/902.html#L151'>reg_map</a>           151 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[1] = MOD_REG | (reg_map[TMP_REG1] &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L153'>reg_map</a>           153 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[3] = MOD_REG | (0 &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L158'>reg_map</a>           158 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[11] = MOD_REG | (5 &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L160'>reg_map</a>           160 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[16] = PUSH_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/902.html#L170'>reg_map</a>           170 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		FAIL_IF(emit_do_imm(compiler, MOV_r_i32 + reg_map[SLJIT_R0], local_size));</span>
<span class='curline'><a href='../S/902.html#L173'>reg_map</a>           173 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		FAIL_IF(emit_do_imm(compiler, MOV_r_i32 + reg_map[SLJIT_R0], local_size));</span>
<span class='curline'><a href='../S/902.html#L231'>reg_map</a>           231 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[1] = (reg_map[SLJIT_SP] &lt;&lt; 3) | 0x4 /* SIB */;</span>
<span class='curline'><a href='../S/902.html#L232'>reg_map</a>           232 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		inst[2] = (4 &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L251'>reg_map</a>           251 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		POP_REG(reg_map[SLJIT_S0]);</span>
<span class='curline'><a href='../S/902.html#L253'>reg_map</a>           253 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		POP_REG(reg_map[SLJIT_S1]);</span>
<span class='curline'><a href='../S/902.html#L255'>reg_map</a>           255 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		POP_REG(reg_map[SLJIT_S2]);</span>
<span class='curline'><a href='../S/902.html#L256'>reg_map</a>           256 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 	POP_REG(reg_map[TMP_REG1]);</span>
<span class='curline'><a href='../S/902.html#L372'>reg_map</a>           372 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 			*buf_ptr = reg_map[a] &lt;&lt; 3;</span>
<span class='curline'><a href='../S/902.html#L388'>reg_map</a>           388 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*buf_ptr++ |= MOD_REG + ((!(flags &amp; EX86_SSE2_OP2)) ? reg_map[b] : b);</span>
<span class='curline'><a href='../S/902.html#L399'>reg_map</a>           399 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 				*buf_ptr++ |= reg_map[b &amp; REG_MASK];</span>
<span class='curline'><a href='../S/902.html#L402'>reg_map</a>           402 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 				*buf_ptr++ = reg_map[b &amp; REG_MASK] | (reg_map[OFFS_REG(b)] &lt;&lt; 3);</span>
<span class='curline'><a href='../S/902.html#L416'>reg_map</a>           416 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 			*buf_ptr++ = reg_map[b &amp; REG_MASK] | (reg_map[OFFS_REG(b)] &lt;&lt; 3) | (immb &lt;&lt; 6);</span>
<span class='curline'><a href='../S/902.html#L451'>reg_map</a>           451 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		PUSH_REG(reg_map[SLJIT_R2]);</span>
<span class='curline'><a href='../S/902.html#L453'>reg_map</a>           453 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 	*inst++ = MOD_REG | (reg_map[SLJIT_R2] &lt;&lt; 3) | reg_map[SLJIT_R0];</span>
<span class='curline'><a href='../S/902.html#L460'>reg_map</a>           460 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 	*inst++ = MOD_DISP8 | (reg_map[SLJIT_R0] &lt;&lt; 3) | 0x4 /* SIB */;</span>
<span class='curline'><a href='../S/902.html#L461'>reg_map</a>           461 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 	*inst++ = (0x4 /* none*/ &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L465'>reg_map</a>           465 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_R1] &lt;&lt; 3) | 0x4 /* SIB */;</span>
<span class='curline'><a href='../S/902.html#L466'>reg_map</a>           466 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = (0x4 /* none*/ &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L471'>reg_map</a>           471 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = MOD_DISP8 | (reg_map[SLJIT_R2] &lt;&lt; 3) | 0x4 /* SIB */;</span>
<span class='curline'><a href='../S/902.html#L472'>reg_map</a>           472 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		*inst++ = (0x4 /* none*/ &lt;&lt; 3) | reg_map[SLJIT_SP];</span>
<span class='curline'><a href='../S/902.html#L499'>reg_map</a>           499 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		POP_REG(reg_map[dst]);</span>
<span class='curline'><a href='../S/902.html#L525'>reg_map</a>           525 ext/pcre/pcrelib/sljit/sljitNativeX86_32.c 		PUSH_REG(reg_map[src]);</span>
<span class='curline'><a href='../S/903.html#L36'>reg_map</a>            36 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	*inst++ = REX_W | ((reg_map[reg] &lt;= 7) ? 0 : REX_B);</span>
<span class='curline'><a href='../S/903.html#L37'>reg_map</a>            37 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	*inst++ = MOV_r_i32 + (reg_map[reg] &amp; 0x7);</span>
<span class='curline'><a href='../S/903.html#L50'>reg_map</a>            50 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	SLJIT_COMPILE_ASSERT(reg_map[TMP_REG3] == 9, tmp3_is_9_first);</span>
<span class='curline'><a href='../S/903.html#L77'>reg_map</a>            77 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		SLJIT_COMPILE_ASSERT(reg_map[TMP_REG3] == 9, tmp3_is_9_second);</span>
<span class='curline'><a href='../S/903.html#L108'>reg_map</a>           108 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		size = reg_map[i] &gt;= 8 ? 2 : 1;</span>
<span class='curline'><a href='../S/903.html#L112'>reg_map</a>           112 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[i] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L118'>reg_map</a>           118 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		size = reg_map[i] &gt;= 8 ? 2 : 1;</span>
<span class='curline'><a href='../S/903.html#L122'>reg_map</a>           122 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[i] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L138'>reg_map</a>           138 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 			*inst++ = MOD_REG | (reg_map[SLJIT_S0] &lt;&lt; 3) | 0x7 /* rdi */;</span>
<span class='curline'><a href='../S/903.html#L154'>reg_map</a>           154 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 			*inst++ = MOD_REG | (reg_map[SLJIT_S0] &lt;&lt; 3) | 0x1 /* rcx */;</span>
<span class='curline'><a href='../S/903.html#L159'>reg_map</a>           159 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 			*inst++ = MOD_REG | (reg_map[SLJIT_S1] &lt;&lt; 3) | 0x2 /* rdx */;</span>
<span class='curline'><a href='../S/903.html#L164'>reg_map</a>           164 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 			*inst++ = MOD_REG | (reg_map[SLJIT_S2] &lt;&lt; 3) | 0x0 /* r8 */;</span>
<span class='curline'><a href='../S/903.html#L192'>reg_map</a>           192 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		SLJIT_COMPILE_ASSERT(reg_map[SLJIT_R0] &lt; 8, temporary_reg1_is_loreg);</span>
<span class='curline'><a href='../S/903.html#L300'>reg_map</a>           300 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		size = reg_map[i] &gt;= 8 ? 2 : 1;</span>
<span class='curline'><a href='../S/903.html#L304'>reg_map</a>           304 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[i] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L311'>reg_map</a>           311 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		size = reg_map[i] &gt;= 8 ? 2 : 1;</span>
<span class='curline'><a href='../S/903.html#L315'>reg_map</a>           315 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[i] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L405'>reg_map</a>           405 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 			if (reg_map[b &amp; REG_MASK] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L420'>reg_map</a>           420 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 				if (reg_map[OFFS_REG(b)] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L425'>reg_map</a>           425 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	else if (!(flags &amp; EX86_SSE2_OP2) &amp;&amp; reg_map[b] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L452'>reg_map</a>           452 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (!(flags &amp; EX86_SSE2_OP1) &amp;&amp; reg_map[a] &gt;= 8)</span>
<span class='curline'><a href='../S/903.html#L561'>reg_map</a>           561 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	SLJIT_COMPILE_ASSERT(reg_map[SLJIT_R1] == 6 &amp;&amp; reg_map[SLJIT_R0] &lt; 8 &amp;&amp; reg_map[SLJIT_R2] &lt; 8, args_registers);</span>
<span class='curline'><a href='../S/903.html#L575'>reg_map</a>           575 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 	SLJIT_COMPILE_ASSERT(reg_map[SLJIT_R1] == 2 &amp;&amp; reg_map[SLJIT_R0] &lt; 8 &amp;&amp; reg_map[SLJIT_R2] &lt; 8, args_registers);</span>
<span class='curline'><a href='../S/903.html#L605'>reg_map</a>           605 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[dst] &lt; 8) {</span>
<span class='curline'><a href='../S/903.html#L643'>reg_map</a>           643 ext/pcre/pcrelib/sljit/sljitNativeX86_64.c 		if (reg_map[src] &lt; 8) {</span>
<span class='curline'><a href='../S/904.html#L69'>reg_map</a>            69 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 3] = {</span>
<span class='curline'><a href='../S/904.html#L92'>reg_map</a>            92 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 5] = {</span>
<span class='curline'><a href='../S/904.html#L101'>reg_map</a>           101 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c static SLJIT_CONST sljit_ub reg_map[SLJIT_NUMBER_OF_REGISTERS + 5] = {</span>
<span class='curline'><a href='../S/904.html#L678'>reg_map</a>           678 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			return emit_do_imm(compiler, MOV_r_i32 + reg_map[dst], srcw);</span>
<span class='curline'><a href='../S/904.html#L685'>reg_map</a>           685 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 				return emit_do_imm32(compiler, (reg_map[dst] &gt;= 8) ? REX_B : 0, MOV_r_i32 + reg_lmap[dst], srcw);</span>
<span class='curline'><a href='../S/904.html#L755'>reg_map</a>           755 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			reg_map[SLJIT_R0] == 0</span>
<span class='curline'><a href='../S/904.html#L756'>reg_map</a>           756 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			&amp;&amp; reg_map[SLJIT_R1] == 2</span>
<span class='curline'><a href='../S/904.html#L757'>reg_map</a>           757 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			&amp;&amp; reg_map[TMP_REG1] &gt; 7,</span>
<span class='curline'><a href='../S/904.html#L761'>reg_map</a>           761 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			reg_map[SLJIT_R0] == 0</span>
<span class='curline'><a href='../S/904.html#L762'>reg_map</a>           762 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			&amp;&amp; reg_map[SLJIT_R1] &lt; 7</span>
<span class='curline'><a href='../S/904.html#L763'>reg_map</a>           763 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			&amp;&amp; reg_map[TMP_REG1] == 2,</span>
<span class='curline'><a href='../S/904.html#L813'>reg_map</a>           813 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst = MOD_REG | ((op &gt;= SLJIT_UDIVMOD) ? reg_map[TMP_REG1] : reg_map[SLJIT_R1]);</span>
<span class='curline'><a href='../S/904.html#L834'>reg_map</a>           834 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst = MOD_REG | reg_map[SLJIT_R1];</span>
<span class='curline'><a href='../S/904.html#L894'>reg_map</a>           894 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			return emit_do_imm(compiler, MOV_r_i32 + reg_map[dst], srcw);</span>
<span class='curline'><a href='../S/904.html#L912'>reg_map</a>           912 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		if (reg_map[src] &gt;= 4) {</span>
<span class='curline'><a href='../S/904.html#L922'>reg_map</a>           922 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	else if (FAST_IS_REG(src) &amp;&amp; reg_map[src] &gt;= 4) {</span>
<span class='curline'><a href='../S/904.html#L925'>reg_map</a>           925 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		if (reg_map[dst] &lt; 4) {</span>
<span class='curline'><a href='../S/904.html#L983'>reg_map</a>           983 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 				ENCODE_PREFIX(XCHG_EAX_r + reg_map[TMP_REG1]);</span>
<span class='curline'><a href='../S/904.html#L996'>reg_map</a>           996 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 				ENCODE_PREFIX(XCHG_EAX_r + reg_map[TMP_REG1]);</span>
<span class='curline'><a href='../S/904.html#L1036'>reg_map</a>          1036 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			return emit_do_imm(compiler, MOV_r_i32 + reg_map[dst], srcw);</span>
<span class='curline'><a href='../S/904.html#L1223'>reg_map</a>          1223 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = MOD_REG | (reg_map[dst_r] &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L1231'>reg_map</a>          1231 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = REX_W | (reg_map[dst_r] &gt;= 8 ? REX_R : 0) | (reg_map[TMP_REG1] &gt;= 8 ? REX_B : 0);</span>
<span class='curline'><a href='../S/904.html#L2231'>reg_map</a>          2231 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	return reg_map[reg];</span>
<span class='curline'><a href='../S/904.html#L2697'>reg_map</a>          2697 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = (reg_map[TMP_REG1] &lt;= 7) ? REX : REX_B;</span>
<span class='curline'><a href='../S/904.html#L2701'>reg_map</a>          2701 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = REX | (reg_map[TMP_REG1] &lt;= 7 ? 0 : REX_R) | (reg_map[dst] &lt;= 7 ? 0 : REX_B);</span>
<span class='curline'><a href='../S/904.html#L2713'>reg_map</a>          2713 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	*inst++ = (reg_map[reg] &lt;= 7) ? REX : REX_B;</span>
<span class='curline'><a href='../S/904.html#L2717'>reg_map</a>          2717 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	*inst++ = REX_W | (reg_map[reg] &lt;= 7 ? 0 : (REX_B | REX_R));</span>
<span class='curline'><a href='../S/904.html#L2736'>reg_map</a>          2736 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		if (reg_map[dst] &lt;= 4) {</span>
<span class='curline'><a href='../S/904.html#L2744'>reg_map</a>          2744 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = MOD_REG | reg_map[dst];</span>
<span class='curline'><a href='../S/904.html#L2748'>reg_map</a>          2748 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst = MOD_REG | (reg_map[dst] &lt;&lt; 3) | reg_map[dst];</span>
<span class='curline'><a href='../S/904.html#L2768'>reg_map</a>          2768 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = MOD_REG | (reg_map[dst] &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2775'>reg_map</a>          2775 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2783'>reg_map</a>          2783 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = MOD_REG | (reg_map[dst] &lt;&lt; 3) | 0 /* eax */;</span>
<span class='curline'><a href='../S/904.html#L2784'>reg_map</a>          2784 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2788'>reg_map</a>          2788 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	if (GET_OPCODE(op) == SLJIT_OR &amp;&amp; !GET_ALL_FLAGS(op) &amp;&amp; FAST_IS_REG(dst) &amp;&amp; dst == src &amp;&amp; reg_map[dst] &lt;= 4) {</span>
<span class='curline'><a href='../S/904.html#L2789'>reg_map</a>          2789 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 		SLJIT_COMPILE_ASSERT(reg_map[SLJIT_R0] == 0, scratch_reg1_must_be_eax);</span>
<span class='curline'><a href='../S/904.html#L2795'>reg_map</a>          2795 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2800'>reg_map</a>          2800 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = MOD_REG | (0 /* eax */ &lt;&lt; 3) | reg_map[dst];</span>
<span class='curline'><a href='../S/904.html#L2801'>reg_map</a>          2801 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2809'>reg_map</a>          2809 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = MOD_REG | (1 /* ecx */ &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2816'>reg_map</a>          2816 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 			*inst++ = MOD_REG | (1 /* ecx */ &lt;&lt; 3) | reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2825'>reg_map</a>          2825 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
<span class='curline'><a href='../S/904.html#L2835'>reg_map</a>          2835 ext/pcre/pcrelib/sljit/sljitNativeX86_common.c 	*inst++ = XCHG_EAX_r + reg_map[TMP_REG1];</span>
</pre>
</body>
</html>
