<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-764-876  </DOCNO><DOCID>08 764 876.andO;</DOCID><JOURNAL>Computer Design  August 13 1990 v29 n16 p23(2).andM;</JOURNAL><TITLE>Boundary scan: a cost-effective alternative to conventional test.andO;</TITLE><AUTHOR>Woppman, Glenn; Kostlan, Doug.andM;</AUTHOR><TEXT><ABSTRACT>Surface-mount packages make it difficult to access system testpoints and increase the amount of time engineers must spenddevising conventional test methods, but boundary-scan testingspeeds product testing and reduces design and testing costs.andO;Boundary-scan testing is a design-for-testability methodstandardized under the JTAG/IEEE-1149.1 architecture, which useschip test access ports (TAPs) for testing all levels of aproduct's systems.andP;  JTAG-testable devices include two extracontrol pins and two extra data pins through which the contents ofthe device's boundary cells can be examined.andP;  Although JTAG costsmore initially for extra silicon, pins and design effort, savingson automatic test equipment (ATE), test program design time andtesting times more than make up for the initial expenditures.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Self-Test CapabilityIntegrated CircuitsCircuit DesignCost Benefit AnalysisSurface-Mount TechnologyTesting.andO;Feature:   illustrationtable.andO;Caption:   Traditional test vs. test with JTAG/BIST: a cost comparison.andO;(table)andM;</DESCRIPT></DOC>