<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6_timer32.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/timer32_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/timer32_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/timer32_timesim.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_timer32_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_timer32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_timer32_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_timer32_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_timer32_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_timer32_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_timer32_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="timer32.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="timer32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="timer32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timer32.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="timer32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="timer32.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="timer32.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="timer32.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="timer32.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="timer32.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="timer32.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="timer32.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="timer32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="timer32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="timer32.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="timer32.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="timer32.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="timer32.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="timer32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timer32_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="timer32_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timer32_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timer32_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="timer32_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="timer32_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="timer32_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timer32_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timer32_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="timer32_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="timer32_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timer32_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="timer32_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="timer32_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="timer32_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="timer32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412306120" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412306120" xil_pn:in_ck="-8046607724664965751" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_timer32.v"/>
      <outfile xil_pn:name="timer32.v"/>
    </transform>
    <transform xil_pn:end_ts="1412306120" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6318370273070505070" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412306120" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2839625561445604436" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412306120" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1045486233465271959" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412306120" xil_pn:in_ck="-8046607724664965751" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_timer32.v"/>
      <outfile xil_pn:name="timer32.v"/>
    </transform>
    <transform xil_pn:end_ts="1412306122" xil_pn:in_ck="-8046607724664965751" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6973318171881797499" xil_pn:start_ts="1412306120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_timer32_beh.prj"/>
      <outfile xil_pn:name="tb_timer32_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1412306123" xil_pn:in_ck="-3855642129098110881" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-125849096778295620" xil_pn:start_ts="1412306122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_timer32_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8025938860950778751" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1045486233465271959" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5293304846074477693" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412135109" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7957275078487141683" xil_pn:start_ts="1412135109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412267547" xil_pn:in_ck="167763195995722" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4344351191826178236" xil_pn:start_ts="1412267539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="timer32.lso"/>
      <outfile xil_pn:name="timer32.ngc"/>
      <outfile xil_pn:name="timer32.ngr"/>
      <outfile xil_pn:name="timer32.prj"/>
      <outfile xil_pn:name="timer32.stx"/>
      <outfile xil_pn:name="timer32.syr"/>
      <outfile xil_pn:name="timer32.xst"/>
      <outfile xil_pn:name="timer32_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1412268298" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981283997654952" xil_pn:start_ts="1412268298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412268303" xil_pn:in_ck="182694120439336044" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3901607284413052812" xil_pn:start_ts="1412268298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="timer32.bld"/>
      <outfile xil_pn:name="timer32.ngd"/>
      <outfile xil_pn:name="timer32_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412268307" xil_pn:in_ck="182694120439336045" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1412268303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="timer32.pcf"/>
      <outfile xil_pn:name="timer32_map.map"/>
      <outfile xil_pn:name="timer32_map.mrp"/>
      <outfile xil_pn:name="timer32_map.ncd"/>
      <outfile xil_pn:name="timer32_map.ngm"/>
      <outfile xil_pn:name="timer32_map.xrpt"/>
      <outfile xil_pn:name="timer32_summary.xml"/>
      <outfile xil_pn:name="timer32_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1412268317" xil_pn:in_ck="3784861905951525382" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1412268307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="timer32.ncd"/>
      <outfile xil_pn:name="timer32.pad"/>
      <outfile xil_pn:name="timer32.par"/>
      <outfile xil_pn:name="timer32.ptwx"/>
      <outfile xil_pn:name="timer32.unroutes"/>
      <outfile xil_pn:name="timer32.xpi"/>
      <outfile xil_pn:name="timer32_pad.csv"/>
      <outfile xil_pn:name="timer32_pad.txt"/>
      <outfile xil_pn:name="timer32_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412268714" xil_pn:in_ck="182694120439335913" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="1575285754142386501" xil_pn:start_ts="1412268710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/timer32_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/timer32_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/timer32_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1412268714" xil_pn:in_ck="3914117314357396268" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1412268714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/timer32_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/timer32_timesim.v"/>
      <outfile xil_pn:name="tb_timer32.v"/>
    </transform>
    <transform xil_pn:end_ts="1412268717" xil_pn:in_ck="7850649874610825826" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="9142266497607137029" xil_pn:start_ts="1412268714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_timer32_isim_par.exe"/>
      <outfile xil_pn:name="tb_timer32_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1412268753" xil_pn:in_ck="6728653569666177086" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-8626700191417711774" xil_pn:start_ts="1412268752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_timer32_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1412268317" xil_pn:in_ck="182694120439335913" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1412268314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="timer32.twr"/>
      <outfile xil_pn:name="timer32.twx"/>
    </transform>
  </transforms>

</generated_project>
