{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616571698805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616571698806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 24 10:41:37 2021 " "Processing started: Wed Mar 24 10:41:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616571698806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616571698806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta max10 -c max10_50 " "Command: quartus_sta max10 -c max10_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616571698807 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616571698981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616571699329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571699487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571699487 ""}
{ "Info" "ISTA_SDC_FOUND" "max10_50.sdc " "Reading SDC File: 'max10_50.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616571700261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 45 inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at max10_50.sdc(45): inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 45 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at max10_50.sdc(45): inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700274 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock max10_50.sdc 45 Argument <targets> is an empty collection " "Ignored create_generated_clock at max10_50.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLK100MHZ\} \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -master_clock \{CLK100MHZ\} \[get_pins \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571700275 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock max10_50.sdc 45 Argument -source is an empty collection " "Ignored create_generated_clock at max10_50.sdc(45): Argument -source is an empty collection" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "max10_50.sdc 58 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at max10_50.sdc(58): inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 58 Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571700277 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 58 Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(58): Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 59 Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -rise_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571700278 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 59 Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(59): Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 60 Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571700279 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 60 Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(60): Argument -rise_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 61 Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_from with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  0.020  " {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616571700280 ""}  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty max10_50.sdc 61 Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_uncertainty at max10_50.sdc(61): Argument -fall_to with value \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" {  } { { "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/max10_50.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616571700281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:display_inst\|hvsync:u_hvsync\|hsync " "Node: display:display_inst\|hvsync:u_hvsync\|hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] display:display_inst\|hvsync:u_hvsync\|hsync " "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] is being clocked by display:display_inst\|hvsync:u_hvsync\|hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616571700287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616571700287 "|hdmi_leds|display:display_inst|hvsync:u_hvsync|hsync"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571700294 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571700294 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616571700294 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Rise) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571700296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Fall) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571700296 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1616571700296 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616571700298 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616571700325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.278 " "Worst-case setup slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 CLK100MHZ  " "    0.278               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571700357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616571700363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616571700363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.404 " "Worst-case hold slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.315 CLK100MHZ  " "   -0.404              -1.315 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571700365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571700367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571700369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.775 " "Worst-case minimum pulse width slack is 4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 CLK100MHZ  " "    4.775               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571700371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571700371 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1616571700424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616571700459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616571700572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616571701782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:display_inst\|hvsync:u_hvsync\|hsync " "Node: display:display_inst\|hvsync:u_hvsync\|hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] display:display_inst\|hvsync:u_hvsync\|hsync " "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] is being clocked by display:display_inst\|hvsync:u_hvsync\|hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616571702141 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616571702141 "|hdmi_leds|display:display_inst|hvsync:u_hvsync|hsync"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571702146 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571702146 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616571702146 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Rise) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571702147 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Fall) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571702147 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1616571702147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.903 " "Worst-case setup slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 CLK100MHZ  " "    0.903               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616571702167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616571702167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.329 " "Worst-case hold slack is -0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329              -1.019 CLK100MHZ  " "   -0.329              -1.019 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571702174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571702177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.780 " "Worst-case minimum pulse width slack is 4.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.780               0.000 CLK100MHZ  " "    4.780               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702182 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1616571702244 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616571702278 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "display:display_inst\|hvsync:u_hvsync\|hsync " "Node: display:display_inst\|hvsync:u_hvsync\|hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] display:display_inst\|hvsync:u_hvsync\|hsync " "Register display:display_inst\|hvsync:u_hvsync\|line_count\[9\] is being clocked by display:display_inst\|hvsync:u_hvsync\|hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616571702793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616571702793 "|hdmi_leds|display:display_inst|hvsync:u_hvsync|hsync"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571702799 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mypll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616571702799 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616571702799 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Rise) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Rise) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571702799 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK100MHZ (Fall) CLK100MHZ (Rise) setup and hold " "From CLK100MHZ (Fall) to CLK100MHZ (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1616571702799 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1616571702799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.083 " "Worst-case setup slack is 4.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.083               0.000 CLK100MHZ  " "    4.083               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616571702815 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616571702815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.223 " "Worst-case hold slack is -0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.786 CLK100MHZ  " "   -0.223              -0.786 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571702825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616571702830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.396 " "Worst-case minimum pulse width slack is 4.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.396               0.000 CLK100MHZ  " "    4.396               0.000 CLK100MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616571702836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616571702836 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1616571702887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616571704274 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616571704276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616571704435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 24 10:41:44 2021 " "Processing ended: Wed Mar 24 10:41:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616571704435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616571704435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616571704435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616571704435 ""}
