<stg><name>matrixmul</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="53">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="5">
<condition id="61">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="54">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="2">
<condition id="59">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="3">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="63">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="8">
<condition id="71">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="64">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="6" to="5">
<condition id="69">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="6">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="8" to="9">
<condition id="73">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="8" to="10">
<condition id="79">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="9" to="9">
<condition id="75">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="8">
<condition id="77">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="10" to="11">
<condition id="81">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="11" to="12">
<condition id="83">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="10">
<condition id="92">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="12" to="13">
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="12" to="11">
<condition id="90">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="13" to="14">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="14" to="12">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln), !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp), !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %input_A), !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %input_B), !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %AB), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %lp_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lp)

]]></Node>
<StgValue><ssdm name="lp_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %ln_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ln)

]]></Node>
<StgValue><ssdm name="ln_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %lm_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lm)

]]></Node>
<StgValue><ssdm name="lm_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:10  %A = alloca [1024 x i8], align 1

]]></Node>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:11  %B = alloca [1024 x i8], align 1

]]></Node>
<StgValue><ssdm name="B"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %m = shl i32 1, %lm_read

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %n = shl i32 1, %ln_read

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %p = shl i32 1, %lp_read

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i32 [ 0, %0 ], [ %i_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %exitcond8 = icmp eq i32 %i, %n

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %i_4 = add i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %exitcond8, label %.preheader14.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32">
<![CDATA[
.preheader15.preheader:0  %tmp = trunc i32 %i to i7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader15.preheader:1  %tmp_1_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:2  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15:0  %j = phi i32 [ %j_4, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15:1  %exitcond7 = icmp eq i32 %j, %m

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15:2  %j_4 = add i32 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:3  br i1 %exitcond7, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = trunc i32 %j to i12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_s = add i12 %tmp_1_cast, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_10_cast1 = zext i12 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_A_addr = getelementptr [1024 x i8]* %input_A, i64 0, i64 %tmp_10_cast1

]]></Node>
<StgValue><ssdm name="input_A_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="10">
<![CDATA[
:5  %input_A_load = load i8* %input_A_addr, align 1

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp_10_cast1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="10">
<![CDATA[
:5  %input_A_load = load i8* %input_A_addr, align 1

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:6  store i8 %input_A_load, i8* %A_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14:0  %i_1 = phi i32 [ %i_5, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14:1  %exitcond6 = icmp eq i32 %i_1, %m

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14:2  %i_5 = add i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:3  br i1 %exitcond6, label %.preheader12.preheader, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %tmp_1 = trunc i32 %i_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader13.preheader:1  %tmp_9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13:0  %j_1 = phi i32 [ %j_5, %2 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:1  %exitcond5 = icmp eq i32 %j_1, %p

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13:2  %j_5 = add i32 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %exitcond5, label %.preheader14.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = trunc i32 %j_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_5 = add i12 %tmp_9_cast, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_13_cast = zext i12 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_B_addr = getelementptr [1024 x i8]* %input_B, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="input_B_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="10">
<![CDATA[
:5  %input_B_load = load i8* %input_B_addr, align 1

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_addr = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="10">
<![CDATA[
:5  %input_B_load = load i8* %input_B_addr, align 1

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:6  store i8 %input_B_load, i8* %B_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %i_2 = phi i32 [ %i_6, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:1  %exitcond4 = icmp eq i32 %i_2, %n

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %i_6 = add i32 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond4, label %.preheader10.preheader, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32">
<![CDATA[
.preheader11.preheader:0  %tmp_3 = trunc i32 %i_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader11.preheader:1  %tmp_12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:2  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:0  %j_2 = phi i32 [ %j_6, %3 ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:1  %exitcond3 = icmp eq i32 %j_2, %p

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:2  %j_6 = add i32 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:3  br i1 %exitcond3, label %.preheader12.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32">
<![CDATA[
:0  %tmp_9 = trunc i32 %j_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_10 = add i12 %tmp_12_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_16_cast = zext i12 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %AB_addr = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store i32 0, i32* %AB_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.loopexit:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i32 [ %i_7, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:1  %exitcond2 = icmp eq i32 %i_3, %n

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:2  %i_7 = add i32 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond2, label %5, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32">
<![CDATA[
.preheader9.preheader:0  %tmp_7 = trunc i32 %i_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader9.preheader:1  %tmp_15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader9:0  %j_3 = phi i32 [ 0, %.preheader9.preheader ], [ %j_7, %.preheader9.loopexit ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:1  %exitcond1 = icmp eq i32 %j_3, %p

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:2  %j_7 = add i32 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3  br i1 %exitcond1, label %.preheader10.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_11 = trunc i32 %j_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:1  %tmp_12 = add i12 %tmp_15_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:2  %tmp_17_cast = zext i12 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %AB_addr_1 = getelementptr [1024 x i32]* %AB, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="AB_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i32 [ %k_1, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %exitcond = icmp eq i32 %k, %m

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %k_1 = add i32 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %.preheader9.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32">
<![CDATA[
:0  %tmp_13 = trunc i32 %k to i12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_14 = add i12 %tmp_15_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_18_cast = zext i12 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_1 = getelementptr [1024 x i8]* %A, i64 0, i64 %tmp_18_cast

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="32">
<![CDATA[
:4  %tmp_15 = trunc i32 %k to i7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:5  %tmp_20_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_15, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_16 = add i12 %tmp_20_cast, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
:7  %tmp_21_cast = zext i12 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr_1 = getelementptr [1024 x i8]* %B, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="10">
<![CDATA[
:9  %A_load = load i8* %A_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
:11  %B_load = load i8* %B_addr_1, align 1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
:15  %AB_load = load i32* %AB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="10">
<![CDATA[
:9  %A_load = load i8* %A_addr_1, align 1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="10">
<![CDATA[
:11  %B_load = load i8* %B_addr_1, align 1

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
:15  %AB_load = load i32* %AB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
:10  %tmp_6_cast = zext i8 %A_load to i16

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
:12  %tmp_8_cast = zext i8 %B_load to i16

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_6 = mul i16 %tmp_6_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="16">
<![CDATA[
:14  %tmp_10_cast = zext i16 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_8 = add i32 %tmp_10_cast, %AB_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:17  store i32 %tmp_8, i32* %AB_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="164" name="lm" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lm"/></StgValue>
</port>
<port id="165" name="ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ln"/></StgValue>
</port>
<port id="166" name="lp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lp"/></StgValue>
</port>
<port id="167" name="input_A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="input_B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="AB" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="171" from="_ssdm_op_SpecBitsMap" to="StgValue_15" fromId="170" toId="15">
</dataflow>
<dataflow id="172" from="lm" to="StgValue_15" fromId="164" toId="15">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecBitsMap" to="StgValue_16" fromId="170" toId="16">
</dataflow>
<dataflow id="174" from="ln" to="StgValue_16" fromId="165" toId="16">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="170" toId="17">
</dataflow>
<dataflow id="176" from="lp" to="StgValue_17" fromId="166" toId="17">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="170" toId="18">
</dataflow>
<dataflow id="178" from="input_A" to="StgValue_18" fromId="167" toId="18">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="170" toId="19">
</dataflow>
<dataflow id="180" from="input_B" to="StgValue_19" fromId="168" toId="19">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="170" toId="20">
</dataflow>
<dataflow id="182" from="AB" to="StgValue_20" fromId="169" toId="20">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecTopModule" to="StgValue_21" fromId="183" toId="21">
</dataflow>
<dataflow id="186" from="matrixmul_str" to="StgValue_21" fromId="185" toId="21">
</dataflow>
<dataflow id="188" from="_ssdm_op_Read.ap_auto.i32" to="lp_read" fromId="187" toId="22">
</dataflow>
<dataflow id="189" from="lp" to="lp_read" fromId="166" toId="22">
</dataflow>
<dataflow id="190" from="_ssdm_op_Read.ap_auto.i32" to="ln_read" fromId="187" toId="23">
</dataflow>
<dataflow id="191" from="ln" to="ln_read" fromId="165" toId="23">
</dataflow>
<dataflow id="192" from="_ssdm_op_Read.ap_auto.i32" to="lm_read" fromId="187" toId="24">
</dataflow>
<dataflow id="193" from="lm" to="lm_read" fromId="164" toId="24">
</dataflow>
<dataflow id="195" from="StgValue_194" to="A" fromId="194" toId="25">
</dataflow>
<dataflow id="196" from="StgValue_194" to="B" fromId="194" toId="26">
</dataflow>
<dataflow id="198" from="StgValue_197" to="m" fromId="197" toId="27">
</dataflow>
<dataflow id="199" from="lm_read" to="m" fromId="24" toId="27">
</dataflow>
<dataflow id="200" from="StgValue_197" to="n" fromId="197" toId="28">
</dataflow>
<dataflow id="201" from="ln_read" to="n" fromId="23" toId="28">
</dataflow>
<dataflow id="202" from="StgValue_197" to="p" fromId="197" toId="29">
</dataflow>
<dataflow id="203" from="lp_read" to="p" fromId="22" toId="29">
</dataflow>
<dataflow id="205" from="StgValue_204" to="i" fromId="204" toId="31">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="StgValue_30" to="i" fromId="30" toId="31">
</dataflow>
<dataflow id="207" from="i_4" to="i" fromId="33" toId="31">
<BackEdge/>
<condition id="108">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="StgValue_48" to="i" fromId="48" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="209" from="i" to="exitcond8" fromId="31" toId="32">
</dataflow>
<dataflow id="210" from="n" to="exitcond8" fromId="28" toId="32">
</dataflow>
<dataflow id="211" from="i" to="i_4" fromId="31" toId="33">
</dataflow>
<dataflow id="212" from="StgValue_197" to="i_4" fromId="197" toId="33">
</dataflow>
<dataflow id="213" from="exitcond8" to="StgValue_34" fromId="32" toId="34">
</dataflow>
<dataflow id="214" from="i" to="tmp" fromId="31" toId="35">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_1_cast" fromId="215" toId="36">
</dataflow>
<dataflow id="217" from="tmp" to="tmp_1_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="219" from="StgValue_218" to="tmp_1_cast" fromId="218" toId="36">
</dataflow>
<dataflow id="220" from="j_4" to="j" fromId="41" toId="39">
<BackEdge/>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="StgValue_52" to="j" fromId="52" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="222" from="StgValue_204" to="j" fromId="204" toId="39">
<condition id="110">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_37" to="j" fromId="37" toId="39">
</dataflow>
<dataflow id="224" from="j" to="exitcond7" fromId="39" toId="40">
</dataflow>
<dataflow id="225" from="m" to="exitcond7" fromId="27" toId="40">
</dataflow>
<dataflow id="226" from="j" to="j_4" fromId="39" toId="41">
</dataflow>
<dataflow id="227" from="StgValue_197" to="j_4" fromId="197" toId="41">
</dataflow>
<dataflow id="228" from="exitcond7" to="StgValue_42" fromId="40" toId="42">
</dataflow>
<dataflow id="229" from="j" to="tmp_2" fromId="39" toId="43">
</dataflow>
<dataflow id="230" from="tmp_1_cast" to="tmp_s" fromId="36" toId="44">
</dataflow>
<dataflow id="231" from="tmp_2" to="tmp_s" fromId="43" toId="44">
</dataflow>
<dataflow id="232" from="tmp_s" to="tmp_10_cast1" fromId="44" toId="45">
</dataflow>
<dataflow id="233" from="input_A" to="input_A_addr" fromId="167" toId="46">
</dataflow>
<dataflow id="235" from="StgValue_234" to="input_A_addr" fromId="234" toId="46">
</dataflow>
<dataflow id="236" from="tmp_10_cast1" to="input_A_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="237" from="input_A_addr" to="input_A_load" fromId="46" toId="47">
</dataflow>
<dataflow id="238" from="A" to="A_addr" fromId="25" toId="49">
</dataflow>
<dataflow id="239" from="StgValue_234" to="A_addr" fromId="234" toId="49">
</dataflow>
<dataflow id="240" from="tmp_10_cast1" to="A_addr" fromId="45" toId="49">
</dataflow>
<dataflow id="241" from="input_A_addr" to="input_A_load" fromId="46" toId="50">
</dataflow>
<dataflow id="242" from="input_A_load" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="243" from="A_addr" to="StgValue_51" fromId="49" toId="51">
</dataflow>
<dataflow id="244" from="i_5" to="i_1" fromId="55" toId="53">
<BackEdge/>
<condition id="111">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="245" from="StgValue_70" to="i_1" fromId="70" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="246" from="StgValue_204" to="i_1" fromId="204" toId="53">
<condition id="112">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="StgValue_38" to="i_1" fromId="38" toId="53">
</dataflow>
<dataflow id="248" from="i_1" to="exitcond6" fromId="53" toId="54">
</dataflow>
<dataflow id="249" from="m" to="exitcond6" fromId="27" toId="54">
</dataflow>
<dataflow id="250" from="i_1" to="i_5" fromId="53" toId="55">
</dataflow>
<dataflow id="251" from="StgValue_197" to="i_5" fromId="197" toId="55">
</dataflow>
<dataflow id="252" from="exitcond6" to="StgValue_56" fromId="54" toId="56">
</dataflow>
<dataflow id="253" from="i_1" to="tmp_1" fromId="53" toId="57">
</dataflow>
<dataflow id="254" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_9_cast" fromId="215" toId="58">
</dataflow>
<dataflow id="255" from="tmp_1" to="tmp_9_cast" fromId="57" toId="58">
</dataflow>
<dataflow id="256" from="StgValue_218" to="tmp_9_cast" fromId="218" toId="58">
</dataflow>
<dataflow id="257" from="j_5" to="j_1" fromId="63" toId="61">
<BackEdge/>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="StgValue_74" to="j_1" fromId="74" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="259" from="StgValue_204" to="j_1" fromId="204" toId="61">
<condition id="114">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="StgValue_59" to="j_1" fromId="59" toId="61">
</dataflow>
<dataflow id="261" from="j_1" to="exitcond5" fromId="61" toId="62">
</dataflow>
<dataflow id="262" from="p" to="exitcond5" fromId="29" toId="62">
</dataflow>
<dataflow id="263" from="j_1" to="j_5" fromId="61" toId="63">
</dataflow>
<dataflow id="264" from="StgValue_197" to="j_5" fromId="197" toId="63">
</dataflow>
<dataflow id="265" from="exitcond5" to="StgValue_64" fromId="62" toId="64">
</dataflow>
<dataflow id="266" from="j_1" to="tmp_4" fromId="61" toId="65">
</dataflow>
<dataflow id="267" from="tmp_9_cast" to="tmp_5" fromId="58" toId="66">
</dataflow>
<dataflow id="268" from="tmp_4" to="tmp_5" fromId="65" toId="66">
</dataflow>
<dataflow id="269" from="tmp_5" to="tmp_13_cast" fromId="66" toId="67">
</dataflow>
<dataflow id="270" from="input_B" to="input_B_addr" fromId="168" toId="68">
</dataflow>
<dataflow id="271" from="StgValue_234" to="input_B_addr" fromId="234" toId="68">
</dataflow>
<dataflow id="272" from="tmp_13_cast" to="input_B_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="273" from="input_B_addr" to="input_B_load" fromId="68" toId="69">
</dataflow>
<dataflow id="274" from="B" to="B_addr" fromId="26" toId="71">
</dataflow>
<dataflow id="275" from="StgValue_234" to="B_addr" fromId="234" toId="71">
</dataflow>
<dataflow id="276" from="tmp_13_cast" to="B_addr" fromId="67" toId="71">
</dataflow>
<dataflow id="277" from="input_B_addr" to="input_B_load" fromId="68" toId="72">
</dataflow>
<dataflow id="278" from="input_B_load" to="StgValue_73" fromId="72" toId="73">
</dataflow>
<dataflow id="279" from="B_addr" to="StgValue_73" fromId="71" toId="73">
</dataflow>
<dataflow id="280" from="i_6" to="i_2" fromId="77" toId="75">
<BackEdge/>
<condition id="115">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="281" from="StgValue_93" to="i_2" fromId="93" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="282" from="StgValue_204" to="i_2" fromId="204" toId="75">
<condition id="116">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="283" from="StgValue_60" to="i_2" fromId="60" toId="75">
</dataflow>
<dataflow id="284" from="i_2" to="exitcond4" fromId="75" toId="76">
</dataflow>
<dataflow id="285" from="n" to="exitcond4" fromId="28" toId="76">
</dataflow>
<dataflow id="286" from="i_2" to="i_6" fromId="75" toId="77">
</dataflow>
<dataflow id="287" from="StgValue_197" to="i_6" fromId="197" toId="77">
</dataflow>
<dataflow id="288" from="exitcond4" to="StgValue_78" fromId="76" toId="78">
</dataflow>
<dataflow id="289" from="i_2" to="tmp_3" fromId="75" toId="79">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_12_cast" fromId="215" toId="80">
</dataflow>
<dataflow id="291" from="tmp_3" to="tmp_12_cast" fromId="79" toId="80">
</dataflow>
<dataflow id="292" from="StgValue_218" to="tmp_12_cast" fromId="218" toId="80">
</dataflow>
<dataflow id="293" from="j_6" to="j_2" fromId="85" toId="83">
<BackEdge/>
<condition id="117">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="StgValue_92" to="j_2" fromId="92" toId="83">
<BackEdge/>
</dataflow>
<dataflow id="295" from="StgValue_204" to="j_2" fromId="204" toId="83">
<condition id="118">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="StgValue_81" to="j_2" fromId="81" toId="83">
</dataflow>
<dataflow id="297" from="j_2" to="exitcond3" fromId="83" toId="84">
</dataflow>
<dataflow id="298" from="p" to="exitcond3" fromId="29" toId="84">
</dataflow>
<dataflow id="299" from="j_2" to="j_6" fromId="83" toId="85">
</dataflow>
<dataflow id="300" from="StgValue_197" to="j_6" fromId="197" toId="85">
</dataflow>
<dataflow id="301" from="exitcond3" to="StgValue_86" fromId="84" toId="86">
</dataflow>
<dataflow id="302" from="j_2" to="tmp_9" fromId="83" toId="87">
</dataflow>
<dataflow id="303" from="tmp_12_cast" to="tmp_10" fromId="80" toId="88">
</dataflow>
<dataflow id="304" from="tmp_9" to="tmp_10" fromId="87" toId="88">
</dataflow>
<dataflow id="305" from="tmp_10" to="tmp_16_cast" fromId="88" toId="89">
</dataflow>
<dataflow id="306" from="AB" to="AB_addr" fromId="169" toId="90">
</dataflow>
<dataflow id="307" from="StgValue_234" to="AB_addr" fromId="234" toId="90">
</dataflow>
<dataflow id="308" from="tmp_16_cast" to="AB_addr" fromId="89" toId="90">
</dataflow>
<dataflow id="309" from="StgValue_204" to="StgValue_91" fromId="204" toId="91">
</dataflow>
<dataflow id="310" from="AB_addr" to="StgValue_91" fromId="90" toId="91">
</dataflow>
<dataflow id="311" from="i_7" to="i_3" fromId="96" toId="94">
<BackEdge/>
<condition id="119">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="312" from="StgValue_111" to="i_3" fromId="111" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="313" from="StgValue_204" to="i_3" fromId="204" toId="94">
<condition id="120">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="314" from="StgValue_82" to="i_3" fromId="82" toId="94">
</dataflow>
<dataflow id="315" from="i_3" to="exitcond2" fromId="94" toId="95">
</dataflow>
<dataflow id="316" from="n" to="exitcond2" fromId="28" toId="95">
</dataflow>
<dataflow id="317" from="i_3" to="i_7" fromId="94" toId="96">
</dataflow>
<dataflow id="318" from="StgValue_197" to="i_7" fromId="197" toId="96">
</dataflow>
<dataflow id="319" from="exitcond2" to="StgValue_97" fromId="95" toId="97">
</dataflow>
<dataflow id="320" from="i_3" to="tmp_7" fromId="94" toId="98">
</dataflow>
<dataflow id="321" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_15_cast" fromId="215" toId="99">
</dataflow>
<dataflow id="322" from="tmp_7" to="tmp_15_cast" fromId="98" toId="99">
</dataflow>
<dataflow id="323" from="StgValue_218" to="tmp_15_cast" fromId="218" toId="99">
</dataflow>
<dataflow id="324" from="StgValue_204" to="j_3" fromId="204" toId="102">
<condition id="121">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="325" from="StgValue_100" to="j_3" fromId="100" toId="102">
</dataflow>
<dataflow id="326" from="j_7" to="j_3" fromId="104" toId="102">
<BackEdge/>
<condition id="122">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="327" from="StgValue_128" to="j_3" fromId="128" toId="102">
<BackEdge/>
</dataflow>
<dataflow id="328" from="j_3" to="exitcond1" fromId="102" toId="103">
</dataflow>
<dataflow id="329" from="p" to="exitcond1" fromId="29" toId="103">
</dataflow>
<dataflow id="330" from="j_3" to="j_7" fromId="102" toId="104">
</dataflow>
<dataflow id="331" from="StgValue_197" to="j_7" fromId="197" toId="104">
</dataflow>
<dataflow id="332" from="exitcond1" to="StgValue_105" fromId="103" toId="105">
</dataflow>
<dataflow id="333" from="j_3" to="tmp_11" fromId="102" toId="106">
</dataflow>
<dataflow id="334" from="tmp_15_cast" to="tmp_12" fromId="99" toId="107">
</dataflow>
<dataflow id="335" from="tmp_11" to="tmp_12" fromId="106" toId="107">
</dataflow>
<dataflow id="336" from="tmp_12" to="tmp_17_cast" fromId="107" toId="108">
</dataflow>
<dataflow id="337" from="AB" to="AB_addr_1" fromId="169" toId="109">
</dataflow>
<dataflow id="338" from="StgValue_234" to="AB_addr_1" fromId="234" toId="109">
</dataflow>
<dataflow id="339" from="tmp_17_cast" to="AB_addr_1" fromId="108" toId="109">
</dataflow>
<dataflow id="340" from="k_1" to="k" fromId="114" toId="112">
<BackEdge/>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="StgValue_138" to="k" fromId="138" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="342" from="StgValue_204" to="k" fromId="204" toId="112">
<condition id="124">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="343" from="StgValue_110" to="k" fromId="110" toId="112">
</dataflow>
<dataflow id="344" from="k" to="exitcond" fromId="112" toId="113">
</dataflow>
<dataflow id="345" from="m" to="exitcond" fromId="27" toId="113">
</dataflow>
<dataflow id="346" from="k" to="k_1" fromId="112" toId="114">
</dataflow>
<dataflow id="347" from="StgValue_197" to="k_1" fromId="197" toId="114">
</dataflow>
<dataflow id="348" from="exitcond" to="StgValue_115" fromId="113" toId="115">
</dataflow>
<dataflow id="349" from="k" to="tmp_13" fromId="112" toId="116">
</dataflow>
<dataflow id="350" from="tmp_15_cast" to="tmp_14" fromId="99" toId="117">
</dataflow>
<dataflow id="351" from="tmp_13" to="tmp_14" fromId="116" toId="117">
</dataflow>
<dataflow id="352" from="tmp_14" to="tmp_18_cast" fromId="117" toId="118">
</dataflow>
<dataflow id="353" from="A" to="A_addr_1" fromId="25" toId="119">
</dataflow>
<dataflow id="354" from="StgValue_234" to="A_addr_1" fromId="234" toId="119">
</dataflow>
<dataflow id="355" from="tmp_18_cast" to="A_addr_1" fromId="118" toId="119">
</dataflow>
<dataflow id="356" from="k" to="tmp_15" fromId="112" toId="120">
</dataflow>
<dataflow id="357" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_20_cast" fromId="215" toId="121">
</dataflow>
<dataflow id="358" from="tmp_15" to="tmp_20_cast" fromId="120" toId="121">
</dataflow>
<dataflow id="359" from="StgValue_218" to="tmp_20_cast" fromId="218" toId="121">
</dataflow>
<dataflow id="360" from="tmp_20_cast" to="tmp_16" fromId="121" toId="122">
</dataflow>
<dataflow id="361" from="tmp_11" to="tmp_16" fromId="106" toId="122">
</dataflow>
<dataflow id="362" from="tmp_16" to="tmp_21_cast" fromId="122" toId="123">
</dataflow>
<dataflow id="363" from="B" to="B_addr_1" fromId="26" toId="124">
</dataflow>
<dataflow id="364" from="StgValue_234" to="B_addr_1" fromId="234" toId="124">
</dataflow>
<dataflow id="365" from="tmp_21_cast" to="B_addr_1" fromId="123" toId="124">
</dataflow>
<dataflow id="366" from="A_addr_1" to="A_load" fromId="119" toId="125">
</dataflow>
<dataflow id="367" from="B_addr_1" to="B_load" fromId="124" toId="126">
</dataflow>
<dataflow id="368" from="AB_addr_1" to="AB_load" fromId="109" toId="127">
</dataflow>
<dataflow id="369" from="A_addr_1" to="A_load" fromId="119" toId="129">
</dataflow>
<dataflow id="370" from="B_addr_1" to="B_load" fromId="124" toId="130">
</dataflow>
<dataflow id="371" from="AB_addr_1" to="AB_load" fromId="109" toId="131">
</dataflow>
<dataflow id="372" from="A_load" to="tmp_6_cast" fromId="129" toId="132">
</dataflow>
<dataflow id="373" from="B_load" to="tmp_8_cast" fromId="130" toId="133">
</dataflow>
<dataflow id="374" from="tmp_6_cast" to="tmp_6" fromId="132" toId="134">
</dataflow>
<dataflow id="375" from="tmp_8_cast" to="tmp_6" fromId="133" toId="134">
</dataflow>
<dataflow id="376" from="tmp_6" to="tmp_10_cast" fromId="134" toId="135">
</dataflow>
<dataflow id="377" from="tmp_10_cast" to="tmp_8" fromId="135" toId="136">
</dataflow>
<dataflow id="378" from="AB_load" to="tmp_8" fromId="131" toId="136">
</dataflow>
<dataflow id="379" from="tmp_8" to="StgValue_137" fromId="136" toId="137">
</dataflow>
<dataflow id="380" from="AB_addr_1" to="StgValue_137" fromId="109" toId="137">
</dataflow>
<dataflow id="381" from="exitcond8" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="382" from="exitcond7" to="StgValue_3" fromId="40" toId="3">
</dataflow>
<dataflow id="383" from="exitcond6" to="StgValue_5" fromId="54" toId="5">
</dataflow>
<dataflow id="384" from="exitcond5" to="StgValue_6" fromId="62" toId="6">
</dataflow>
<dataflow id="385" from="exitcond4" to="StgValue_8" fromId="76" toId="8">
</dataflow>
<dataflow id="386" from="exitcond3" to="StgValue_9" fromId="84" toId="9">
</dataflow>
<dataflow id="387" from="exitcond2" to="StgValue_10" fromId="95" toId="10">
</dataflow>
<dataflow id="388" from="exitcond1" to="StgValue_11" fromId="103" toId="11">
</dataflow>
<dataflow id="389" from="exitcond" to="StgValue_12" fromId="113" toId="12">
</dataflow>
</dataflows>


</stg>
