<stg><name>maxpool</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %store_ln55 = store i4 0, i4 %f

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:17 %store_ln56 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln55 = br void %VITIS_LOOP_59_1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_59_1:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_59_1:1 %icmp_ln55 = icmp_eq  i12 %indvar_flatten_load, i12 2856

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_59_1:2 %add_ln55_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_59_1:3 %br_ln55 = br i1 %icmp_ln55, void %for.inc23, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:1 %store_ln55 = store i12 %add_ln55_1, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc23:0 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:5 %icmp_ln56 = icmp_eq  i9 %i_load, i9 357

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc23:6 %select_ln55 = select i1 %icmp_ln56, i9 0, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1923.exit:0 %add_ln56 = add i9 %select_ln55, i9 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:3 %store_ln56 = store i9 %add_ln56, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="53" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="54" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="55" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="57" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc23:1 %f_load = load i4 %f

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23:2 %add_ln55 = add i4 %f_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc23:7 %select_ln55_1 = select i1 %icmp_ln56, i4 %add_ln55, i4 %f_load

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4">
<![CDATA[
for.inc23:8 %trunc_ln55 = trunc i4 %select_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23:9 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln55_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="9">
<![CDATA[
for.inc23:11 %zext_ln56 = zext i9 %select_ln55

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc23:12 %mul_ln56 = mul i19 %zext_ln56, i19 820

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23:13 %tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln56, i32 12, i32 18

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc23:28 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 0, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
for.inc23:29 %zext_ln58 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:30 %input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:31 %input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:32 %input_0_load = load i12 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:33 %input_1_load = load i12 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc23:35 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 1, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
for.inc23:36 %zext_ln61 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:37 %input_0_addr_1 = getelementptr i11 %input_0, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:38 %input_1_addr_1 = getelementptr i11 %input_1, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:39 %input_0_load_1 = load i12 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:40 %input_1_load_1 = load i12 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:44 %br_ln64 = br i1 %trunc_ln55, void %arrayidx1923.case.0, void %arrayidx1923.case.1

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.exit:0 %br_ln64 = br void %arrayidx1923.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.exit:0 %br_ln64 = br void %arrayidx1923.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:2 %store_ln55 = store i4 %select_ln55_1, i4 %f

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923.exit:4 %br_ln56 = br void %VITIS_LOOP_59_1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3">
<![CDATA[
for.inc23:27 %trunc_ln56 = trunc i3 %urem_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:32 %input_0_load = load i12 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:33 %input_1_load = load i12 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:34 %maxval = select i1 %trunc_ln55, i11 %input_1_load, i11 %input_0_load

]]></Node>
<StgValue><ssdm name="maxval"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:39 %input_0_load_1 = load i12 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:40 %input_1_load_1 = load i12 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:41 %v = select i1 %trunc_ln55, i11 %input_1_load_1, i11 %input_0_load_1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc23:42 %icmp_ln62 = icmp_ugt  i11 %v, i11 %maxval

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:43 %maxval_2 = select i1 %icmp_ln62, i11 %v, i11 %maxval

]]></Node>
<StgValue><ssdm name="maxval_2"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx1923.case.0:0 %switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_0.case.4, i3 0, void %arrayidx1923_0.case.0, i3 1, void %arrayidx1923_0.case.1, i3 2, void %arrayidx1923_0.case.2, i3 3, void %arrayidx1923_0.case.3

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx1923.case.1:0 %switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_1.case.4, i3 0, void %arrayidx1923_1.case.0, i3 1, void %arrayidx1923_1.case.1, i3 2, void %arrayidx1923_1.case.2, i3 3, void %arrayidx1923_1.case.3

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.end25:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POOL_F_POOL_X_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2856, i64 2856, i64 2856

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc23:10 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc23:14 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_cast, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.inc23:15 %zext_ln64 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:16 %output_0_0_addr = getelementptr i11 %output_0_0, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:17 %output_0_1_addr = getelementptr i11 %output_0_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:18 %output_0_2_addr = getelementptr i11 %output_0_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:19 %output_0_3_addr = getelementptr i11 %output_0_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_3_addr"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:20 %output_0_4_addr = getelementptr i11 %output_0_4, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_4_addr"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:21 %output_1_0_addr = getelementptr i11 %output_1_0, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:22 %output_1_1_addr = getelementptr i11 %output_1_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:23 %output_1_2_addr = getelementptr i11 %output_1_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:24 %output_1_3_addr = getelementptr i11 %output_1_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:25 %output_1_4_addr = getelementptr i11 %output_1_4, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_4_addr"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.3:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.3:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.2:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.2:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.1:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.1:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.0:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.0:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.4:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.4:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.3:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.3:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.2:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.2:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.1:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.1:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.0:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.0:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.4:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.4:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
