
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003572                       # Number of seconds simulated
sim_ticks                                  3571916082                       # Number of ticks simulated
final_tick                               533181435018                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174168                       # Simulator instruction rate (inst/s)
host_op_rate                                   220574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307211                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889576                       # Number of bytes of host memory used
host_seconds                                 11626.91                       # Real time elapsed on the host
sim_insts                                  2025036122                       # Number of instructions simulated
sim_ops                                    2564599955                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       237056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       245376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               493184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       134016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            134016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1852                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1917                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3853                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1047                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1047                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1576745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     66366621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1433404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68695903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138072673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1576745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1433404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3010149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37519358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37519358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37519358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1576745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     66366621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1433404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68695903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175592031                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8565747                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534497                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206992                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193122                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299963                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8928                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797340                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493085                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039676                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        704668                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634983                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8454609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4857743     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354572      4.19%     61.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335581      3.97%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315199      3.73%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187998      2.22%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135939      1.61%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208393      2.46%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798224     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8454609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960990                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479515                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670784                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436904                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42005                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825394                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496546                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3964                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19972806                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10838                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825394                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662926                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         312351                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76088                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288757                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289087                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368712                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156071                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848825                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90221625                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90221625                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788552                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10060245                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3634                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1914                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706763                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1903087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23089                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       442597                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18046626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607261                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22898                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5712720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17476330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8454609                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727728                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839616                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2971285     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1705898     20.18%     55.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1369833     16.20%     71.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816826      9.66%     81.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       829631      9.81%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380843      4.50%     95.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243358      2.88%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67148      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69787      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8454609                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63604     57.86%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21940     19.96%     77.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24379     22.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008708     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200201      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548882     10.60%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847879      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607261                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705311                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109923                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007525                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37801950                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23763153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717184                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46234                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667885                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232214                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825394                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224657                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14097                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050175                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        87537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1903087                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015916                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1902                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1432                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239309                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366489                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468913                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240770                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303718                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019021                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834805                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677202                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246295                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235555                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199995                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24890784                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661916                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369615                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5810912                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206192                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7629215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3041305     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047699     26.84%     66.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848824     11.13%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429705      5.63%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451075      5.91%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227355      2.98%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155946      2.04%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89607      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337699      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7629215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018901                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235199                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337699                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25342157                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36927915                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 111138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856575                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856575                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167441                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167441                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64942886                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19473818                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18737326                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8565747                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3149437                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2555150                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214173                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308190                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1236843                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334293                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9233                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3292005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17339504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3149437                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1571136                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3658825                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1126876                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        571027                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619876                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8429527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4770702     56.60%     56.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228336      2.71%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260760      3.09%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474541      5.63%     68.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          217044      2.57%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327637      3.89%     74.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180515      2.14%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150546      1.79%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1819446     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8429527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367678                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024284                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3474661                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       522908                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3491097                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35315                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        905542                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534881                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3396                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20628223                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4884                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        905542                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3664572                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         139915                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       123352                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3332174                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263968                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19816188                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3819                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142057                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          811                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27745907                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92300293                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92300293                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17059623                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10686265                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4264                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2608                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           678714                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1851087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       945274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       308661                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18618224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14983980                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29614                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6288603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18846171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8429527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922782                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2944174     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1788190     21.21%     56.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221101     14.49%     70.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       847267     10.05%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       706951      8.39%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383326      4.55%     93.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376985      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86821      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74712      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8429527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108397     76.56%     76.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15346     10.84%     87.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17832     12.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12488427     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211966      1.41%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1648      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1496722      9.99%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785217      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14983980                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749291                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009449                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38568674                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24911280                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14549364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15125558                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29916                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722530                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238194                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        905542                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57315                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9304                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18622518                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1851087                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       945274                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2585                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6729                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122665                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249600                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14699726                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1395862                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284249                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2150920                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2083356                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            755058                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716106                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14560959                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14549364                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9521810                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26703078                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698552                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356581                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10003248                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12286807                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6335752                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3443                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216978                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7523985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2964058     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2051062     27.26%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842213     11.19%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419509      5.58%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       428585      5.70%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       168622      2.24%     91.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184566      2.45%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95014      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370356      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7523985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10003248                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12286807                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1835634                       # Number of memory references committed
system.switch_cpus1.commit.loads              1128554                       # Number of loads committed
system.switch_cpus1.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1767114                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11068435                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249835                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370356                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25775850                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38151461                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 136220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10003248                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12286807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10003248                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167820                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167820                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66089801                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20106039                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19099678                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3434                       # number of misc regfile writes
system.l2.replacements                           3854                       # number of replacements
system.l2.tagsinuse                      16379.193335                       # Cycle average of tags in use
system.l2.total_refs                          1308321                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20232                       # Sample count of references to valid blocks.
system.l2.avg_refs                          64.665925                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            92.049666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     41.908617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    945.987178                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.496022                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    988.977250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8107.881436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6164.893165                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005618                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002558                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.057738                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060362                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.494866                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.376275                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999707                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8932                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5811                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14748                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4076                       # number of Writeback hits
system.l2.Writeback_hits::total                  4076                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   208                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9032                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5919                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14956                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9032                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5919                       # number of overall hits
system.l2.overall_hits::total                   14956                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1852                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1917                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3853                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1917                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3853                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1852                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1917                       # number of overall misses
system.l2.overall_misses::total                  3853                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1999343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     88215982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1833025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     85610163                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       177658513                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1999343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     88215982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1833025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     85610163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        177658513                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1999343                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     88215982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1833025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     85610163                       # number of overall miss cycles
system.l2.overall_miss_latency::total       177658513                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10784                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18601                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4076                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4076                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               208                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10884                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18809                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10884                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18809                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.171736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.248059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.207139                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.170158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244640                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204849                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.170158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244640                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204849                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45439.613636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47632.819654                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45825.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44658.405321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46109.139112                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45439.613636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47632.819654                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45825.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44658.405321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46109.139112                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45439.613636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47632.819654                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45825.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44658.405321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46109.139112                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1047                       # number of writebacks
system.l2.writebacks::total                      1047                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1852                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3853                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3853                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1749779                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     77592671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1600942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     74519494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    155462886                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1749779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     77592671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1600942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     74519494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    155462886                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1749779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     77592671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1600942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     74519494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    155462886                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.171736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.207139                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204849                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39767.704545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41896.690605                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40023.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38872.975483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40348.529977                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39767.704545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41896.690605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40023.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38872.975483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40348.529977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39767.704545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41896.690605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40023.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38872.975483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40348.529977                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.244563                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644598                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709291.122867                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.991887                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.252676                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068897                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862584                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931482                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634921                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634921                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634921                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634921                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634921                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634921                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3205242                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3205242                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3205242                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3205242                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3205242                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3205242                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634983                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634983                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634983                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634983                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51697.451613                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51697.451613                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51697.451613                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51697.451613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51697.451613                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51697.451613                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2419464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2419464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2419464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2419464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2419464                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2419464                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53765.866667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53765.866667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53765.866667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53765.866667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53765.866667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53765.866667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10884                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174233918                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11140                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15640.387612                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.755795                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.244205                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131656                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131656                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911577                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911577                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911577                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911577                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37526                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          329                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37855                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37855                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37855                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1113213378                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1113213378                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9935068                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9935068                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1123148446                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1123148446                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1123148446                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1123148446                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1169182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1169182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949432                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949432                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949432                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949432                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019418                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29665.122262                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29665.122262                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30197.775076                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30197.775076                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29669.751578                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29669.751578                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29669.751578                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29669.751578                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1966                       # number of writebacks
system.cpu0.dcache.writebacks::total             1966                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26742                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26742                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26971                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10784                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10884                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10884                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10884                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10884                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    187023161                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    187023161                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2136737                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2136737                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    189159898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    189159898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    189159898                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    189159898                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005583                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005583                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005583                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005583                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17342.652170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17342.652170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21367.370000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21367.370000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17379.630467                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17379.630467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17379.630467                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17379.630467                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.165722                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006662530                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950896.375969                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.165722                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067573                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619823                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619823                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619823                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619823                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619823                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2660854                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2660854                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2660854                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2660854                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2660854                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2660854                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619876                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619876                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619876                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619876                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50204.792453                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50204.792453                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50204.792453                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50204.792453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50204.792453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50204.792453                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2200207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2200207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2200207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2200207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2200207                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2200207                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50004.704545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50004.704545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50004.704545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50004.704545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50004.704545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50004.704545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7836                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165204792                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8092                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20415.817103                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.252784                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.747216                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887706                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112294                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1088054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1088054                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       703117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        703117                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2485                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2485                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791171                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14977                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          390                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15367                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15367                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15367                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15367                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    445784366                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    445784366                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15462195                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15462195                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    461246561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    461246561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    461246561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    461246561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1103031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1103031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       703507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       703507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1806538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1806538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1806538                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1806538                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013578                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29764.596782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29764.596782                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39646.653846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39646.653846                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30015.394091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30015.394091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30015.394091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30015.394091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2110                       # number of writebacks
system.cpu1.dcache.writebacks::total             2110                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7249                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7249                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7531                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7531                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7728                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          108                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7836                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7836                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147236497                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147236497                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2952441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2952441                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    150188938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    150188938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    150188938                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    150188938                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007006                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004338                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004338                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004338                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004338                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19052.341744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19052.341744                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27337.416667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27337.416667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19166.531138                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19166.531138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19166.531138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19166.531138                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
