
---------- Begin Simulation Statistics ----------
final_tick                                 4184306000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142233                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724076                       # Number of bytes of host memory used
host_op_rate                                   278744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.64                       # Real time elapsed on the host
host_tick_rate                               50634677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753686                       # Number of instructions simulated
sim_ops                                      23034606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004184                       # Number of seconds simulated
sim_ticks                                  4184306000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12219910                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9779740                       # number of cc regfile writes
system.cpu.committedInsts                    11753686                       # Number of Instructions Simulated
system.cpu.committedOps                      23034606                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.711999                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.711999                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463228                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331921                       # number of floating regfile writes
system.cpu.idleCycles                          211823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121822                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2433261                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.035199                       # Inst execution rate
system.cpu.iew.exec_refs                      4904039                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533013                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  638765                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4694127                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13329                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714325                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27248823                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4371026                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            277285                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25400402                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4107                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                220601                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116698                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                230375                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            291                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41335                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80487                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33821096                       # num instructions consuming a value
system.cpu.iew.wb_count                      25234606                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627937                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21237508                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.015387                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25276618                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31857153                       # number of integer regfile reads
system.cpu.int_regfile_writes                19213211                       # number of integer regfile writes
system.cpu.ipc                               1.404496                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.404496                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166205      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17438197     67.91%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18982      0.07%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630604      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197947      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               323962      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11156      0.04%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55455      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667729      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49153      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2551862      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368814      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867201      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178871      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25677687                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664251                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9187913                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510221                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5040370                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      304678                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131559     43.18%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.09%     43.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   129      0.04%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  30122      9.89%     53.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1250      0.41%     53.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137466     45.12%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3656      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21151909                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50641768                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20724385                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26422911                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27246586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25677687                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2237                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4214211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12839                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2038                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6335930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8156790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.148014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.482112                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2139659     26.23%     26.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              462858      5.67%     31.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              585817      7.18%     39.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1205873     14.78%     53.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1250027     15.32%     69.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              851452     10.44%     79.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              819850     10.05%     89.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480924      5.90%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              360330      4.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8156790                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.068332                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            281752                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234701                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4694127                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714325                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9769984                       # number of misc regfile reads
system.cpu.numCycles                          8368613                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            7417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1002                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3074                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4218                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3752                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3752                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5625                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        26046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        26046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  26046                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       796864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       796864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  796864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9377                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31345000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49776000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104368                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14164                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18153                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43003                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473292                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1829248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15667776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17497024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8283                       # Total snoops (count)
system.tol2bus.snoopTraffic                    196864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           166217                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077561                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 165211     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1006      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             166217                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          273137500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215272999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21644970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                12096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               136459                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12096                       # number of overall hits
system.l2.overall_hits::.cpu.data              136459                       # number of overall hits
system.l2.overall_hits::total                  148555                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7056                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2323                       # number of overall misses
system.l2.overall_misses::.cpu.data              7056                       # number of overall misses
system.l2.overall_misses::total                  9379                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    188473500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    556398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        744872000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    188473500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    556398500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       744872000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.161107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.049166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.161107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.049166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81133.663366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78854.662698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79419.127839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81133.663366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78854.662698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79419.127839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3074                       # number of writebacks
system.l2.writebacks::total                      3074                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    165253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    485789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    651042500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    165253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    485789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    651042500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.161107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.049159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.161107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.049159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059379                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71137.968145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68857.406095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69422.318192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71137.968145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68857.406095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69422.318192                       # average overall mshr miss latency
system.l2.replacements                           8281                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       101294                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101294                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       101294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14161                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14161                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14401                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3752                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3752                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    290400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     290400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.206688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77398.720682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77398.720682                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3752                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    252880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    252880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.206688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67398.720682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67398.720682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          12096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    188473500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    188473500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.161107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81133.663366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81133.663366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    165253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    165253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.161107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.161107                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71137.968145                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71137.968145                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        122058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            122058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    265998500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    265998500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.026356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80508.020581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80508.020581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    232909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    232909000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70514.380866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70514.380866                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2001.929092                       # Cycle average of tags in use
system.l2.tags.total_refs                      315338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.529383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     155.044252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       347.502271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1499.382569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.169679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.732120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977504                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1826                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2533153                       # Number of tag accesses
system.l2.tags.data_accesses                  2533153                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004891307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2866                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3074                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9377                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3074                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    109                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3074                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.104376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    190.827279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           175     97.22%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      1.67%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.922222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.884329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.155292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              103     57.22%     57.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.78%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61     33.89%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.33%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.22%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  600128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               196736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4184218500                       # Total gap between requests
system.mem_ctrls.avgGap                     336054.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       148608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       444544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       194944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 35515566.978132098913                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 106240795.964731082320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 46589326.880013078451                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2322                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7055                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3074                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     69661250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    196880500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 114463544250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30000.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27906.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37236026.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       148608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       451520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        600128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       148608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       148608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       196736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       196736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7055                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3074                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3074                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     35515567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107907978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143423545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     35515567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     35515567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     47017594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        47017594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     47017594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     35515567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107907978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       190441139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9268                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3046                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          241                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                92766750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              46340000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          266541750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10009.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28759.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7058                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2574                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   294.011976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.598835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   301.436670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          667     24.96%     24.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1018     38.10%     63.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          308     11.53%     74.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          168      6.29%     80.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           92      3.44%     84.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      2.66%     86.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      1.76%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           43      1.61%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          258      9.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                593152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             194944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              141.756363                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               46.589327                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7946820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4208655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28981260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6681600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 330061680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    922720560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    829745760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2130346335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   509.127759                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2148044000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    139620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1896642000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11202660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5931585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       37192260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9218520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 330061680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    980686140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    780932640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2155225485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.073583                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2020399500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    139620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2024286500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116698                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1403718                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  980735                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            908                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4200844                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1453887                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28255135                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5674                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 534005                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 295234                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 439245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37046153                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68889846                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36570990                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6942473                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6647938                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2904666                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       733767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           733767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       733767                       # number of overall hits
system.cpu.icache.overall_hits::total          733767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15739                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15739                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15739                       # number of overall misses
system.cpu.icache.overall_misses::total         15739                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    408954000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    408954000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    408954000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    408954000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       749506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       749506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       749506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       749506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020999                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020999                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020999                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020999                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25983.480526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25983.480526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25983.480526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25983.480526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1575                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14164                       # number of writebacks
system.cpu.icache.writebacks::total             14164                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1318                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1318                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1318                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1318                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    338651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    338651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    338651500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    338651500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019241                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019241                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019241                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019241                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23483.218917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23483.218917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23483.218917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23483.218917                       # average overall mshr miss latency
system.cpu.icache.replacements                  14164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       733767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          733767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15739                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15739                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    408954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    408954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       749506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       749506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020999                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25983.480526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25983.480526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1318                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1318                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    338651500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    338651500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019241                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23483.218917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23483.218917                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.108933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              748187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.885368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.108933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1513432                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1513432                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       71852                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  609114                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  453                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 291                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 259753                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  206                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4462745                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533683                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           290                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      750210                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           861                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1065393                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2376422                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3964138                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                634139                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116698                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2388641                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2747                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28841071                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11150                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32467881                       # The number of ROB reads
system.cpu.rob.writes                        54998288                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3715529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3715529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3717709                       # number of overall hits
system.cpu.dcache.overall_hits::total         3717709                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1127289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1127289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1127867                       # number of overall misses
system.cpu.dcache.overall_misses::total       1127867                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12129999907                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12129999907                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12129999907                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12129999907                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4842818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4842818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4845576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4845576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.232775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.232762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10760.328458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10760.328458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10754.814093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10754.814093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               837                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.364397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       101294                       # number of writebacks
system.cpu.dcache.writebacks::total            101294                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       984184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       984184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       984184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       984184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143105                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143515                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2207245907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2207245907                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2219760907                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2219760907                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029550                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029550                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15423.960777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15423.960777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15467.100352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15467.100352                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143259                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3278444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3278444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1109134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1109134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11639851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11639851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4387578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4387578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.252790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.252790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10494.539884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10494.539884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       984182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       984182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1735328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1735328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13887.960977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13887.960977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    490148907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    490148907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26998.011953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26998.011953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    471917407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    471917407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25996.662094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25996.662094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2180                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          578                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          578                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2758                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2758                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.209572                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.209572                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12515000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12515000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.148658                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.148658                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30524.390244                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30524.390244                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.168705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3861224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.904672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.168705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9834667                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9834667                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4184306000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3084974                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2924180                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117008                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545543                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2541975                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.859833                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36489                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11604                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8580                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3024                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4169335                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114988                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7569354                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.043140                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.505710                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3300893     43.61%     43.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          842415     11.13%     54.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          417330      5.51%     60.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          257366      3.40%     63.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259256      3.43%     67.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57877      0.76%     67.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           66331      0.88%     68.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82050      1.08%     69.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2285836     30.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7569354                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753686                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034606                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539585                       # Number of memory references committed
system.cpu.commit.loads                       4085013                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257214                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467709                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318456     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245111      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286821      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034606                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2285836                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753686                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034606                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1106437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15935059                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3084974                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587044                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6926025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238712                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  690                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4148                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    749508                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21894                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8156790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.725339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.454513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2641979     32.39%     32.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66464      0.81%     33.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1838353     22.54%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128280      1.57%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   167347      2.05%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113346      1.39%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   186438      2.29%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212611      2.61%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2801972     34.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8156790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.368636                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.904146                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
