Source Block: hdl/library/axi_dacfifo/axi_dacfifo.v@210:220@HdlStmAssign

  always @(posedge dma_clk) begin
    dma_dacrst_m1 <= dac_reset;
    dma_dacrst_m2 <= dma_dacrst_m1;
  end
  assign dma_rst_s = dma_dacrst_m2;
  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;
  wire                                dma_ready_s;

  // instantiations


Diff Content:
- 215   assign dma_rst_s = dma_dacrst_m2;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dacfifo/axi_dacfifo.v@211:221
  always @(posedge dma_clk) begin
    dma_dacrst_m1 <= dac_reset;
    dma_dacrst_m2 <= dma_dacrst_m1;
  end
  assign dma_rst_s = dma_dacrst_m2;
  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;
  wire                                dma_ready_s;

  // instantiations

  axi_dacfifo_wr #(

Clone Blocks 2:
hdl/library/axi_dacfifo/axi_dacfifo.v@212:222
    dma_dacrst_m1 <= dac_reset;
    dma_dacrst_m2 <= dma_dacrst_m1;
  end
  assign dma_rst_s = dma_dacrst_m2;
  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;
  wire                                dma_ready_s;

  // instantiations

  axi_dacfifo_wr #(
    .AXI_DATA_WIDTH (AXI_DATA_WIDTH),

Clone Blocks 3:
hdl/library/axi_dacfifo/axi_dacfifo.v@206:219
  wire                                axi_xfer_req_s;
  wire                                dma_rst_s;

  // DAC reset the DMA side too

  always @(posedge dma_clk) begin
    dma_dacrst_m1 <= dac_reset;
    dma_dacrst_m2 <= dma_dacrst_m1;
  end
  assign dma_rst_s = dma_dacrst_m2;
  wire    [(DAC_DATA_WIDTH-1):0]      dac_data_s;
  wire                                dma_ready_s;

  // instantiations

