read -sv run_verilog_mid/adder_32b_8_81_1d6f0039e6e9215bc36ac421e41b7c09.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_1d6f0039e6e9215bc36ac421e41b7c09_yosys.v
