[{"DBLP title": "A Case for Hybrid Discrete-Continuous Architectures.", "DBLP authors": ["Simha Sethumadhavan", "Ryan Roberts", "Yannis P. Tsividis"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.22", "OA papers": [{"PaperId": "https://openalex.org/W2100621846", "PaperTitle": "A Case for Hybrid Discrete-Continuous Architectures", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Simha Sethumadhavan", "R. M. Roberts", "Yannis Tsividis"]}]}, {"DBLP title": "Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs.", "DBLP authors": ["Ji Kong", "Peilin Liu", "Yu Zhang"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.21", "OA papers": [{"PaperId": "https://openalex.org/W1983267405", "PaperTitle": "Atomic Streaming: A Framework of On-Chip Data Supply System for Task-Parallel MPSoCs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "IBM Research - China": 1.0}, "Authors": ["Ji Ming Kong", "Peilin Liu", "Yu Zhang"]}]}, {"DBLP title": "A HW/SW Co-designed Programmable Functional Unit.", "DBLP authors": ["Abhishek Deb", "Josep M. Codina", "Antonio Gonz\u00e1lez"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.23", "OA papers": [{"PaperId": "https://openalex.org/W2036482573", "PaperTitle": "A HW/SW Co-designed Programmable Functional Unit", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "[Intel Research Laboratories Barcelona, Barcelona, Spain]": 1.0}, "Authors": ["Abhishek Deb", "Juan Codina", "Anthony H. Gonzalez"]}]}, {"DBLP title": "A High-Level Power Model for MPSoC on FPGA.", "DBLP authors": ["Roberta Piscitelli", "Andy D. Pimentel"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.24", "OA papers": [{"PaperId": "https://openalex.org/W1985775997", "PaperTitle": "A High-Level Power Model for MPSoC on FPGA", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Amsterdam": 2.0}, "Authors": ["Roberta Piscitelli", "Andy D. Pimentel"]}]}, {"DBLP title": "An Overview of Static Pipelining.", "DBLP authors": ["Ian Finlayson", "Gang-Ryung Uh", "David B. Whalley", "Gary S. Tyson"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.26", "OA papers": [{"PaperId": "https://openalex.org/W2132588994", "PaperTitle": "An Overview of Static Pipelining", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Florida State University": 3.0, "Boise State University": 1.0}, "Authors": ["Ian R. Finlayson", "Gang-Ryung Uh", "Diane Whalley", "Gary Tyson"]}]}, {"DBLP title": "Cache Impacts of Datatype Acceleration.", "DBLP authors": ["Lisa Wu", "Martha A. Kim", "Stephen A. Edwards"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.25", "OA papers": [{"PaperId": "https://openalex.org/W2114417009", "PaperTitle": "Cache Impacts of Datatype Acceleration", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Columbia University": 3.0}, "Authors": ["L. H. Wu", "M. J. Kim", "Sandra Edwards"]}]}, {"DBLP title": "DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function.", "DBLP authors": ["Nagesh B. Lakshminarayana", "Jaekyu Lee", "Hyesoon Kim", "Jinwoo Shin"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.32", "OA papers": [{"PaperId": "https://openalex.org/W2061179133", "PaperTitle": "DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Nagesh B. Lakshminarayana", "Jae-Kyu Lee", "Hyesoon Kim", "Jinwoo Shin"]}]}, {"DBLP title": "Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures.", "DBLP authors": ["Yaohua Wang", "Shuming Chen", "Kai Zhang", "Jianghua Wan", "Xiaowen Chen", "Hu Chen", "Haibo Wang"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.34", "OA papers": [{"PaperId": "https://openalex.org/W2028931088", "PaperTitle": "Instruction Shuffle: Achieving MIMD-like Performance on SIMD Architectures", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Defense Technology": 7.0}, "Authors": ["Yaohua Wang", "Shuming Chen", "Kai Zhang", "Jianghua Wan", "Xiaowen Chen", "Hu Chen", "Haibo Wang"]}]}, {"DBLP title": "B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors.", "DBLP authors": ["Reena Panda", "Paul V. Gratz", "Daniel A. Jim\u00e9nez"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.33", "OA papers": [{"PaperId": "https://openalex.org/W2054557177", "PaperTitle": "B-Fetch: Branch Prediction Directed Prefetching for In-Order Processors", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Texas A&M University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Reena Panda", "Paul V. Gratz", "Daniel A. Jimenez"]}]}, {"DBLP title": "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units.", "DBLP authors": ["Timothy N. Miller", "Renji Thomas", "Radu Teodorescu"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.36", "OA papers": [{"PaperId": "https://openalex.org/W2072255634", "PaperTitle": "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"The Ohio State University": 3.0}, "Authors": ["Timothy Miller", "R. C. Thomas", "Remus Teodorescu"]}]}, {"DBLP title": "Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors.", "DBLP authors": ["Yang Li", "Rami G. Melhem", "Alex K. Jones"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.35", "OA papers": [{"PaperId": "https://openalex.org/W2026002515", "PaperTitle": "Leveraging Sharing in Second Level Translation-Lookaside Buffers for Chip Multiprocessors", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Yan Li", "Rami Melhem", "Andrew M. Jones"]}]}, {"DBLP title": "Decoupling Datacenter Storage Studies from Access to Large-Scale Applications.", "DBLP authors": ["Christina Delimitrou", "Sriram Sankar", "Kushagra Vaid", "Christos Kozyrakis"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2011.37", "OA papers": [{"PaperId": "https://openalex.org/W2027866731", "PaperTitle": "Decoupling Datacenter Storage Studies from Access to Large-Scale Applications", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Christina Delimitrou", "Sriram Sankar", "Kushagra Vaid", "Christos Kozyrakis"]}]}, {"DBLP title": "The Need for Power Debugging in the Multi-Core Environment.", "DBLP authors": ["Jie Chen", "Guru Venkataramani", "Gabriel Parmer"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2012.1", "OA papers": [{"PaperId": "https://openalex.org/W1968932275", "PaperTitle": "The Need for Power Debugging in the Multi-Core Environment", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Jie Chen", "Guru Venkataramani", "Gabriel Parmer"]}]}, {"DBLP title": "Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management.", "DBLP authors": ["Justin Meza", "Jichuan Chang", "HanBin Yoon", "Onur Mutlu", "Parthasarathy Ranganathan"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2012.2", "OA papers": [{"PaperId": "https://openalex.org/W1994717635", "PaperTitle": "Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management", "Year": 2012, "CitationCount": 132, "EstimatedCitation": 132, "Affiliations": {"Carnegie Mellon University": 3.0, "Hewlett Packard Laboratory, USA": 1.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Justin Meza", "Jichuan Chang", "HanBin Yoon", "Onur Mutlu", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "MultiAmdahl: How Should I Divide My Heterogenous Chip?", "DBLP authors": ["Tsahee Zidenberg", "Isaac Keslassy", "Uri C. Weiser"], "year": 2012, "doi": "https://doi.org/10.1109/L-CA.2012.3", "OA papers": [{"PaperId": "https://openalex.org/W2010471736", "PaperTitle": "MultiAmdahl: How Should I Divide My Heterogenous Chip?", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Tsahee Zidenberg", "Isaac Keslassy", "Uri Weiser"]}]}]