<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='941' ll='943' type='ArrayRef&lt;std::pair&lt;MCRegister, Register&gt; &gt; llvm::MachineRegisterInfo::liveins() const'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='314' u='c' c='_ZN4llvm10MIRPrinter7convertERNS_4yaml15MachineFunctionERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='899' u='c' c='_ZN4llvm3rdf13DataFlowGraph5buildEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='569' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1171' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='1285' u='c' c='_ZNK4llvm16HexagonEvaluator13getVirtRegForEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3820' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='139' u='c' c='_ZL24checkFnHasLiveInYmmOrZmmRN4llvm19MachineRegisterInfoE'/>
