

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1104_2'
================================================================
* Date:           Tue Jun 18 12:24:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.787 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1104_2  |       16|       16|         1|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 4 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inc_i14_i96_in = alloca i32 1"   --->   Operation 6 'alloca' 'inc_i14_i96_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_2"   --->   Operation 7 'read' 'p_xhtbl_bits_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 8 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %index_read, i8 %inc_i14_i96_in"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln1077 = store i5 1, i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 10 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 0, i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 11 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i41"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%icmp_ln1104 = icmp_eq  i5 %i, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 14 'icmp' 'icmp_ln1104' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1104 = br i1 %icmp_ln1104, void %for.inc.i41.split, void %VITIS_LOOP_1115_3.i.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 15 'br' 'br_ln1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_load = load i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 16 'load' 'count_load' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inc_i14_i96_in_load = load i8 %inc_i14_i96_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 17 'load' 'inc_i14_i96_in_load' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln878 = add i8 %inc_i14_i96_in_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 18 'add' 'add_ln878' <Predicate = (!icmp_ln1104)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1077 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 19 'specpipeline' 'specpipeline_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1077 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln1104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 21 'specloopname' 'specloopname_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1105 = zext i8 %add_ln878" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 22 'zext' 'zext_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 23 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1105_1 = zext i7 %shl_ln5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 24 'zext' 'zext_ln1105_1' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln1105 = add i10 %zext_ln1105_1, i10 %p_xhtbl_bits_2_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 25 'add' 'add_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1105, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1105_2 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 27 'zext' 'zext_ln1105_2' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln1105_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 28 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln1105 = store i8 %add_ln878, i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1105->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 29 'store' 'store_ln1105' <Predicate = (!icmp_ln1104)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%count_1 = add i12 %zext_ln1105, i12 %count_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 30 'add' 'count_1' <Predicate = (!icmp_ln1104)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln1104 = add i5 %i, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 31 'add' 'add_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878, i8 %inc_i14_i96_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 32 'store' 'store_ln878' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln1077 = store i5 %add_ln1104, i5 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 33 'store' 'store_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 %count_1, i12 %count" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 34 'store' 'store_ln1077' <Predicate = (!icmp_ln1104)> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1104 = br void %for.inc.i41" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1104->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 35 'br' 'br_ln1104' <Predicate = (!icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%count_load_1 = load i12 %count"   --->   Operation 36 'load' 'count_load_1' <Predicate = (icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %count_out, i12 %count_load_1"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln1104)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln1104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.787ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of variable 'index_read' on local variable 'inc_i14_i96_in' [10]  (0.460 ns)
	'load' operation 8 bit ('inc_i14_i96_in_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) on local variable 'inc_i14_i96_in' [20]  (0.000 ns)
	'add' operation 8 bit ('add_ln878', benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1087->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) [21]  (0.871 ns)
	'add' operation 12 bit ('count', benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) [33]  (0.996 ns)
	'store' operation 0 bit ('store_ln1077', benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191) of variable 'count', benchmarks/chstone/jpeg/src/jpeg_decode.c:1106->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191 on local variable 'count', benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191 [37]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
