

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.284 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18577|    35729|  0.186 ms|  0.357 ms|  18578|  35730|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_mod_inverse_fu_91         |mod_inverse        |      265|    33793|  2.650 us|  0.338 ms|    265|  33793|       no|
        |grp_mod_exp_fu_97             |mod_exp            |    17795|    34947|  0.178 ms|  0.349 ms|  17795|  34947|       no|
        |grp_mod_exp_fu_104            |mod_exp            |    17795|    34947|  0.178 ms|  0.349 ms|  17795|  34947|       no|
        |grp_mod_product_full_fu_111   |mod_product_full   |      385|      385|  3.850 us|  3.850 us|    385|    385|       no|
        |grp_multi_stage_mul_h_fu_118  |multi_stage_mul_h  |      131|      131|  1.310 us|  1.310 us|    131|    131|       no|
        +------------------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1039|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|   15308|  11748|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1424|    -|
|Register         |        -|    -|    2325|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   17633|  14211|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      16|     26|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |add_256ns_256ns_256_2_1_U50         |add_256ns_256ns_256_2_1         |        0|   0|   580|   132|    0|
    |control_s_axi_U                     |control_s_axi                   |        0|   0|  1352|  2600|    0|
    |grp_mod_exp_fu_97                   |mod_exp                         |        0|   0|  2110|  1473|    0|
    |grp_mod_exp_fu_104                  |mod_exp                         |        0|   0|  2110|  1473|    0|
    |grp_mod_inverse_fu_91               |mod_inverse                     |        0|   0|  2869|  2558|    0|
    |grp_mod_product_full_fu_111         |mod_product_full                |        0|   0|  1300|  1121|    0|
    |grp_multi_stage_mul_h_fu_118        |multi_stage_mul_h               |        0|   0|  1871|   515|    0|
    |urem_256ns_128ns_128_260_seq_1_U48  |urem_256ns_128ns_128_260_seq_1  |        0|   0|   779|   469|    0|
    |urem_256ns_128ns_128_260_seq_1_U49  |urem_256ns_128ns_128_260_seq_1  |        0|   0|   779|   469|    0|
    |urem_256ns_256s_128_260_seq_1_U46   |urem_256ns_256s_128_260_seq_1   |        0|   0|   779|   469|    0|
    |urem_256ns_256s_128_260_seq_1_U47   |urem_256ns_256s_128_260_seq_1   |        0|   0|   779|   469|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0|   0| 15308| 11748|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |ret_V_1_fu_138_p2                  |         +|   0|  0|  136|         129|           2|
    |ret_V_fu_128_p2                    |         +|   0|  0|  136|         129|           2|
    |h_V_1_fu_235_p2                    |         -|   0|  0|  137|         130|         130|
    |sub_ln186_1_fu_208_p2              |         -|   0|  0|  135|         128|         128|
    |sub_ln186_fu_202_p2                |         -|   0|  0|  135|         128|         128|
    |icmp_ln1027_fu_222_p2              |      icmp|   0|  0|   50|         128|         128|
    |icmp_ln1035_fu_196_p2              |      icmp|   0|  0|   50|         128|         128|
    |ap_block_state262_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |h_V_2_fu_241_p3                    |    select|   0|  0|  130|           1|         130|
    |select_ln186_fu_214_p3             |    select|   0|  0|  128|           1|         128|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1039|         903|         905|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1424|        268|    1|        268|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1424|        268|    1|        268|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |  267|   0|  267|          0|
    |d_read_reg_264                             |  256|   0|  256|          0|
    |dp_V_reg_317                               |  128|   0|  128|          0|
    |dq_V_reg_322                               |  128|   0|  128|          0|
    |grp_mod_exp_fu_104_ap_start_reg            |    1|   0|    1|          0|
    |grp_mod_exp_fu_97_ap_start_reg             |    1|   0|    1|          0|
    |grp_mod_inverse_fu_91_ap_start_reg         |    1|   0|    1|          0|
    |grp_mod_product_full_fu_111_ap_start_reg   |    1|   0|    1|          0|
    |grp_multi_stage_mul_h_fu_118_ap_start_reg  |    1|   0|    1|          0|
    |h_V_2_reg_357                              |  130|   0|  130|          0|
    |icmp_ln1027_reg_352                        |    1|   0|    1|          0|
    |mq_V_reg_342                               |  128|   0|  128|          0|
    |p_read_reg_278                             |  128|   0|  128|          0|
    |q_inv_V_reg_337                            |  128|   0|  128|          0|
    |q_read_reg_270                             |  128|   0|  128|          0|
    |ret_V_1_reg_292                            |  129|   0|  129|          0|
    |ret_V_4_reg_327                            |  128|   0|  128|          0|
    |ret_V_5_reg_332                            |  128|   0|  128|          0|
    |ret_V_reg_287                              |  129|   0|  129|          0|
    |select_ln186_reg_347                       |  128|   0|  128|          0|
    |y_read_reg_258                             |  256|   0|  256|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 2325|   0| 2325|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           rsa|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

