INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 26 14:32:51 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 addf0/inner/ip/roundingAdder/X_1_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 1.717ns (24.454%)  route 5.304ns (75.546%))
  Logic Levels:           22  (CARRY4=7 LUT3=2 LUT4=3 LUT6=10)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2616, unset)         1.628     1.628    addf0/inner/ip/roundingAdder/clk
    SLICE_X8Y39          FDRE                                         r  addf0/inner/ip/roundingAdder/X_1_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.259     1.887 r  addf0/inner/ip/roundingAdder/X_1_d1_reg[4]/Q
                         net (fo=2, routed)           0.326     2.213    addf0/inner/ip/roundingAdder/X_1_d1_reg_n_0_[4]
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     2.515 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.515    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_14_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.568 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.568    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_39_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.621 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.621    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_13_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.674 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.674    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_23_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.727 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.727    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_12_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.780 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.780    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_17_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.946 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_20/O[1]
                         net (fo=3, routed)           0.377     3.323    addf0/inner/ip/roundingAdder/ip_result__0[28]
    SLICE_X9Y45          LUT4 (Prop_lut4_I0_O)        0.123     3.446 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_22/O
                         net (fo=15, routed)          0.485     3.931    addf0/inner/ip/roundingAdder/dataReg[3]_i_22_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.043     3.974 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_30/O
                         net (fo=1, routed)           0.336     4.310    addf0/inner/ip/roundingAdder/dataReg[3]_i_30_n_0
    SLICE_X10Y43         LUT4 (Prop_lut4_I1_O)        0.043     4.353 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_15/O
                         net (fo=2, routed)           0.267     4.620    addf0/inner/ip/roundingAdder/dataReg[3]_i_15_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.043     4.663 r  addf0/inner/ip/roundingAdder/dataReg[2]_i_5/O
                         net (fo=1, routed)           0.199     4.862    addf0/inner/ip/roundingAdder/cmpf0/inner/operator/ieee2nfloat_0/eqOp__21
    SLICE_X8Y45          LUT6 (Prop_lut6_I1_O)        0.043     4.905 f  addf0/inner/ip/roundingAdder/dataReg[2]_i_3/O
                         net (fo=8, routed)           0.299     5.204    speculator0/predFifo0/cmpf0_result
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.043     5.247 f  speculator0/predFifo0/dataReg[2]_i_1/O
                         net (fo=6, routed)           0.251     5.498    speculator0/one_slot_break_r/inner/control/D[1]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.043     5.541 f  speculator0/one_slot_break_r/inner/control/branch_ready_i_6/O
                         net (fo=14, routed)          0.389     5.931    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[1]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.043     5.974 f  speculator0/one_slot_break_r/inner/control/minus_trace_storeAddr[6]_INST_0_i_6/O
                         net (fo=10, routed)          0.359     6.333    speculator0/one_slot_break_r/inner/control/minus_trace_storeAddr[6]_INST_0_i_6_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.043     6.376 f  speculator0/one_slot_break_r/inner/control/fifo_pvalid_i_4/O
                         net (fo=4, routed)           0.203     6.579    speculator0/one_slot_break_r/inner/control/fifo_pvalid_i_4_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.622 f  speculator0/one_slot_break_r/inner/control/outs[31]_i_2/O
                         net (fo=39, routed)          0.249     6.870    speculator0/one_slot_break_r/inner/control/outs[31]_i_2_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.043     6.913 r  speculator0/one_slot_break_r/inner/control/outs[27]_i_1__0/O
                         net (fo=8, routed)           0.195     7.109    buffer8/inner/D[27]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.043     7.152 r  buffer8/inner/exc_d3_reg[1]_srl3_i_3/O
                         net (fo=2, routed)           0.479     7.631    buffer8/inner/fifo/control/buffer8_outs[26]
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.043     7.674 r  buffer8/inner/fifo/control/Mint_i_20__0/O
                         net (fo=3, routed)           0.123     7.797    buffer8/inner/fifo/control/Mint_i_20__0_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.043     7.840 r  buffer8/inner/fifo/control/Mint_i_18__1/O
                         net (fo=21, routed)          0.536     8.376    buffer8/inner/fifo/control/Mint_i_18__1_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.043     8.419 r  buffer8/inner/fifo/control/Mint_i_14/O
                         net (fo=1, routed)           0.231     8.649    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/fracR[3]
    DSP48_X0Y18          DSP48E1                                      r  mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2616, unset)         1.552    11.552    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X0Y18          DSP48E1                                      r  mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.090    11.642    
                         clock uncertainty           -0.035    11.606    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -2.525     9.081    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  0.432    




