<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PIVOT</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>PIVOT_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>04078532</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>836f774c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>PIVOT_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>04078532</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PIVOT_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/divider_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ip_pivot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/top_pivot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PIVOT_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9554cadf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/data/PIVOT.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/data/PIVOT.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/src/PIVOT.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/src/PIVOT.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PIVOT_v1_0/src/PIVOT_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PIVOT_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/div_gen_0/div_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PIVOT_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/divider_32.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dsp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ip_pivot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/top_pivot.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PIVOT_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Hardware accelerator for pivoting</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PIVOT_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PIVOT_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-18T09:01:08Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f23abbf_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f43f878_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc4799_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee86b17_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638cd907_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0ed76b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa9aa78_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd9a9fa_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8b2567_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a6ff96_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5762a79b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0b8b62_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688f1971_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b815fb_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e3522c_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4442f8_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcc973b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1709f926_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b3c63_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414e7c68_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636f5eb8_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6f891d_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdee864_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d14bfb_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c8f2c7_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b9bdcb_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47501f2_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33485034_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465f6be7_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6626f331_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649142db_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb52150_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5785e26e_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70187306_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b178b38_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6551c4fd_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22002c2f_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad5544_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f59a1a8_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b66d659_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574581cd_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513eec0_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e07bfcb_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7d5ed3_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20be6afb_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f96af4b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e919093_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23500ddd_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a981254_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7c8281_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3436f6ec_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7c1f99_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d31af1_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74530a81_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2536d708_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581303cf_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b3c986_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cd53ae_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2315df64_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b08ec8_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffb3a0f_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7767e801_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e128ea2_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742a943b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c6eeb6_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b14e32_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d3199e_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52372264_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5426f309_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bea0fee_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718fcc92_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dbd201_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c726ec_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86bb05e_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc7057a_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bdcb2d_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1362839b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e46268_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1a57d_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47339d83_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f42a854_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6826ab60_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291b7e5_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6854657c_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3cde69_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b20f50e_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de5ae09_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f41436_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef81b75_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55565c86_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2543f1ed_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147fa6d_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775ec95c_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bdc018_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28aefd70_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4207f4b0_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a312ee_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdaa978_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6659a099_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b8034c_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f88f124_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de77c86_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3767f229_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef0ce88_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40372857_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e270e9a_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8d5fa7_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1977ec2f_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9acd95_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ddfcec_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1634ec9_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba05838_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69296331_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a90c6b7_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f0218_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6ba1e2_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46da5cde_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7231a591_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bb71a4_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72880c35_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d06e107_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f9d7e2_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf35f62_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197bfff7_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a5ed0b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33356330_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15401fa4_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12692551_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e76dffe_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbb8dd5_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f67a21_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2989766d_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e0f807_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63960e1_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca88e3b_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6620b0c3_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d688e60_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b61cdf_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539dc9da_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657784ab_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6725fa71_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48066384_ARCHIVE_LOCATION">c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5883a999"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d80f9444"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="de36b0e8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
