

================================================================
== Vivado HLS Report for 'PE_wrapper131'
================================================================
* Date:           Sat Sep 14 23:31:25 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32783|    32783| 0.164 ms | 0.164 ms |  32783|  32783|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+
        |grp_PE_fu_30  |PE     |    32782|    32782| 0.164 ms | 0.164 ms |  32782|  32782|   none  |
        +--------------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|     10|     1373|     1265|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       78|    -|
|Register             |        -|      -|        5|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|     10|     1378|     1345|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+-------+------+------+-----+
    |   Instance   | Module| BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------+-------+---------+-------+------+------+-----+
    |grp_PE_fu_30  |PE     |        1|     10|  1373|  1265|    0|
    +--------------+-------+---------+-------+------+------+-----+
    |Total         |       |        1|     10|  1373|  1265|    0|
    +--------------+-------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |fifo_A_in_V_V_read        |   9|          2|    1|          2|
    |fifo_A_out_V_V_write      |   9|          2|    1|          2|
    |fifo_B_in_V_V_read        |   9|          2|    1|          2|
    |fifo_B_out_V_V_write      |   9|          2|    1|          2|
    |fifo_C_drain_out_V_write  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  78|         17|    8|         17|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |grp_PE_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg             |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  5|   0|    5|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|start_out                  | out |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|start_write                | out |    1| ap_ctrl_hs |    PE_wrapper131   | return value |
|fifo_A_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_in_V_V_read         | out |    1|   ap_fifo  |    fifo_A_in_V_V   |    pointer   |
|fifo_A_out_V_V_din         | out |   64|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_A_out_V_V_write       | out |    1|   ap_fifo  |   fifo_A_out_V_V   |    pointer   |
|fifo_B_in_V_V_dout         |  in |   64|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_empty_n      |  in |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_in_V_V_read         | out |    1|   ap_fifo  |    fifo_B_in_V_V   |    pointer   |
|fifo_B_out_V_V_din         | out |   64|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_B_out_V_V_write       | out |    1|   ap_fifo  |   fifo_B_out_V_V   |    pointer   |
|fifo_C_drain_out_V_din     | out |   32|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
|fifo_C_drain_out_V_write   | out |    1|   ap_fifo  | fifo_C_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

