--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o top.twr
-v 30 -l 30 top_routed.ncd top.pcf

Design file:              top_routed.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_IBUF" PERIOD = 31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16291 paths analyzed, 904 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.579ns.
--------------------------------------------------------------------------------
Slack:                  17.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      17.045ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.408   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_6
    -------------------------------------------------  ---------------------------
    Total                                     17.045ns (1.192ns logic, 15.853ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack:                  17.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      17.027ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.390   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_5
    -------------------------------------------------  ---------------------------
    Total                                     17.027ns (1.174ns logic, 15.853ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  17.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      17.019ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.382   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_7
    -------------------------------------------------  ---------------------------
    Total                                     17.019ns (1.166ns logic, 15.853ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  17.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_4 (FF)
  Requirement:          31.000ns
  Data Path Delay:      17.002ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.365   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_4
    -------------------------------------------------  ---------------------------
    Total                                     17.002ns (1.149ns logic, 15.853ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  17.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.793ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.408   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_6
    -------------------------------------------------  ---------------------------
    Total                                     16.793ns (1.192ns logic, 15.601ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack:                  17.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_5 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.775ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.390   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_5
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (1.174ns logic, 15.601ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack:                  17.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_7 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.767ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.382   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_7
    -------------------------------------------------  ---------------------------
    Total                                     16.767ns (1.166ns logic, 15.601ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack:                  17.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_4 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.750ns (Levels of Logic = 1)
  Clock Path Skew:      3.501ns (5.937 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X3Y37.CE       net (fanout=4)        7.628   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X3Y37.CLK      Tceck                 0.365   bamse1/ports/timer0/tmt/timer_count[7]
                                                       bamse1/ports/timer0/tmt/timer_count_4
    -------------------------------------------------  ---------------------------
    Total                                     16.750ns (1.149ns logic, 15.601ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  18.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_12 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.288ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.313   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_12
    -------------------------------------------------  ---------------------------
    Total                                     16.288ns (1.097ns logic, 15.191ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack:                  18.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_14 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.244ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.269   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_14
    -------------------------------------------------  ---------------------------
    Total                                     16.244ns (1.053ns logic, 15.191ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack:                  18.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_15 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.241ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.266   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_15
    -------------------------------------------------  ---------------------------
    Total                                     16.241ns (1.050ns logic, 15.191ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack:                  18.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_13 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.228ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.253   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_13
    -------------------------------------------------  ---------------------------
    Total                                     16.228ns (1.037ns logic, 15.191ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------
Slack:                  18.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_0 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.201ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.314   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_0
    -------------------------------------------------  ---------------------------
    Total                                     16.201ns (1.098ns logic, 15.103ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  18.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_3 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.178ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.291   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_3
    -------------------------------------------------  ---------------------------
    Total                                     16.178ns (1.075ns logic, 15.103ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack:                  18.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_2 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.176ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.289   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_2
    -------------------------------------------------  ---------------------------
    Total                                     16.176ns (1.073ns logic, 15.103ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack:                  18.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_1 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.158ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.271   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_1
    -------------------------------------------------  ---------------------------
    Total                                     16.158ns (1.055ns logic, 15.103ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack:                  18.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_12 (FF)
  Requirement:          31.000ns
  Data Path Delay:      16.036ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.313   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_12
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (1.097ns logic, 14.939ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  18.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_14 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.992ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.269   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_14
    -------------------------------------------------  ---------------------------
    Total                                     15.992ns (1.053ns logic, 14.939ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack:                  18.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_15 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.989ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.266   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_15
    -------------------------------------------------  ---------------------------
    Total                                     15.989ns (1.050ns logic, 14.939ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack:                  18.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_13 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.976ns (Levels of Logic = 1)
  Clock Path Skew:      3.496ns (5.932 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X0Y40.CE       net (fanout=4)        6.966   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X0Y40.CLK      Tceck                 0.253   bamse1/ports/timer0/tmt/timer_count[15]
                                                       bamse1/ports/timer0/tmt/timer_count_13
    -------------------------------------------------  ---------------------------
    Total                                     15.976ns (1.037ns logic, 14.939ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack:                  18.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_0 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.949ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.314   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_0
    -------------------------------------------------  ---------------------------
    Total                                     15.949ns (1.098ns logic, 14.851ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  18.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_3 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.926ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.291   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_3
    -------------------------------------------------  ---------------------------
    Total                                     15.926ns (1.075ns logic, 14.851ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack:                  18.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_2 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.924ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.289   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_2
    -------------------------------------------------  ---------------------------
    Total                                     15.924ns (1.073ns logic, 14.851ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack:                  18.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_1 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.906ns (Levels of Logic = 1)
  Clock Path Skew:      3.503ns (5.939 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X2Y36.CE       net (fanout=4)        6.878   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X2Y36.CLK      Tceck                 0.271   bamse1/ports/timer0/tmt/timer_count[3]
                                                       bamse1/ports/timer0/tmt/timer_count_1
    -------------------------------------------------  ---------------------------
    Total                                     15.906ns (1.055ns logic, 14.851ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack:                  18.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_10 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.684ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.408   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_10
    -------------------------------------------------  ---------------------------
    Total                                     15.684ns (1.192ns logic, 14.492ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack:                  18.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.666ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.390   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_9
    -------------------------------------------------  ---------------------------
    Total                                     15.666ns (1.174ns logic, 14.492ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack:                  18.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_11 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.658ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.382   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_11
    -------------------------------------------------  ---------------------------
    Total                                     15.658ns (1.166ns logic, 14.492ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack:                  18.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_1 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_8 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.641ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_1 to bamse1/ports/timer0/tmt/timer_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_1
    SLICE_X9Y40.C4       net (fanout=3)        8.225   bamse1/timer_config_reg_1
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.365   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_8
    -------------------------------------------------  ---------------------------
    Total                                     15.641ns (1.149ns logic, 14.492ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack:                  19.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_10 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.432ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.408   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_10
    -------------------------------------------------  ---------------------------
    Total                                     15.432ns (1.192ns logic, 14.240ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack:                  19.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/ports/timer0/timer_config_reg_3 (FF)
  Destination:          bamse1/ports/timer0/tmt/timer_count_9 (FF)
  Requirement:          31.000ns
  Data Path Delay:      15.414ns (Levels of Logic = 1)
  Clock Path Skew:      3.498ns (5.934 - 2.436)
  Source Clock:         CLK_IBUF_BUFG rising at 0.000ns
  Destination Clock:    bamse1/ports/timer0/tmt/selected_freq_BUFG rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/ports/timer0/timer_config_reg_3 to bamse1/ports/timer0/tmt/timer_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.DQ       Tcko                  0.525   bamse1/timer_config_reg_3
                                                       bamse1/ports/timer0/timer_config_reg_3
    SLICE_X9Y40.C1       net (fanout=3)        7.973   bamse1/timer_config_reg_3
    SLICE_X9Y40.C        Tilo                  0.259   bamse1/ports/timer0/tmt/_n0072_inv
                                                       bamse1/ports/timer0/tmt/_n0072_inv1
    SLICE_X1Y38.CE       net (fanout=4)        6.267   bamse1/ports/timer0/tmt/_n0072_inv
    SLICE_X1Y38.CLK      Tceck                 0.390   bamse1/ports/timer0/tmt/timer_count[11]
                                                       bamse1/ports/timer0/tmt/timer_count_9
    -------------------------------------------------  ---------------------------
    Total                                     15.414ns (1.174ns logic, 14.240ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_IBUF" PERIOD = 31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: bamse1/ports/timer0/tmt/selected_freq_BUFG/I0
  Logical resource: bamse1/ports/timer0/tmt/selected_freq_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: bamse1/ports/timer0/tmt/selected_freq
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_IBUF_BUFG/I0
  Logical resource: CLK_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_IBUF
--------------------------------------------------------------------------------
Slack: 29.601ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: bamse1/ports/rx_uart/rx_module/i_RX_Serial/CLK
  Logical resource: bamse1/ports/rx_uart/rx_module/Mshreg_i_RX_Serial/CLK
  Location pin: SLICE_X20Y28.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr5/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr8/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr6/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr7/CLK
  Location pin: SLICE_X4Y46.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr6/DP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr7/DP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr8/DP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr1/DP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr6/SP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr7/SP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr8/SP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr1/SP/CLK
  Location pin: SLICE_X8Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr1/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr3/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr4/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[1]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr2/CLK
  Location pin: SLICE_X8Y50.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr2/DP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr3/DP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr4/DP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr5/DP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr2/SP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr3/SP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr4/SP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[4]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr5/SP/CLK
  Location pin: SLICE_X16Y49.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMA/CLK
  Location pin: SLICE_X20Y59.CLK
  Clock network: CLK_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   13.579|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16291 paths, 0 nets, and 1723 connections

Design statistics:
   Minimum period:  13.579ns{1}   (Maximum frequency:  73.643MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct  7 22:09:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



