Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul 28 17:09:13 2023
| Host         : Ndirangu-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_adder_timing_summary_routed.rpt -pb four_bit_adder_timing_summary_routed.pb -rpx four_bit_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 5.462ns (43.527%)  route 7.087ns (56.473%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.152     5.666 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     6.116    w2
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.326     6.442 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.577     9.019    S_OBUF[2]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.549 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.549    S[2]
    E19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 5.677ns (45.509%)  route 6.798ns (54.491%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.152     5.666 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     6.532    w2
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.354     6.886 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     8.758    Cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.717    12.475 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.475    Cout
    W18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.223ns  (logic 5.437ns (44.485%)  route 6.786ns (55.515%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.152     5.666 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.866     6.532    w2
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.326     6.858 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.718    S_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.223 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.223    S[3]
    U16                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.193ns  (logic 5.088ns (45.452%)  route 6.106ns (54.548%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.095     5.549    Cin_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     5.673 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.011     7.684    S_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.193 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.193    S[0]
    V19                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 5.079ns (45.983%)  route 5.967ns (54.017%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.059     5.514    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.638 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.908     7.545    S_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.046 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.046    S[1]
    U19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.472ns (64.634%)  route 0.805ns (35.366%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.382     0.603    A_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.648 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.071    S_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.277 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.277    S[3]
    U16                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.464ns (63.430%)  route 0.844ns (36.570%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.404     0.621    A_IBUF[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.106    S_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.308 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.308    S[1]
    U19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.547ns (65.787%)  route 0.804ns (34.213%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.382     0.603    A_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.049     0.652 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.074    Cout_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.351 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.351    Cout
    W18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.472ns (59.323%)  route 1.009ns (40.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.533     0.750    A_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.795 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.271    S_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.481 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.481    S[0]
    V19                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.505ns (59.062%)  route 1.043ns (40.938%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.355     0.585    A_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.045     0.630 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.688     1.317    S_OBUF[2]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.548 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.548    S[2]
    E19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





