entity ir_register is 
	port(
		Clk: in bit;
		Instruction: in bit_vector(7 downto 0);
		IRWrite: in bit;
		CurrentInstruction: out bit_vector(7 downto 0); 
	);
end entity ir_register;
architecture behavioral of ir_register is
	ir_ps:process(Clk)
		CurrentPC:="00000000";
		begin
			if(Clk'event and Clk = '1')
				for i 0 to 7 loop
					CurrentPC(i):=NewPC(i);
				end loop;
	end process ir_ps;
end architecture behavioral;