{
  "module_name": "ssb.h",
  "hash_id": "112e9cdc5ff9798cf35860beb3112776cbac34c9a00795e5fbd01b07ae324a40",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ssb/ssb.h",
  "human_readable_source": " \n#ifndef LINUX_SSB_H_\n#define LINUX_SSB_H_\n\n#include <linux/device.h>\n#include <linux/list.h>\n#include <linux/types.h>\n#include <linux/spinlock.h>\n#include <linux/pci.h>\n#include <linux/gpio/driver.h>\n#include <linux/mod_devicetable.h>\n#include <linux/dma-mapping.h>\n#include <linux/platform_device.h>\n\n#include <linux/ssb/ssb_regs.h>\n\n\nstruct pcmcia_device;\nstruct ssb_bus;\nstruct ssb_driver;\n\nstruct ssb_sprom_core_pwr_info {\n\tu8 itssi_2g, itssi_5g;\n\tu8 maxpwr_2g, maxpwr_5gl, maxpwr_5g, maxpwr_5gh;\n\tu16 pa_2g[4], pa_5gl[4], pa_5g[4], pa_5gh[4];\n};\n\nstruct ssb_sprom {\n\tu8 revision;\n\tu8 il0mac[6] __aligned(sizeof(u16));\t \n\tu8 et0mac[6] __aligned(sizeof(u16));\t \n\tu8 et1mac[6] __aligned(sizeof(u16));\t \n\tu8 et2mac[6] __aligned(sizeof(u16));\t \n\tu8 et0phyaddr;\t\t \n\tu8 et1phyaddr;\t\t \n\tu8 et2phyaddr;\t\t \n\tu8 et0mdcport;\t\t \n\tu8 et1mdcport;\t\t \n\tu8 et2mdcport;\t\t \n\tu16 dev_id;\t\t \n\tu16 board_rev;\t\t \n\tu16 board_num;\t\t \n\tu16 board_type;\t\t \n\tu8 country_code;\t \n\tchar alpha2[2];\t\t \n\tu8 leddc_on_time;\t \n\tu8 leddc_off_time;\t \n\tu8 ant_available_a;\t \n\tu8 ant_available_bg;\t \n\tu16 pa0b0;\n\tu16 pa0b1;\n\tu16 pa0b2;\n\tu16 pa1b0;\n\tu16 pa1b1;\n\tu16 pa1b2;\n\tu16 pa1lob0;\n\tu16 pa1lob1;\n\tu16 pa1lob2;\n\tu16 pa1hib0;\n\tu16 pa1hib1;\n\tu16 pa1hib2;\n\tu8 gpio0;\t\t \n\tu8 gpio1;\t\t \n\tu8 gpio2;\t\t \n\tu8 gpio3;\t\t \n\tu8 maxpwr_bg;\t\t \n\tu8 maxpwr_al;\t\t \n\tu8 maxpwr_a;\t\t \n\tu8 maxpwr_ah;\t\t \n\tu8 itssi_a;\t\t \n\tu8 itssi_bg;\t\t \n\tu8 tri2g;\t\t \n\tu8 tri5gl;\t\t \n\tu8 tri5g;\t\t \n\tu8 tri5gh;\t\t \n\tu8 txpid2g[4];\t\t \n\tu8 txpid5gl[4];\t\t \n\tu8 txpid5g[4];\t\t \n\tu8 txpid5gh[4];\t\t \n\ts8 rxpo2g;\t\t \n\ts8 rxpo5g;\t\t \n\tu8 rssisav2g;\t\t \n\tu8 rssismc2g;\n\tu8 rssismf2g;\n\tu8 bxa2g;\t\t \n\tu8 rssisav5g;\t\t \n\tu8 rssismc5g;\n\tu8 rssismf5g;\n\tu8 bxa5g;\t\t \n\tu16 cck2gpo;\t\t \n\tu32 ofdm2gpo;\t\t \n\tu32 ofdm5glpo;\t\t \n\tu32 ofdm5gpo;\t\t \n\tu32 ofdm5ghpo;\t\t \n\tu32 boardflags;\n\tu32 boardflags2;\n\tu32 boardflags3;\n\t \n\tu16 boardflags_lo;\t \n\tu16 boardflags_hi;\t \n\tu16 boardflags2_lo;\t \n\tu16 boardflags2_hi;\t \n\n\tstruct ssb_sprom_core_pwr_info core_pwr_info[4];\n\n\t \n\tstruct {\n\t\ts8 a0, a1, a2, a3;\n\t} antenna_gain;\n\n\tstruct {\n\t\tstruct {\n\t\t\tu8 tssipos, extpa_gain, pdet_range, tr_iso, antswlut;\n\t\t} ghz2;\n\t\tstruct {\n\t\t\tu8 tssipos, extpa_gain, pdet_range, tr_iso, antswlut;\n\t\t} ghz5;\n\t} fem;\n\n\tu16 mcs2gpo[8];\n\tu16 mcs5gpo[8];\n\tu16 mcs5glpo[8];\n\tu16 mcs5ghpo[8];\n\tu8 opo;\n\n\tu8 rxgainerr2ga[3];\n\tu8 rxgainerr5gla[3];\n\tu8 rxgainerr5gma[3];\n\tu8 rxgainerr5gha[3];\n\tu8 rxgainerr5gua[3];\n\n\tu8 noiselvl2ga[3];\n\tu8 noiselvl5gla[3];\n\tu8 noiselvl5gma[3];\n\tu8 noiselvl5gha[3];\n\tu8 noiselvl5gua[3];\n\n\tu8 regrev;\n\tu8 txchain;\n\tu8 rxchain;\n\tu8 antswitch;\n\tu16 cddpo;\n\tu16 stbcpo;\n\tu16 bw40po;\n\tu16 bwduppo;\n\n\tu8 tempthresh;\n\tu8 tempoffset;\n\tu16 rawtempsense;\n\tu8 measpower;\n\tu8 tempsense_slope;\n\tu8 tempcorrx;\n\tu8 tempsense_option;\n\tu8 freqoffset_corr;\n\tu8 iqcal_swp_dis;\n\tu8 hw_iqcal_en;\n\tu8 elna2g;\n\tu8 elna5g;\n\tu8 phycal_tempdelta;\n\tu8 temps_period;\n\tu8 temps_hysteresis;\n\tu8 measpower1;\n\tu8 measpower2;\n\tu8 pcieingress_war;\n\n\t \n\tu16 cckbw202gpo;\n\tu16 cckbw20ul2gpo;\n\tu32 legofdmbw202gpo;\n\tu32 legofdmbw20ul2gpo;\n\tu32 legofdmbw205glpo;\n\tu32 legofdmbw20ul5glpo;\n\tu32 legofdmbw205gmpo;\n\tu32 legofdmbw20ul5gmpo;\n\tu32 legofdmbw205ghpo;\n\tu32 legofdmbw20ul5ghpo;\n\tu32 mcsbw202gpo;\n\tu32 mcsbw20ul2gpo;\n\tu32 mcsbw402gpo;\n\tu32 mcsbw205glpo;\n\tu32 mcsbw20ul5glpo;\n\tu32 mcsbw405glpo;\n\tu32 mcsbw205gmpo;\n\tu32 mcsbw20ul5gmpo;\n\tu32 mcsbw405gmpo;\n\tu32 mcsbw205ghpo;\n\tu32 mcsbw20ul5ghpo;\n\tu32 mcsbw405ghpo;\n\tu16 mcs32po;\n\tu16 legofdm40duppo;\n\tu8 sar2g;\n\tu8 sar5g;\n};\n\n \nstruct ssb_boardinfo {\n\tu16 vendor;\n\tu16 type;\n};\n\n\nstruct ssb_device;\n \nstruct ssb_bus_ops {\n\tu8 (*read8)(struct ssb_device *dev, u16 offset);\n\tu16 (*read16)(struct ssb_device *dev, u16 offset);\n\tu32 (*read32)(struct ssb_device *dev, u16 offset);\n\tvoid (*write8)(struct ssb_device *dev, u16 offset, u8 value);\n\tvoid (*write16)(struct ssb_device *dev, u16 offset, u16 value);\n\tvoid (*write32)(struct ssb_device *dev, u16 offset, u32 value);\n#ifdef CONFIG_SSB_BLOCKIO\n\tvoid (*block_read)(struct ssb_device *dev, void *buffer,\n\t\t\t   size_t count, u16 offset, u8 reg_width);\n\tvoid (*block_write)(struct ssb_device *dev, const void *buffer,\n\t\t\t    size_t count, u16 offset, u8 reg_width);\n#endif\n};\n\n\n \n#define SSB_DEV_CHIPCOMMON\t0x800\n#define SSB_DEV_ILINE20\t\t0x801\n#define SSB_DEV_SDRAM\t\t0x803\n#define SSB_DEV_PCI\t\t0x804\n#define SSB_DEV_MIPS\t\t0x805\n#define SSB_DEV_ETHERNET\t0x806\n#define SSB_DEV_V90\t\t0x807\n#define SSB_DEV_USB11_HOSTDEV\t0x808\n#define SSB_DEV_ADSL\t\t0x809\n#define SSB_DEV_ILINE100\t0x80A\n#define SSB_DEV_IPSEC\t\t0x80B\n#define SSB_DEV_PCMCIA\t\t0x80D\n#define SSB_DEV_INTERNAL_MEM\t0x80E\n#define SSB_DEV_MEMC_SDRAM\t0x80F\n#define SSB_DEV_EXTIF\t\t0x811\n#define SSB_DEV_80211\t\t0x812\n#define SSB_DEV_MIPS_3302\t0x816\n#define SSB_DEV_USB11_HOST\t0x817\n#define SSB_DEV_USB11_DEV\t0x818\n#define SSB_DEV_USB20_HOST\t0x819\n#define SSB_DEV_USB20_DEV\t0x81A\n#define SSB_DEV_SDIO_HOST\t0x81B\n#define SSB_DEV_ROBOSWITCH\t0x81C\n#define SSB_DEV_PARA_ATA\t0x81D\n#define SSB_DEV_SATA_XORDMA\t0x81E\n#define SSB_DEV_ETHERNET_GBIT\t0x81F\n#define SSB_DEV_PCIE\t\t0x820\n#define SSB_DEV_MIMO_PHY\t0x821\n#define SSB_DEV_SRAM_CTRLR\t0x822\n#define SSB_DEV_MINI_MACPHY\t0x823\n#define SSB_DEV_ARM_1176\t0x824\n#define SSB_DEV_ARM_7TDMI\t0x825\n#define SSB_DEV_ARM_CM3\t\t0x82A\n\n \n#define SSB_VENDOR_BROADCOM\t0x4243\n\n \nstruct __ssb_dev_wrapper {\n\tstruct device dev;\n\tstruct ssb_device *sdev;\n};\n\nstruct ssb_device {\n\t \n\tconst struct ssb_bus_ops *ops;\n\n\tstruct device *dev, *dma_dev;\n\n\tstruct ssb_bus *bus;\n\tstruct ssb_device_id id;\n\n\tu8 core_index;\n\tunsigned int irq;\n\n\t \n\tvoid *drvdata;\t\t \n\tvoid *devtypedata;\t \n};\n\n \nstatic inline\nstruct ssb_device * dev_to_ssb_dev(const struct device *dev)\n{\n\tstruct __ssb_dev_wrapper *wrap;\n\twrap = container_of(dev, struct __ssb_dev_wrapper, dev);\n\treturn wrap->sdev;\n}\n\n \nstatic inline\nvoid ssb_set_drvdata(struct ssb_device *dev, void *data)\n{\n\tdev->drvdata = data;\n}\nstatic inline\nvoid * ssb_get_drvdata(struct ssb_device *dev)\n{\n\treturn dev->drvdata;\n}\n\n \nvoid ssb_set_devtypedata(struct ssb_device *dev, void *data);\nstatic inline\nvoid * ssb_get_devtypedata(struct ssb_device *dev)\n{\n\treturn dev->devtypedata;\n}\n\n\nstruct ssb_driver {\n\tconst char *name;\n\tconst struct ssb_device_id *id_table;\n\n\tint (*probe)(struct ssb_device *dev, const struct ssb_device_id *id);\n\tvoid (*remove)(struct ssb_device *dev);\n\tint (*suspend)(struct ssb_device *dev, pm_message_t state);\n\tint (*resume)(struct ssb_device *dev);\n\tvoid (*shutdown)(struct ssb_device *dev);\n\n\tstruct device_driver drv;\n};\n#define drv_to_ssb_drv(_drv) container_of(_drv, struct ssb_driver, drv)\n\nextern int __ssb_driver_register(struct ssb_driver *drv, struct module *owner);\n#define ssb_driver_register(drv) \\\n\t__ssb_driver_register(drv, THIS_MODULE)\n\nextern void ssb_driver_unregister(struct ssb_driver *drv);\n\n\n\n\nenum ssb_bustype {\n\tSSB_BUSTYPE_SSB,\t \n\tSSB_BUSTYPE_PCI,\t \n\tSSB_BUSTYPE_PCMCIA,\t \n\tSSB_BUSTYPE_SDIO,\t \n};\n\n \n#define SSB_BOARDVENDOR_BCM\t0x14E4\t \n#define SSB_BOARDVENDOR_DELL\t0x1028\t \n#define SSB_BOARDVENDOR_HP\t0x0E11\t \n \n#define SSB_BOARD_BCM94301CB\t0x0406\n#define SSB_BOARD_BCM94301MP\t0x0407\n#define SSB_BOARD_BU4309\t0x040A\n#define SSB_BOARD_BCM94309CB\t0x040B\n#define SSB_BOARD_BCM4309MP\t0x040C\n#define SSB_BOARD_BU4306\t0x0416\n#define SSB_BOARD_BCM94306MP\t0x0418\n#define SSB_BOARD_BCM4309G\t0x0421\n#define SSB_BOARD_BCM4306CB\t0x0417\n#define SSB_BOARD_BCM94306PC\t0x0425\t \n#define SSB_BOARD_BCM94306CBSG\t0x042B\t \n#define SSB_BOARD_PCSG94306\t0x042D\t \n#define SSB_BOARD_BU4704SD\t0x042E\t \n#define SSB_BOARD_BCM94704AGR\t0x042F\t \n#define SSB_BOARD_BCM94308MP\t0x0430\t \n#define SSB_BOARD_BU4318\t0x0447\n#define SSB_BOARD_CB4318\t0x0448\n#define SSB_BOARD_MPG4318\t0x0449\n#define SSB_BOARD_MP4318\t0x044A\n#define SSB_BOARD_SD4318\t0x044B\n#define SSB_BOARD_BCM94306P\t0x044C\t \n#define SSB_BOARD_BCM94303MP\t0x044E\n#define SSB_BOARD_BCM94306MPM\t0x0450\n#define SSB_BOARD_BCM94306MPL\t0x0453\n#define SSB_BOARD_PC4303\t0x0454\t \n#define SSB_BOARD_BCM94306MPLNA\t0x0457\n#define SSB_BOARD_BCM94306MPH\t0x045B\n#define SSB_BOARD_BCM94306PCIV\t0x045C\n#define SSB_BOARD_BCM94318MPGH\t0x0463\n#define SSB_BOARD_BU4311\t0x0464\n#define SSB_BOARD_BCM94311MC\t0x0465\n#define SSB_BOARD_BCM94311MCAG\t0x0466\n \n#define SSB_BOARD_BU4321\t0x046B\n#define SSB_BOARD_BU4321E\t0x047C\n#define SSB_BOARD_MP4321\t0x046C\n#define SSB_BOARD_CB2_4321\t0x046D\n#define SSB_BOARD_CB2_4321_AG\t0x0066\n#define SSB_BOARD_MC4321\t0x046E\n \n#define SSB_BOARD_BCM94325DEVBU\t0x0490\n#define SSB_BOARD_BCM94325BGABU\t0x0491\n#define SSB_BOARD_BCM94325SDGWB\t0x0492\n#define SSB_BOARD_BCM94325SDGMDL\t0x04AA\n#define SSB_BOARD_BCM94325SDGMDL2\t0x04C6\n#define SSB_BOARD_BCM94325SDGMDL3\t0x04C9\n#define SSB_BOARD_BCM94325SDABGWBA\t0x04E1\n \n#define SSB_BOARD_BCM94322MC\t0x04A4\n#define SSB_BOARD_BCM94322USB\t0x04A8\t \n#define SSB_BOARD_BCM94322HM\t0x04B0\n#define SSB_BOARD_BCM94322USB2D\t0x04Bf\t \n \n#define SSB_BOARD_BU4312\t0x048A\n#define SSB_BOARD_BCM4312MCGSG\t0x04B5\n \n#define SSB_CHIPPACK_BCM4712S\t1\t \n#define SSB_CHIPPACK_BCM4712M\t2\t \n#define SSB_CHIPPACK_BCM4712L\t0\t \n\n#include <linux/ssb/ssb_driver_chipcommon.h>\n#include <linux/ssb/ssb_driver_mips.h>\n#include <linux/ssb/ssb_driver_extif.h>\n#include <linux/ssb/ssb_driver_pci.h>\n\nstruct ssb_bus {\n\t \n\tvoid __iomem *mmio;\n\n\tconst struct ssb_bus_ops *ops;\n\n\t \n\tstruct ssb_device *mapped_device;\n\tunion {\n\t\t \n\t\tu8 mapped_pcmcia_seg;\n\t\t \n\t\tu32 sdio_sbaddr;\n\t};\n\t \n\tspinlock_t bar_lock;\n\n\t \n\tenum ssb_bustype bustype;\n\t \n\tunion {\n\t\t \n\t\tstruct pci_dev *host_pci;\n\t\t \n\t\tstruct pcmcia_device *host_pcmcia;\n\t\t \n\t\tstruct sdio_func *host_sdio;\n\t};\n\n\t \n\tunsigned int quirks;\n\n#ifdef CONFIG_SSB_SPROM\n\t \n\tstruct mutex sprom_mutex;\n#endif\n\n\t \n\tu16 chip_id;\n\tu8 chip_rev;\n\tu16 sprom_offset;\n\tu16 sprom_size;\t\t \n\tu8 chip_package;\n\n\t \n\tstruct ssb_device devices[SSB_MAX_NR_CORES];\n\tu8 nr_devices;\n\n\t \n\tunsigned int busnumber;\n\n\t \n\tstruct ssb_chipcommon chipco;\n\t \n\tstruct ssb_pcicore pcicore;\n\t \n\tstruct ssb_mipscore mipscore;\n\t \n\tstruct ssb_extif extif;\n\n\t \n\n\t \n\tstruct ssb_boardinfo boardinfo;\n\t \n\tstruct ssb_sprom sprom;\n\t \n\tbool has_cardbus_slot;\n\n#ifdef CONFIG_SSB_EMBEDDED\n\t \n\tspinlock_t gpio_lock;\n\tstruct platform_device *watchdog;\n#endif  \n#ifdef CONFIG_SSB_DRIVER_GPIO\n\tstruct gpio_chip gpio;\n\tstruct irq_domain *irq_domain;\n#endif  \n\n\t \n\tstruct list_head list;\n\t \n\tbool powered_up;\n\tint power_warn_count;\n};\n\nenum ssb_quirks {\n\t \n\tSSB_QUIRK_SDIO_READ_AFTER_WRITE32\t= (1 << 0),\n};\n\n \nstruct ssb_init_invariants {\n\t \n\tstruct ssb_boardinfo boardinfo;\n\t \n\tstruct ssb_sprom sprom;\n\t \n\tbool has_cardbus_slot;\n};\n \ntypedef int (*ssb_invariants_func_t)(struct ssb_bus *bus,\n\t\t\t\t     struct ssb_init_invariants *iv);\n\n \nextern int ssb_bus_host_soc_register(struct ssb_bus *bus,\n\t\t\t\t     unsigned long baseaddr);\n#ifdef CONFIG_SSB_PCIHOST\nextern int ssb_bus_pcibus_register(struct ssb_bus *bus,\n\t\t\t\t   struct pci_dev *host_pci);\n#endif  \n#ifdef CONFIG_SSB_PCMCIAHOST\nextern int ssb_bus_pcmciabus_register(struct ssb_bus *bus,\n\t\t\t\t      struct pcmcia_device *pcmcia_dev,\n\t\t\t\t      unsigned long baseaddr);\n#endif  \n#ifdef CONFIG_SSB_SDIOHOST\nextern int ssb_bus_sdiobus_register(struct ssb_bus *bus,\n\t\t\t\t    struct sdio_func *sdio_func,\n\t\t\t\t    unsigned int quirks);\n#endif  \n\n\nextern void ssb_bus_unregister(struct ssb_bus *bus);\n\n \nextern bool ssb_is_sprom_available(struct ssb_bus *bus);\n\n \nextern int ssb_arch_register_fallback_sprom(\n\t\tint (*sprom_callback)(struct ssb_bus *bus,\n\t\tstruct ssb_sprom *out));\n\n \nextern int ssb_bus_suspend(struct ssb_bus *bus);\n \nextern int ssb_bus_resume(struct ssb_bus *bus);\n\nextern u32 ssb_clockspeed(struct ssb_bus *bus);\n\n \nint ssb_device_is_enabled(struct ssb_device *dev);\n \nvoid ssb_device_enable(struct ssb_device *dev, u32 core_specific_flags);\n \nvoid ssb_device_disable(struct ssb_device *dev, u32 core_specific_flags);\n\n\n \nstatic inline u8 ssb_read8(struct ssb_device *dev, u16 offset)\n{\n\treturn dev->ops->read8(dev, offset);\n}\nstatic inline u16 ssb_read16(struct ssb_device *dev, u16 offset)\n{\n\treturn dev->ops->read16(dev, offset);\n}\nstatic inline u32 ssb_read32(struct ssb_device *dev, u16 offset)\n{\n\treturn dev->ops->read32(dev, offset);\n}\nstatic inline void ssb_write8(struct ssb_device *dev, u16 offset, u8 value)\n{\n\tdev->ops->write8(dev, offset, value);\n}\nstatic inline void ssb_write16(struct ssb_device *dev, u16 offset, u16 value)\n{\n\tdev->ops->write16(dev, offset, value);\n}\nstatic inline void ssb_write32(struct ssb_device *dev, u16 offset, u32 value)\n{\n\tdev->ops->write32(dev, offset, value);\n}\n#ifdef CONFIG_SSB_BLOCKIO\nstatic inline void ssb_block_read(struct ssb_device *dev, void *buffer,\n\t\t\t\t  size_t count, u16 offset, u8 reg_width)\n{\n\tdev->ops->block_read(dev, buffer, count, offset, reg_width);\n}\n\nstatic inline void ssb_block_write(struct ssb_device *dev, const void *buffer,\n\t\t\t\t   size_t count, u16 offset, u8 reg_width)\n{\n\tdev->ops->block_write(dev, buffer, count, offset, reg_width);\n}\n#endif  \n\n\n \n\n \nextern u32 ssb_dma_translation(struct ssb_device *dev);\n#define SSB_DMA_TRANSLATION_MASK\t0xC0000000\n#define SSB_DMA_TRANSLATION_SHIFT\t30\n\nstatic inline void __cold __ssb_dma_not_implemented(struct ssb_device *dev)\n{\n#ifdef CONFIG_SSB_DEBUG\n\tprintk(KERN_ERR \"SSB: BUG! Calling DMA API for \"\n\t       \"unsupported bustype %d\\n\", dev->bus->bustype);\n#endif  \n}\n\n#ifdef CONFIG_SSB_PCIHOST\n \nextern int ssb_pcihost_register(struct pci_driver *driver);\nstatic inline void ssb_pcihost_unregister(struct pci_driver *driver)\n{\n\tpci_unregister_driver(driver);\n}\n\nstatic inline\nvoid ssb_pcihost_set_power_state(struct ssb_device *sdev, pci_power_t state)\n{\n\tif (sdev->bus->bustype == SSB_BUSTYPE_PCI)\n\t\tpci_set_power_state(sdev->bus->host_pci, state);\n}\n#else\nstatic inline void ssb_pcihost_unregister(struct pci_driver *driver)\n{\n}\n\nstatic inline\nvoid ssb_pcihost_set_power_state(struct ssb_device *sdev, pci_power_t state)\n{\n}\n#endif  \n\n\n \nextern int ssb_bus_may_powerdown(struct ssb_bus *bus);\n \nextern int ssb_bus_powerup(struct ssb_bus *bus, bool dynamic_pctl);\n\nextern void ssb_commit_settings(struct ssb_bus *bus);\n\n \nextern u32 ssb_admatch_base(u32 adm);\nextern u32 ssb_admatch_size(u32 adm);\n\n \n#ifdef CONFIG_SSB_EMBEDDED\nint ssb_pcibios_plat_dev_init(struct pci_dev *dev);\nint ssb_pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin);\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}