{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686669833809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686669833809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 17:23:53 2023 " "Processing started: Tue Jun 13 17:23:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686669833809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669833809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669833810 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669833810 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669834167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686669834232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686669834232 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "getTanh.qsys " "Elaborating Platform Designer system entity \"getTanh.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669847802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:14 Progress: Loading getTanh/getTanh.qsys " "2023.06.13.17:24:14 Progress: Loading getTanh/getTanh.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669854483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:15 Progress: Reading input file " "2023.06.13.17:24:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669855434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:15 Progress: Adding getTanh_internal_inst \[getTanh_internal 1.0\] " "2023.06.13.17:24:15 Progress: Adding getTanh_internal_inst \[getTanh_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669855527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:16 Progress: Parameterizing module getTanh_internal_inst " "2023.06.13.17:24:16 Progress: Parameterizing module getTanh_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669856994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:16 Progress: Building connections " "2023.06.13.17:24:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669856996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:16 Progress: Parameterizing connections " "2023.06.13.17:24:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669856997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:17 Progress: Validating " "2023.06.13.17:24:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669857031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:24:17 Progress: Done reading input file " "2023.06.13.17:24:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669857117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GetTanh: Generating getTanh \"getTanh\" for QUARTUS_SYNTH " "GetTanh: Generating getTanh \"getTanh\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669858454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GetTanh_internal_inst: \"getTanh\" instantiated getTanh_internal \"getTanh_internal_inst\" " "GetTanh_internal_inst: \"getTanh\" instantiated getTanh_internal \"getTanh_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669861237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GetTanh: Done \"getTanh\" with 2 modules, 171 files " "GetTanh: Done \"getTanh\" with 2 modules, 171 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669861362 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "getTanh.qsys " "Finished elaborating Platform Designer system entity \"getTanh.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669862130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/gettanh.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/gettanh.v" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh " "Found entity 1: getTanh" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/gettanh/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/gettanh/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862385 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862385 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/gettanh/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862388 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/gettanh/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/gettanh/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/gettanh/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/gettanh/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/gettanh/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/gettanh/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862431 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/gettanh/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/gettanh/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862441 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/gettanh/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/gettanh/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (getTanh) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (getTanh)" {  } { { "db/ip/gettanh/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/gettanh/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/gettanh/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/gettanh/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/gettanh/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/gettanh/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/gettanh/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862551 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/gettanh/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/gettanh/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669862573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/gettanh/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/gettanh/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/gettanh/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862579 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/gettanh/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862579 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/gettanh/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/gettanh/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/gettanh/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/gettanh/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862643 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862643 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/gettanh/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/gettanh/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/gettanh/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/gettanh/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/gettanh/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/gettanh/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669862760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/gettanh/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862762 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686669862778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/gettanh/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/gettanh/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/gettanh/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/gettanh/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/gettanh/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/gettanh/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/gettanh/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/gettanh/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/gettanh/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/gettanh/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/gettanh/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/gettanh/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862914 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/gettanh/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862914 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/gettanh/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862914 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/gettanh/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B0_runOnce_branch " "Found entity 1: getTanh_B0_runOnce_branch" {  } { { "db/ip/gettanh/submodules/gettanh_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B0_runOnce_merge " "Found entity 1: getTanh_B0_runOnce_merge" {  } { { "db/ip/gettanh/submodules/gettanh_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B0_runOnce_merge_reg " "Found entity 1: getTanh_B0_runOnce_merge_reg" {  } { { "db/ip/gettanh/submodules/gettanh_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B1_start_branch " "Found entity 1: getTanh_B1_start_branch" {  } { { "db/ip/gettanh/submodules/gettanh_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B1_start_merge " "Found entity 1: getTanh_B1_start_merge" {  } { { "db/ip/gettanh/submodules/gettanh_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B1_start_merge_reg " "Found entity 1: getTanh_B1_start_merge_reg" {  } { { "db/ip/gettanh/submodules/gettanh_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B2_branch " "Found entity 1: getTanh_B2_branch" {  } { { "db/ip/gettanh/submodules/gettanh_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B2_merge " "Found entity 1: getTanh_B2_merge" {  } { { "db/ip/gettanh/submodules/gettanh_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B3_branch " "Found entity 1: getTanh_B3_branch" {  } { { "db/ip/gettanh/submodules/gettanh_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B3_merge " "Found entity 1: getTanh_B3_merge" {  } { { "db/ip/gettanh/submodules/gettanh_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_b3_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_b3_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_B3_merge_reg " "Found entity 1: getTanh_B3_merge_reg" {  } { { "db/ip/gettanh/submodules/gettanh_b3_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_b3_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B0_runOnce " "Found entity 1: getTanh_bb_B0_runOnce" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B0_runOnce_stall_region " "Found entity 1: getTanh_bb_B0_runOnce_stall_region" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669862992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669862992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B1_start " "Found entity 1: getTanh_bb_B1_start" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B1_start_stall_region " "Found entity 1: getTanh_bb_B1_start_stall_region" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B2 " "Found entity 1: getTanh_bb_B2" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b2_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b2_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B2_sr_0 " "Found entity 1: getTanh_bb_B2_sr_0" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B2_stall_region " "Found entity 1: getTanh_bb_B2_stall_region" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B3 " "Found entity 1: getTanh_bb_B3" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b3_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b3_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B3_sr_1 " "Found entity 1: getTanh_bb_B3_sr_1" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_bb_B3_stall_region " "Found entity 1: getTanh_bb_B3_stall_region" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_function " "Found entity 1: getTanh_function" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_function_wrapper " "Found entity 1: getTanh_function_wrapper" {  } { { "db/ip/gettanh/submodules/gettanh_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0 " "Found entity 1: getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0 " "Found entity 1: getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_mem_memdep_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_mem_memdep_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr " "Found entity 1: getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg " "Found entity 1: getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg " "Found entity 1: getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg " "Found entity 1: getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg " "Found entity 1: getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0 " "Found entity 1: getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0 " "Found entity 1: getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0 " "Found entity 1: getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/gettanh_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_internal " "Found entity 1: getTanh_internal" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863692 ""} { "Info" "ISGN_ENTITY_NAME" "2 getTanh_internal_ic_18252752692117882361 " "Found entity 2: getTanh_internal_ic_18252752692117882361" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_loop_limiter_0 " "Found entity 1: getTanh_loop_limiter_0" {  } { { "db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_7_gettanh0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_7_gettanh0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_readdata_reg_unnamed_7_getTanh0 " "Found entity 1: getTanh_readdata_reg_unnamed_7_getTanh0" {  } { { "db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_7_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_7_gettanh0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_9_gettanh1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_9_gettanh1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getTanh_readdata_reg_unnamed_9_getTanh1 " "Found entity 1: getTanh_readdata_reg_unnamed_9_getTanh1" {  } { { "db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_9_gettanh1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_readdata_reg_unnamed_9_gettanh1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863705 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686669863718 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686669863718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/gettanh/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/gettanh/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/gettanh/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/gettanh/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/gettanh/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/gettanh/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/gettanh/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/gettanh/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/gettanh/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/gettanh/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/gettanh/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/gettanh/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/gettanh/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863927 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/gettanh/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/gettanh/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/gettanh/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/gettanh/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669863995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669863997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669863997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/gettanh/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/gettanh/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (getTanh) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (getTanh)" {  } { { "db/ip/gettanh/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/gettanh/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/gettanh/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/gettanh/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669864055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/gettanh/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/gettanh/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864059 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/gettanh/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864059 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/gettanh/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864059 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/gettanh/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/gettanh/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669864151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669864151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669864154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686669864154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/gettanh/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/gettanh/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/gettanh/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864172 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/gettanh/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/gettanh/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864187 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/gettanh/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/gettanh/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864208 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/gettanh/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/gettanh/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/gettanh/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864251 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/gettanh/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864251 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/gettanh/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686669864260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/gettanh/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686669864261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/gettanh/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/gettanh/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864263 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/gettanh/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/gettanh/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/gettanh/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864277 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/gettanh/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864277 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/gettanh/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686669864292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686669864292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/gettanh/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/gettanh/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/gettanh/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669864318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669864318 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686669864506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686669864866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh getTanh:getTanh_inst " "Elaborating entity \"getTanh\" for hierarchy \"getTanh:getTanh_inst\"" {  } { { "quartus_compile.sv" "getTanh_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669864892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_internal getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst " "Elaborating entity \"getTanh_internal\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\"" {  } { { "db/ip/gettanh/gettanh.v" "gettanh_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669864910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_function_wrapper getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal " "Elaborating entity \"getTanh_function_wrapper\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "getTanh_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669864951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_function getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function " "Elaborating entity \"getTanh_function\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\"" {  } { { "db/ip/gettanh/submodules/gettanh_function_wrapper.sv" "thegetTanh_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function_wrapper.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669864982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B2_sr_0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2_sr_0:thebb_getTanh_B2_sr_0_aunroll_x " "Elaborating entity \"getTanh_bb_B2_sr_0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2_sr_0:thebb_getTanh_B2_sr_0_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B2_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr:thei_llvm_fpga_pipeline_keep_going_gettanh4_sr " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_sr:thei_llvm_fpga_pipeline_keep_going_gettanh4_sr\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thei_llvm_fpga_pipeline_keep_going_gettanh4_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B3 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3 " "Elaborating entity \"getTanh_bb_B3\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B3_branch getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_B3_branch:thegetTanh_B3_branch " "Elaborating entity \"getTanh_B3_branch\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_B3_branch:thegetTanh_B3_branch\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3.sv" "thegetTanh_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B3_merge getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_B3_merge:thegetTanh_B3_merge " "Elaborating entity \"getTanh_B3_merge\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_B3_merge:thegetTanh_B3_merge\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3.sv" "thegetTanh_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B3_stall_region getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region " "Elaborating entity \"getTanh_bb_B3_stall_region\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3.sv" "thebb_getTanh_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669865845 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669865875 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865897 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686669865965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669865990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669865990 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669865990 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669866051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669866052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669866052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669866130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669866130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866229 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866266 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866294 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19 " "Elaborating entity \"getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_readdata_reg_unnamed_9_getTanh1 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1 " "Elaborating entity \"getTanh_readdata_reg_unnamed_9_getTanh1\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|getTanh_readdata_reg_unnamed_9_getTanh1:thereaddata_reg_unnamed_getTanh9_getTanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" "thereaddata_reg_unnamed_getTanh9_getTanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1 " "Elaborating entity \"lsu_top\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" "thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866377 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669866393 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669866393 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866458 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686669866460 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686669866463 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866498 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866509 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669866732 ""}  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669866732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669866797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669866797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866803 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 871 0 0 } } { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0.sv" 244 0 0 } } { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 2314 0 0 } } { "db/ip/gettanh/submodules/gettanh_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3.sv" 201 0 0 } } { "db/ip/gettanh/submodules/gettanh_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 281 0 0 } } { "db/ip/gettanh/submodules/gettanh_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function_wrapper.sv" 185 0 0 } } { "db/ip/gettanh/submodules/gettanh_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 106 0 0 } } { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 40 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686669866804 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866862 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866881 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866904 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669866914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669866915 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867039 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669867039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669867089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669867089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19\|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867140 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867141 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_unnamed_gettanh9_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|lsu_top:thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist33_i_cmp2_gettanh20_c_17_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867292 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867310 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669867405 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669867405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_qp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_qp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_qp32 " "Found entity 1: dpram_qp32" {  } { { "db/dpram_qp32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/dpram_qp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669867457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669867457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_qp32 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated " "Elaborating entity \"dpram_qp32\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867505 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867523 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867540 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist33_i_cmp2_gettanh20_c_17_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul_gettanh22_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul_gettanh22_ma3_cma_delay\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "i_mul_gettanh22_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867584 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867584 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul3_gettanh24_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul3_gettanh24_im8_cma_delay\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "i_mul3_gettanh24_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_mul3_gettanh24_im8_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 3466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867664 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867664 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im8_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul3_gettanh24_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul3_gettanh24_im0_cma_delay\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "i_mul3_gettanh24_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_mul3_gettanh24_im0_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867746 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867746 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul3_gettanh24_im0_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul_gettanh22_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_mul_gettanh22_im8_cma_delay\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "i_mul_gettanh22_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 4083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_mul_gettanh22_im8_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 4112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867818 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867818 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:thebubble_out_i_mul_gettanh22_im8_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867960 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669867977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669867978 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868075 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868093 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868113 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_lastiniteration_gettanh9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" "thei_llvm_fpga_push_i1_lastiniteration_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868173 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868173 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg:thei_llvm_fpga_push_i1_lastiniteration_gettanh9_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0:thei_llvm_fpga_push_i1_lastiniteration_gettanh9\|getTanh_i_llvm_fpga_push_i1_lastiniteration_gettanh9_reg:thei_llvm_fpga_push_i1_lastiniteration_gettanh9_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" "thei_llvm_fpga_push_i1_lastiniteration_gettanh9_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_lastiniteration_gettanh0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i4_initerations_push9_gettanh7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" "thei_llvm_fpga_push_i4_initerations_push9_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868298 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868298 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg:thei_llvm_fpga_push_i4_initerations_push9_gettanh7_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0:thei_llvm_fpga_push_i4_initerations_push9_gettanh7\|getTanh_i_llvm_fpga_push_i4_initerations_push9_gettanh7_reg:thei_llvm_fpga_push_i4_initerations_push9_gettanh7_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" "thei_llvm_fpga_push_i4_initerations_push9_gettanh7_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_initerations_push9_gettanh0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1 " "Elaborating entity \"acl_pop\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5\|getTanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_initerations_pop9_gettanh0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_notexitcond_gettanh36" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" "thei_llvm_fpga_push_i1_notexitcond_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868463 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868463 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|acl_push:thei_llvm_fpga_push_i1_notexitcond_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg:thei_llvm_fpga_push_i1_notexitcond_gettanh36_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh0:thei_llvm_fpga_push_i1_notexitcond_gettanh36\|getTanh_i_llvm_fpga_push_i1_notexitcond_gettanh36_reg:thei_llvm_fpga_push_i1_notexitcond_gettanh36_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" "thei_llvm_fpga_push_i1_notexitcond_gettanh36_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond_gettanh0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" "thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868585 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868586 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|acl_push:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41\|getTanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg:thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" "thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32\|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1 " "Elaborating entity \"acl_pop\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32\|acl_pop:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" "thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32\|getTanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg:thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" "thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i4_cleanups_push10_gettanh39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39\|getTanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg:thei_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv" "thei_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i4_cleanups_push10_gettanh0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0\|getTanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i4_cleanups_pop10_gettanh0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_masked_gettanh43_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|dspba_delay_ver:i_masked_gettanh43_delay\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "i_masked_gettanh43_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist27_i_masked_gettanh43_q_114_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868849 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669868863 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686669868905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669868931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669868938 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669868938 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669869014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669869093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/gettanh/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869183 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869226 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869245 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist27_i_masked_gettanh43_q_114_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869275 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869276 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869277 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869278 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869299 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869299 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869303 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869304 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686669869305 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686669869306 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686669869306 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869372 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869386 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686669869480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669869499 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669869499 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m272 " "Found entity 1: altera_syncram_m272" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669869554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m272 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated " "Elaborating entity \"altera_syncram_m272\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18b4 " "Found entity 1: altsyncram_18b4" {  } { { "db/altsyncram_18b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altsyncram_18b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669869638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669869638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18b4 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1 " "Elaborating entity \"altsyncram_18b4\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1\"" {  } { { "db/altera_syncram_m272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_mem_memdep_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28 " "Elaborating entity \"getTanh_i_llvm_fpga_mem_memdep_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_memdep_gettanh28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 6991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1 " "Elaborating entity \"lsu_top\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv" "thei_llvm_fpga_mem_memdep_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_memdep_gettanh0.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869756 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669869764 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669869764 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/gettanh/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869785 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686669869787 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869787 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686669869791 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/gettanh/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869923 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669869936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669869937 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669870033 ""}  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686669870033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686669870088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669870088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_memdep_gettanh0:thei_llvm_fpga_mem_memdep_gettanh28\|lsu_top:thei_llvm_fpga_mem_memdep_gettanh1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29\|getTanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_memdep_phi_push8_gettanh0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870313 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/gettanh/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870325 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870397 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870414 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870442 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_data_fifo:theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870459 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870459 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870461 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870469 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast39431_gettanh0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_push_i32_i_036_push7_gettanh31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" "thei_llvm_fpga_push_i32_i_036_push7_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870590 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870590 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|acl_push:thei_llvm_fpga_push_i32_i_036_push7_gettanh1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/gettanh/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg:thei_llvm_fpga_push_i32_i_036_push7_gettanh31_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0:thei_llvm_fpga_push_i32_i_036_push7_gettanh31\|getTanh_i_llvm_fpga_push_i32_i_036_push7_gettanh31_reg:thei_llvm_fpga_push_i32_i_036_push7_gettanh31_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" "thei_llvm_fpga_push_i32_i_036_push7_gettanh31_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i32_i_036_push7_gettanh0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10\|acl_pop:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1 " "Elaborating entity \"acl_pop\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10\|acl_pop:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" "thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10\|getTanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg:thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" "thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i32_i_036_pop7_gettanh0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4 " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pipeline_keep_going_gettanh4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh4_reg:thei_llvm_fpga_pipeline_keep_going_gettanh4_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" "thei_llvm_fpga_pipeline_keep_going_gettanh4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" "thei_llvm_fpga_pipeline_keep_going_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_pop:pop1\"" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_push:push\"" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_push:push\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_gettanh1\|acl_push:push\|acl_data_fifo:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pipeline_keep_going_gettanh0:thei_llvm_fpga_pipeline_keep_going_gettanh4\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going_gettanh0.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B3_merge_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_B3_merge_reg:thegetTanh_B3_merge_reg_aunroll_x " "Elaborating entity \"getTanh_B3_merge_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_B3_merge_reg:thegetTanh_B3_merge_reg_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thegetTanh_B3_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669870984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870986 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870986 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870988 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/gettanh/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669870988 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B3:thebb_getTanh_B3|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region|acl_valid_fifo_counter:thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_p1025i32_m0000itcast37412_gettanh0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 7901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 8317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14\|getTanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15 " "Elaborating entity \"getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b3_stall_region.sv" 8648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_readdata_reg_unnamed_7_getTanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15\|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0 " "Elaborating entity \"getTanh_readdata_reg_unnamed_7_getTanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3:thebb_getTanh_B3\|getTanh_bb_B3_stall_region:thebb_getTanh_B3_stall_region\|getTanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0:thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15\|getTanh_readdata_reg_unnamed_7_getTanh0:thereaddata_reg_unnamed_getTanh7_getTanh0\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv" "thereaddata_reg_unnamed_getTanh7_getTanh0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_mem_unnamed_gettanh7_gettanh0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B3_sr_1 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3_sr_1:thebb_getTanh_B3_sr_1_aunroll_x " "Elaborating entity \"getTanh_bb_B3_sr_1\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B3_sr_1:thebb_getTanh_B3_sr_1_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B3_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_loop_limiter_0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0 " "Elaborating entity \"getTanh_loop_limiter_0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "theloop_limiter_getTanh0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871531 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871532 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871533 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871533 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_loop_limiter_0:theloop_limiter_getTanh0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_loop_limiter_0:theloop_limiter_getTanh0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr:thei_llvm_fpga_pipeline_keep_going6_gettanh1_sr " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh1_sr:thei_llvm_fpga_pipeline_keep_going6_gettanh1_sr\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thei_llvm_fpga_pipeline_keep_going6_gettanh1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B1_start getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start " "Elaborating entity \"getTanh_bb_B1_start\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B1_start_merge getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_B1_start_merge:thegetTanh_B1_start_merge " "Elaborating entity \"getTanh_B1_start_merge\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_B1_start_merge:thegetTanh_B1_start_merge\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" "thegetTanh_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B1_start_branch getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_B1_start_branch:thegetTanh_B1_start_branch " "Elaborating entity \"getTanh_B1_start_branch\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_B1_start_branch:thegetTanh_B1_start_branch\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" "thegetTanh_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B1_start_stall_region getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region " "Elaborating entity \"getTanh_bb_B1_start_stall_region\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" "thebb_getTanh_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B1_start_merge_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_B1_start_merge_reg:thegetTanh_B1_start_merge_reg " "Elaborating entity \"getTanh_B1_start_merge_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_B1_start_merge_reg:thegetTanh_B1_start_merge_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thegetTanh_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x " "Elaborating entity \"getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x " "Elaborating entity \"getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1 " "Elaborating entity \"getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "thei_llvm_fpga_pipeline_keep_going6_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv" "thei_llvm_fpga_pipeline_keep_going6_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pipeline_keep_going6_gettanh0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871696 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669871698 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669871704 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_pipeline_keep_going6_gettanh0:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going6_gettanh1\|acl_staging_reg:asr\"" {  } { { "db/ip/gettanh/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0:thei_llvm_fpga_push_i1_notexitcond7_gettanh2 " "Elaborating entity \"getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0:thei_llvm_fpga_push_i1_notexitcond7_gettanh2\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "thei_llvm_fpga_push_i1_notexitcond7_gettanh2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0:thei_llvm_fpga_push_i1_notexitcond7_gettanh2\|acl_push:thei_llvm_fpga_push_i1_notexitcond7_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0:thei_llvm_fpga_push_i1_notexitcond7_gettanh2\|acl_push:thei_llvm_fpga_push_i1_notexitcond7_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv" "thei_llvm_fpga_push_i1_notexitcond7_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_i1_notexitcond7_gettanh0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x " "Elaborating entity \"getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x\|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871804 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669871824 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B1_start:thebb_getTanh_B1_start|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region|getTanh_i_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0:thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|getTanh_i_llvm_fpga_sfc_exit_s_c0_out_wt0000nhs_c0_exit_gettanh0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1\|getTanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh4_gettanh0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_llvm_fpga_ffwd_source_p1025i320000ed_gettanh3_gettanh0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x " "Elaborating entity \"getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" "thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b1_start_stall_region.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/gettanh/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B1_start:thebb_getTanh_B1_start\|getTanh_bb_B1_start_stall_region:thebb_getTanh_B1_start_stall_region\|getTanh_i_iord_bl_call_gettanh_unnamed_gettanh2_gettanh0:thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/gettanh/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B2 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2 " "Elaborating entity \"getTanh_bb_B2\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669871994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B2_merge getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_B2_merge:thegetTanh_B2_merge " "Elaborating entity \"getTanh_B2_merge\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_B2_merge:thegetTanh_B2_merge\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2.sv" "thegetTanh_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B2_branch getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_B2_branch:thegetTanh_B2_branch " "Elaborating entity \"getTanh_B2_branch\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_B2_branch:thegetTanh_B2_branch\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2.sv" "thegetTanh_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B2_stall_region getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region " "Elaborating entity \"getTanh_bb_B2_stall_region\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2.sv" "thebb_getTanh_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2 " "Elaborating entity \"getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_gettanh2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1 " "Elaborating entity \"acl_push\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/gettanh/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1 " "Elaborating entity \"getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" "thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1\|hld_iowr:theiowr\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/gettanh/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872129 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/gettanh/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669872139 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|getTanh_bb_B2:thebb_getTanh_B2|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region|getTanh_i_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh0:thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0 " "Elaborating entity \"getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b2_stall_region.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B1_start_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thegetTanh_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872178 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669872181 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|hld_loop_profiler:thegetTanh_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872194 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B3_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B3_x\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thegetTanh_B3_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872222 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686669872227 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_function_wrapper:getTanh_internal|getTanh_function:thegetTanh_function|hld_loop_profiler:thegetTanh_B3_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B3_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|hld_loop_profiler:thegetTanh_B3_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872243 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B0_runOnce getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce " "Elaborating entity \"getTanh_bb_B0_runOnce\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\"" {  } { { "db/ip/gettanh/submodules/gettanh_function.sv" "thebb_getTanh_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B0_runOnce_branch getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_B0_runOnce_branch:thegetTanh_B0_runOnce_branch " "Elaborating entity \"getTanh_B0_runOnce_branch\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_B0_runOnce_branch:thegetTanh_B0_runOnce_branch\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" "thegetTanh_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_bb_B0_runOnce_stall_region getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region " "Elaborating entity \"getTanh_bb_B0_runOnce_stall_region\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" "thebb_getTanh_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B0_runOnce_merge_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_B0_runOnce_merge_reg:thegetTanh_B0_runOnce_merge_reg " "Elaborating entity \"getTanh_B0_runOnce_merge_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_B0_runOnce_merge_reg:thegetTanh_B0_runOnce_merge_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" "thegetTanh_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1 " "Elaborating entity \"getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg " "Elaborating entity \"getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1\|getTanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_push_token_i1_wt_limpush_gettanh0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0 " "Elaborating entity \"getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg " "Elaborating entity \"getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_bb_B0_runOnce_stall_region:thebb_getTanh_B0_runOnce_stall_region\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0\|getTanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg\"" {  } { { "db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_i_llvm_fpga_pop_token_i1_wt_limpop_gettanh0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_B0_runOnce_merge getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_B0_runOnce_merge:thegetTanh_B0_runOnce_merge " "Elaborating entity \"getTanh_B0_runOnce_merge\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B0_runOnce:thebb_getTanh_B0_runOnce\|getTanh_B0_runOnce_merge:thegetTanh_B0_runOnce_merge\"" {  } { { "db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" "thegetTanh_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/gettanh/submodules/gettanh_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_function_wrapper.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getTanh_internal_ic_18252752692117882361 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"getTanh_internal_ic_18252752692117882361\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 gettanh_internal.v(358) " "Verilog HDL assignment warning at gettanh_internal.v(358): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669872417 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872547 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 339 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872556 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 347 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872563 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 351 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872586 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 356 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/gettanh/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669872597 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/gettanh/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669872616 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/gettanh/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669872641 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/gettanh/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686669872702 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686669872713 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/gettanh/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/gettanh/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686669872743 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872806 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872824 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872841 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/gettanh/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686669872842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/gettanh/submodules/gettanh_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/gettanh_internal.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/gettanh/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669872948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/gettanh/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686669872949 "|quartus_compile|getTanh:getTanh_inst|getTanh_internal:gettanh_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686669875543 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686669875543 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686669875543 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686669875543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "72 " "72 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686669883176 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686669883258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669883427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "164 " "Implemented 164 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686669883641 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686669883641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686669883641 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686669883641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686669883641 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "getTanh_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669883656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_address\[0\] GND " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_address\[1\] GND " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "getTanh:getTanh_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"getTanh:getTanh_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/gettanh/gettanh.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/gettanh.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686669885943 "|quartus_compile|getTanh:getTanh_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686669885943 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686669886243 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "5 getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 5 logic cells for Maximum Fan-Out assignment on \"getTanh:getTanh_inst\|getTanh_internal:gettanh_internal_inst\|getTanh_function_wrapper:getTanh_internal\|getTanh_function:thegetTanh_function\|getTanh_bb_B2:thebb_getTanh_B2\|getTanh_bb_B2_stall_region:thebb_getTanh_B2_stall_region\|getTanh_i_llvm_fpga_push_token_i1_throttle_push_gettanh0:thei_llvm_fpga_push_token_i1_throttle_push_gettanh2\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_gettanh1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/gettanh/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/db/ip/gettanh/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686669887778 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686669887778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1245 " "1245 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686669887862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5612 " "Implemented 5612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "164 " "Implemented 164 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686669887923 ""} { "Info" "ICUT_CUT_TM_OPINS" "104 " "Implemented 104 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686669887923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5115 " "Implemented 5115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686669887923 ""} { "Info" "ICUT_CUT_TM_RAMS" "223 " "Implemented 223 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686669887923 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686669887923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686669887923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/getTanh/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669888363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686669889225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 17:24:49 2023 " "Processing ended: Tue Jun 13 17:24:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686669889225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686669889225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686669889225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686669889225 ""}
