# vsim -gui -l msim_transcript work.tb 
# Start time: 03:04:21 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(test)
# Loading work.gestionadc(adc)
# Loading work.sig_1mhz(arch_div1m)
# Loading work.sig_10hz(arch_div10)
# Loading work.chipselect(arch_chipselect)
# Loading work.registre_decalage(dec)
# Loading work.controlebutees(butee)
# Loading work.gest_pwm(arch_pwm)
# ** Warning: (vsim-8683) Uninitialized out port /tb/uut/start_conv has no driver.
# This port will contribute value (U) to the signal network.
add wave  \
sim:/tb/clk_50MHz \
sim:/tb/raz_n \
sim:/tb/enable_tb \
sim:/tb/sens_tb \
sim:/tb/start_conv_tb \
sim:/tb/data_in_tb \
sim:/tb/data_out_tb \
sim:/tb/pwm_out_tb \
sim:/tb/sens_out_tb \
sim:/tb/fin_g_tb \
sim:/tb/fin_d_tb \
sim:/tb/clk_1M_tb \
sim:/tb/cs_tb \
sim:/tb/clk_period
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/controlbutee_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/controlbutee_inst
# Compile of ChipSelect.vhd was successful.
# Compile of ControleButees.vhd was successful.
# Compile of Gest_PWM.vhd was successful.
# Compile of GestionADC.vhd was successful.
# Compile of registre_decalage.vhd was successful.
# Compile of Sig_1MHz.vhd was successful.
# Compile of Sig_10Hz.vhd was successful.
# Compile of tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui -l msim_transcript work.tb
# End time: 03:10:13 on Dec 09,2024, Elapsed time: 0:05:52
# Errors: 0, Warnings: 3
# vsim -gui -l msim_transcript work.tb 
# Start time: 03:10:14 on Dec 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(test)
# Loading work.gestionadc(adc)
# Loading work.sig_1mhz(arch_div1m)
# Loading work.sig_10hz(arch_div10)
# Loading work.chipselect(arch_chipselect)
# Loading work.registre_decalage(dec)
# Loading work.controlebutees(butee)
# Loading work.gest_pwm(arch_pwm)
# ** Warning: (vsim-8683) Uninitialized out port /tb/uut/start_conv has no driver.
# This port will contribute value (U) to the signal network.
add wave  \
sim:/tb/clk_50MHz \
sim:/tb/raz_n \
sim:/tb/enable_tb \
sim:/tb/sens_tb \
sim:/tb/start_conv_tb \
sim:/tb/data_in_tb \
sim:/tb/data_out_tb \
sim:/tb/pwm_out_tb \
sim:/tb/sens_out_tb \
sim:/tb/fin_g_tb \
sim:/tb/fin_d_tb \
sim:/tb/clk_1M_tb \
sim:/tb/cs_tb \
sim:/tb/clk_period
run -all
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/controlbutee_inst
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut/controlbutee_inst
# Break key hit
# Simulation stop requested.
# End time: 03:21:51 on Dec 09,2024, Elapsed time: 0:11:37
# Errors: 0, Warnings: 3
