

================================================================
== Vivado HLS Report for 'dec_i1'
================================================================
* Date:           Mon Apr 12 22:10:23 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Man
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.887 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17| 85.000 ns | 85.000 ns |   17|   17|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_ls_fu_131  |operator_ls  |        5|        5| 25.000 ns | 25.000 ns |    5|    5|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC0    |       10|       10|         5|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    101|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       5|    105|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     103|    283|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+---+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |grp_operator_ls_fu_131  |operator_ls  |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |Total                   |             |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dec_i1_mac_muladdbkb_U6  |dec_i1_mac_muladdbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_194_p2              |     +    |      0|  0|  10|           2|           2|
    |i_fu_178_p2                     |     +    |      0|  0|  10|           2|           1|
    |ret_V_fu_184_p2                 |     +    |      0|  0|  10|           2|           2|
    |ap_block_state3                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_172_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln9_1_fu_232_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_2_fu_237_p2            |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln9_fu_199_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |or_ln9_fu_250_p2                |    or    |      0|  0|   2|           1|           1|
    |rhs_V_fu_154_p3                 |  select  |      0|  0|   3|           1|           1|
    |select_ln9_1_fu_256_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln9_2_fu_263_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln9_fu_242_p3            |  select  |      0|  0|   8|           1|           8|
    |xor_ln41_fu_162_p2              |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 101|          23|          44|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |acc_V                |   9|          2|   19|         38|
    |ap_NS_fsm            |  41|          8|    1|          8|
    |i_op_assign_reg_120  |   9|          2|    2|          4|
    |x_V_V_blk_n          |   9|          2|    1|          2|
    |y_V_V_blk_n          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  77|         16|   24|         54|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_V                                |  19|   0|   19|          0|
    |add_ln41_reg_342                     |   2|   0|    2|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |cnt_V                                |   1|   0|    1|          0|
    |grp_operator_ls_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |i_op_assign_reg_120                  |   2|   0|    2|          0|
    |i_reg_337                            |   2|   0|    2|          0|
    |icmp_ln9_reg_348                     |   1|   0|    1|          0|
    |regs_regs_V_0                        |   8|   0|    8|          0|
    |regs_regs_V_1                        |   8|   0|    8|          0|
    |regs_regs_V_2                        |   8|   0|    8|          0|
    |regs_regs_V_3                        |   8|   0|    8|          0|
    |rhs_V_reg_319                        |   1|   0|    2|          1|
    |t_V_reg_315                          |   1|   0|    1|          0|
    |tmp_V_reg_310                        |   8|   0|    8|          0|
    |trunc_ln_reg_368                     |  19|   0|   19|          0|
    |xor_ln41_reg_324                     |   1|   0|    1|          0|
    |zext_ln41_reg_329                    |   1|   0|    2|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  98|   0|  100|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    dec_i1    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    dec_i1    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    dec_i1    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    dec_i1    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    dec_i1    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    dec_i1    | return value |
|x_V_V_dout     |  in |    8|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_empty_n  |  in |    1|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_read     | out |    1|   ap_fifo  |     x_V_V    |    pointer   |
|h_V_address0   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0         |  in |    8|  ap_memory |      h_V     |     array    |
|y_V_V_din      | out |   19|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_full_n   |  in |    1|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_write    | out |    1|   ap_fifo  |     y_V_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

