Option definition override for: enable_hydra_infer_clocks_from_latch_data
Running in Lattice mode

                               Synplify Pro (R) 

               Version W-2025.03LR-SP1 for win64 - Nov 11, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2025.2\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2025.2\synpbase
Hostname:    L-PF4L4NVG
Date:        Tue Jan  6 09:36:10 2026
Version:     W-2025.03LR-SP1

Arguments:   -product synplify_base -batch sincos_linear_Avant_synplify.tcl
ProductType: synplify_pro







Copied O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srr to O:\src\Avant_lib\sincos_linear\project\Avant\backup\sincos_linear_Avant.srr
log file: "O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srr"
Running: Avant in foreground

Running proj_1|Avant

Running Flow: compile (Compile) on proj_1|Avant
# Tue Jan  6 09:36:10 2026

Running Flow: compile_flow (Compile Process) on proj_1|Avant
# Tue Jan  6 09:36:10 2026

Running: compiler (Compile Input) on proj_1|Avant
# Tue Jan  6 09:36:10 2026
Copied O:\src\Avant_lib\sincos_linear\project\Avant\synwork\sincos_linear_Avant_comp.srs to O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srs

compiler completed
# Tue Jan  6 09:36:37 2026

Return Code: 0
Run Time:00h:00m:26s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Avant
# Tue Jan  6 09:36:37 2026

multi_srs_gen completed
# Tue Jan  6 09:36:38 2026

Return Code: 0
Run Time:00h:00m:01s
Copied O:\src\Avant_lib\sincos_linear\project\Avant\synwork\sincos_linear_Avant_mult.srs to O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srs
Copied O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srr to O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srf
Complete: Compile Process on proj_1|Avant

Running: premap (Premap) on proj_1|Avant
# Tue Jan  6 09:36:38 2026

premap completed with warnings
# Tue Jan  6 09:37:07 2026

Return Code: 1
Run Time:00h:00m:29s
Complete: Compile on proj_1|Avant

Running Flow: map (Map) on proj_1|Avant
# Tue Jan  6 09:37:07 2026
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|Avant
# Tue Jan  6 09:37:07 2026
Copied O:\src\Avant_lib\sincos_linear\project\Avant\synwork\sincos_linear_Avant_m.srm to O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srm

fpga_mapper completed with warnings
# Tue Jan  6 09:37:15 2026

Return Code: 1
Run Time:00h:00m:08s
Complete: Map on proj_1|Avant
Copied O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srr to O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant.srf
Complete: Logic Synthesis on proj_1|Avant
TCL script complete: "sincos_linear_Avant_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
O:\src\Avant_lib\sincos_linear\project\Avant\proj_1.prj
batch mode default:no
