@W: BN132 :"c:\users\andrewpc1\documents\github\corecam_firmware\msb\timing_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":528:6:528:11|Removing sequential instance lm8_inst.uart.u_txmitt.genblk5.thr_ready,  because it is equivalent to instance lm8_inst.uart.u_txmitt.genblk4.thr_empty
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":99:2:99:3|Net pat_gen.un1_wb_clk_i_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":141:8:141:15|Net pat_gen.wb_dat_local_0_sqmuxa appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":146:3:146:15|Net pat_gen.wb_dat_local_0_sqmuxa_1 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":152:3:152:15|Net pat_gen.wb_dat_local_0_sqmuxa_2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":158:3:158:15|Net pat_gen.wb_dat_local_0_sqmuxa_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":164:3:164:15|Net pat_gen.wb_dat_local_0_sqmuxa_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":170:3:170:15|Net pat_gen.wb_dat_local_0_sqmuxa_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":176:3:176:15|Net pat_gen.wb_dat_local_0_sqmuxa_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":182:3:182:15|Net pat_gen.wb_dat_local_0_sqmuxa_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":188:3:188:15|Net pat_gen.wb_dat_local_0_sqmuxa_8 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":194:3:194:15|Net pat_gen.wb_dat_local_0_sqmuxa_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":200:3:200:15|Net pat_gen.wb_dat_local_0_sqmuxa_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":206:3:206:15|Net pat_gen.wb_dat_local_0_sqmuxa_11 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":212:3:212:15|Net pat_gen.wb_dat_local_0_sqmuxa_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":218:3:218:15|Net pat_gen.wb_dat_local_0_sqmuxa_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\wb_to_timing_controller.vhd":122:1:122:2|Net pat_gen.un1_wb_cyc_i_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\dual_edge_counter.vhd":20:1:20:2|Found signal identified as System clock which controls 130 sequential elements including video_gen.pixel_counter.counter[10:1].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\reset_generator_v0p1.vhd":23:2:23:3|Found inferred clock timing_controller_top|clk_i_inferred_clock which controls 391 sequential elements including reset_gen.counter[30:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\andrewpc1\documents\github\corecam_firmware\timing_controller\diamond\..\firmware\datarom.vhd":25:0:25:1|Found inferred clock timing_controller_top|delayClk_4x_i_inferred_clock which controls 228 sequential elements including pat_gen.pat_gen.dROM.DOUT_1[21]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
