<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent	CAN module
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-March/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%202/3%5D%20can%3A%20add%20support%20for%20Janz%20VMOD-ICAN3%20Intelligent%0A%09CAN%20module&In-Reply-To=%3C20100317193312.GF9783%40ovro.caltech.edu%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004153.html">
   <LINK REL="Next"  HREF="004198.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent	CAN module</H1>
    <B>Ira W. Snyder</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%202/3%5D%20can%3A%20add%20support%20for%20Janz%20VMOD-ICAN3%20Intelligent%0A%09CAN%20module&In-Reply-To=%3C20100317193312.GF9783%40ovro.caltech.edu%3E"
       TITLE="[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent	CAN module">iws at ovro.caltech.edu
       </A><BR>
    <I>Wed Mar 17 20:33:12 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004153.html">[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent CAN	module
</A></li>
        <LI>Next message: <A HREF="004198.html">[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent	CAN module
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4197">[ date ]</a>
              <a href="thread.html#4197">[ thread ]</a>
              <a href="subject.html#4197">[ subject ]</a>
              <a href="author.html#4197">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello SocketCAN folks,

Is there any feedback on this patch? I've waited two weeks without a
response to any part of the series. As this is the biggest patch in the
series, if you're fine with it, I think the other supporting patches
should be fairly uncontroversial.

Thanks,
Ira

On Tue, Mar 02, 2010 at 01:22:08PM -0800, Ira W. Snyder wrote:
&gt;<i> The Janz VMOD-ICAN3 is a MODULbus daughterboard which fits onto any
</I>&gt;<i> MODULbus carrier board. It is an intelligent CAN controller with a
</I>&gt;<i> microcontroller and associated firmware.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: Ira W. Snyder &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">iws at ovro.caltech.edu</A>&gt;
</I>&gt;<i> Cc: <A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">socketcan-core at lists.berlios.de</A>
</I>&gt;<i> ---
</I>&gt;<i>  drivers/net/can/Kconfig      |   10 +
</I>&gt;<i>  drivers/net/can/Makefile     |    1 +
</I>&gt;<i>  drivers/net/can/janz-ican3.c | 1659 ++++++++++++++++++++++++++++++++++++++++++
</I>&gt;<i>  3 files changed, 1670 insertions(+), 0 deletions(-)
</I>&gt;<i>  create mode 100644 drivers/net/can/janz-ican3.c
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;<i> index 05b7517..2c5227c 100644
</I>&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;<i> @@ -63,6 +63,16 @@ config CAN_BFIN
</I>&gt;<i>  	  To compile this driver as a module, choose M here: the
</I>&gt;<i>  	  module will be called bfin_can.
</I>&gt;<i>  
</I>&gt;<i> +config CAN_JANZ_ICAN3
</I>&gt;<i> +	tristate &quot;Janz VMOD-ICAN3 Intelligent CAN controller&quot;
</I>&gt;<i> +	depends on CAN_DEV &amp;&amp; MFD_JANZ_CMODIO
</I>&gt;<i> +	---help---
</I>&gt;<i> +	  Driver for Janz VMOD-ICAN3 Intelligent CAN controller module, which
</I>&gt;<i> +	  connects to a MODULbus carrier board.
</I>&gt;<i> +
</I>&gt;<i> +	  This driver can also be built as a module. If so, the module will be
</I>&gt;<i> +	  called janz-ican3.ko.
</I>&gt;<i> +
</I>&gt;<i>  source &quot;drivers/net/can/mscan/Kconfig&quot;
</I>&gt;<i>  
</I>&gt;<i>  source &quot;drivers/net/can/sja1000/Kconfig&quot;
</I>&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;<i> index 7a702f2..9047cd0 100644
</I>&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;<i> @@ -15,5 +15,6 @@ obj-$(CONFIG_CAN_AT91)		+= at91_can.o
</I>&gt;<i>  obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;<i>  obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
</I>&gt;<i>  obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
</I>&gt;<i> +obj-$(CONFIG_CAN_JANZ_ICAN3)	+= janz-ican3.o
</I>&gt;<i>  
</I>&gt;<i>  ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
</I>&gt;<i> diff --git a/drivers/net/can/janz-ican3.c b/drivers/net/can/janz-ican3.c
</I>&gt;<i> new file mode 100644
</I>&gt;<i> index 0000000..94d4995
</I>&gt;<i> --- /dev/null
</I>&gt;<i> +++ b/drivers/net/can/janz-ican3.c
</I>&gt;<i> @@ -0,0 +1,1659 @@
</I>&gt;<i> +/*
</I>&gt;<i> + * Janz MODULbus VMOD-ICAN3 CAN Interface Driver
</I>&gt;<i> + *
</I>&gt;<i> + * Copyright (c) 2010 Ira W. Snyder &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">iws at ovro.caltech.edu</A>&gt;
</I>&gt;<i> + *
</I>&gt;<i> + * This program is free software; you can redistribute it and/or modify it
</I>&gt;<i> + * under the terms of the GNU General Public License as published by the
</I>&gt;<i> + * Free Software Foundation; either version 2 of the License, or (at your
</I>&gt;<i> + * option) any later version.
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;<i> +#include &lt;linux/init.h&gt;
</I>&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +#include &lt;linux/mfd/janz.h&gt;
</I>&gt;<i> +
</I>&gt;<i> +/* the DPM has 64k of memory, organized into 256x 256 byte pages */
</I>&gt;<i> +#define DPM_NUM_PAGES		256
</I>&gt;<i> +#define DPM_PAGE_SIZE		256
</I>&gt;<i> +#define DPM_PAGE_ADDR(p)	((p) * DPM_PAGE_SIZE)
</I>&gt;<i> +
</I>&gt;<i> +/* JANZ ICAN3 &quot;old-style&quot; host interface queue page numbers */
</I>&gt;<i> +#define QUEUE_OLD_CONTROL	0
</I>&gt;<i> +#define QUEUE_OLD_RB0		1
</I>&gt;<i> +#define QUEUE_OLD_RB1		2
</I>&gt;<i> +#define QUEUE_OLD_WB0		3
</I>&gt;<i> +#define QUEUE_OLD_WB1		4
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 &quot;old-style&quot; host interface control registers */
</I>&gt;<i> +#define MSYNC_PEER		0x00		/* ICAN only */
</I>&gt;<i> +#define MSYNC_LOCL		0x01		/* host only */
</I>&gt;<i> +#define TARGET_RUNNING		0x02
</I>&gt;<i> +
</I>&gt;<i> +#define MSYNC_RB0		0x01
</I>&gt;<i> +#define MSYNC_RB1		0x02
</I>&gt;<i> +#define MSYNC_RBLW		0x04
</I>&gt;<i> +#define MSYNC_RB_MASK		(MSYNC_RB0 | MSYNC_RB1)
</I>&gt;<i> +
</I>&gt;<i> +#define MSYNC_WB0		0x10
</I>&gt;<i> +#define MSYNC_WB1		0x20
</I>&gt;<i> +#define MSYNC_WBLW		0x40
</I>&gt;<i> +#define MSYNC_WB_MASK		(MSYNC_WB0 | MSYNC_WB1)
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 &quot;new-style&quot; host interface queue page numbers */
</I>&gt;<i> +#define QUEUE_TOHOST		5
</I>&gt;<i> +#define QUEUE_FROMHOST_MID	6
</I>&gt;<i> +#define QUEUE_FROMHOST_HIGH	7
</I>&gt;<i> +#define QUEUE_FROMHOST_LOW	8
</I>&gt;<i> +
</I>&gt;<i> +/* The first free page in the DPM is #9 */
</I>&gt;<i> +#define DPM_FREE_START		9
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 &quot;new-style&quot; and &quot;fast&quot; host interface descriptor flags */
</I>&gt;<i> +#define DESC_VALID		0x80
</I>&gt;<i> +#define DESC_WRAP		0x40
</I>&gt;<i> +#define DESC_INTERRUPT		0x20
</I>&gt;<i> +#define DESC_IVALID		0x10
</I>&gt;<i> +#define DESC_LEN(len)		(len)
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 Firmware Messages */
</I>&gt;<i> +#define MSG_CONNECTI		0x02
</I>&gt;<i> +#define MSG_DISCONNECT		0x03
</I>&gt;<i> +#define MSG_IDVERS		0x04
</I>&gt;<i> +#define MSG_MSGLOST		0x05
</I>&gt;<i> +#define MSG_NEWHOSTIF		0x08
</I>&gt;<i> +#define MSG_SETAFILMASK		0x10
</I>&gt;<i> +#define MSG_INITFDPMQUEUE	0x11
</I>&gt;<i> +#define MSG_HWCONF		0x12
</I>&gt;<i> +#define MSG_FMSGLOST		0x15
</I>&gt;<i> +#define MSG_CEVTIND		0x37
</I>&gt;<i> +#define MSG_CBTRREQ		0x41
</I>&gt;<i> +#define MSG_COFFREQ		0x42
</I>&gt;<i> +#define MSG_CONREQ		0x43
</I>&gt;<i> +#define MSG_CCONFREQ		0x47
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 CAN Set Acceptance Filter Mask Message Types */
</I>&gt;<i> +#define SETAFILMASK_REJECT	0x00
</I>&gt;<i> +#define SETAFILMASK_FASTIF	0x02
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 CAN Hardware Configuration Message Types */
</I>&gt;<i> +#define HWCONF_TERMINATE_ON	0x01
</I>&gt;<i> +#define HWCONF_TERMINATE_OFF	0x00
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 CAN Event Indication Message Types */
</I>&gt;<i> +#define CEVTIND_EI		0x01
</I>&gt;<i> +#define CEVTIND_DOI		0x02
</I>&gt;<i> +#define CEVTIND_LOST		0x04
</I>&gt;<i> +#define CEVTIND_FULL		0x08
</I>&gt;<i> +#define CEVTIND_BEI		0x10
</I>&gt;<i> +
</I>&gt;<i> +#define CEVTIND_CHIP_SJA1000	0x02
</I>&gt;<i> +
</I>&gt;<i> +#define ICAN3_BUSERR_QUOTA_MAX	255
</I>&gt;<i> +
</I>&gt;<i> +/* Janz ICAN3 CAN Frame Conversion */
</I>&gt;<i> +#define ICAN3_ECHO	0x10
</I>&gt;<i> +#define ICAN3_EFF_RTR	0x40
</I>&gt;<i> +#define ICAN3_SFF_RTR	0x10
</I>&gt;<i> +#define ICAN3_EFF	0x80
</I>&gt;<i> +
</I>&gt;<i> +#define ICAN3_CAN_TYPE_MASK	0x0f
</I>&gt;<i> +#define ICAN3_CAN_TYPE_SFF	0x00
</I>&gt;<i> +#define ICAN3_CAN_TYPE_EFF	0x01
</I>&gt;<i> +
</I>&gt;<i> +#define ICAN3_CAN_DLC_MASK	0x0f
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * SJA1000 Status and Error Register Definitions
</I>&gt;<i> + *
</I>&gt;<i> + * Copied from drivers/net/can/sja1000/sja1000.h
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/* status register content */
</I>&gt;<i> +#define SR_BS		0x80
</I>&gt;<i> +#define SR_ES		0x40
</I>&gt;<i> +#define SR_TS		0x20
</I>&gt;<i> +#define SR_RS		0x10
</I>&gt;<i> +#define SR_TCS		0x08
</I>&gt;<i> +#define SR_TBS		0x04
</I>&gt;<i> +#define SR_DOS		0x02
</I>&gt;<i> +#define SR_RBS		0x01
</I>&gt;<i> +
</I>&gt;<i> +#define SR_CRIT (SR_BS|SR_ES)
</I>&gt;<i> +
</I>&gt;<i> +/* ECC register */
</I>&gt;<i> +#define ECC_SEG		0x1F
</I>&gt;<i> +#define ECC_DIR		0x20
</I>&gt;<i> +#define ECC_ERR		6
</I>&gt;<i> +#define ECC_BIT		0x00
</I>&gt;<i> +#define ECC_FORM	0x40
</I>&gt;<i> +#define ECC_STUFF	0x80
</I>&gt;<i> +#define ECC_MASK	0xc0
</I>&gt;<i> +
</I>&gt;<i> +/* Number of buffers for use in the &quot;new-style&quot; host interface */
</I>&gt;<i> +#define ICAN3_NEW_BUFFERS	16
</I>&gt;<i> +
</I>&gt;<i> +/* Number of buffers for use in the &quot;fast&quot; host interface */
</I>&gt;<i> +#define ICAN3_TX_BUFFERS	512
</I>&gt;<i> +#define ICAN3_RX_BUFFERS	1024
</I>&gt;<i> +
</I>&gt;<i> +/* Driver Name */
</I>&gt;<i> +#define DRV_NAME &quot;janz-ican3&quot;
</I>&gt;<i> +
</I>&gt;<i> +/* DPM Control Registers -- starts at offset 0x100 in the MODULbus registers */
</I>&gt;<i> +struct ican3_dpm_control {
</I>&gt;<i> +	/* window address register */
</I>&gt;<i> +	u8 window_address;
</I>&gt;<i> +	u8 unused1;
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * Read access: clear interrupt from microcontroller
</I>&gt;<i> +	 * Write access: send interrupt to microcontroller
</I>&gt;<i> +	 */
</I>&gt;<i> +	u8 interrupt;
</I>&gt;<i> +	u8 unused2;
</I>&gt;<i> +
</I>&gt;<i> +	/* write-only: reset all hardware on the module */
</I>&gt;<i> +	u8 hwreset;
</I>&gt;<i> +	u8 unused3;
</I>&gt;<i> +
</I>&gt;<i> +	/* write-only: generate an interrupt to the TPU */
</I>&gt;<i> +	u8 tpuinterrupt;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +struct ican3_dev {
</I>&gt;<i> +
</I>&gt;<i> +	/* must be the first member */
</I>&gt;<i> +	struct can_priv can;
</I>&gt;<i> +
</I>&gt;<i> +	/* CAN network device */
</I>&gt;<i> +	struct net_device *ndev;
</I>&gt;<i> +	struct napi_struct napi;
</I>&gt;<i> +
</I>&gt;<i> +	/* Device for printing */
</I>&gt;<i> +	struct device *dev;
</I>&gt;<i> +
</I>&gt;<i> +	/* module number */
</I>&gt;<i> +	unsigned int num;
</I>&gt;<i> +
</I>&gt;<i> +	/* base address of registers and IRQ */
</I>&gt;<i> +	struct janz_cmodio_onboard_regs __iomem *ctrl;
</I>&gt;<i> +	struct ican3_dpm_control *dpmctrl;
</I>&gt;<i> +	void __iomem *dpm;
</I>&gt;<i> +	int irq;
</I>&gt;<i> +
</I>&gt;<i> +	/* old and new style host interface */
</I>&gt;<i> +	unsigned int iftype;
</I>&gt;<i> +	spinlock_t lock;
</I>&gt;<i> +
</I>&gt;<i> +	/* new host interface */
</I>&gt;<i> +	unsigned int rx_int;
</I>&gt;<i> +	unsigned int rx_num;
</I>&gt;<i> +	unsigned int tx_num;
</I>&gt;<i> +
</I>&gt;<i> +	/* fast host interface */
</I>&gt;<i> +	unsigned int fastrx_start;
</I>&gt;<i> +	unsigned int fastrx_int;
</I>&gt;<i> +	unsigned int fastrx_num;
</I>&gt;<i> +	unsigned int fasttx_start;
</I>&gt;<i> +	unsigned int fasttx_num;
</I>&gt;<i> +
</I>&gt;<i> +	/* first free DPM page */
</I>&gt;<i> +	unsigned int free_page;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +struct ican3_msg {
</I>&gt;<i> +	u8 control;
</I>&gt;<i> +	u8 spec;
</I>&gt;<i> +	__le16 len;
</I>&gt;<i> +	u8 data[252];
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +struct ican3_new_desc {
</I>&gt;<i> +	u8 control;
</I>&gt;<i> +	u8 pointer;
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +struct ican3_fast_desc {
</I>&gt;<i> +	u8 control;
</I>&gt;<i> +	u8 command;
</I>&gt;<i> +	u8 data[14];
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/* write to the window basic address register */
</I>&gt;<i> +static inline void ican3_set_page(struct ican3_dev *mod, unsigned int page)
</I>&gt;<i> +{
</I>&gt;<i> +	BUG_ON(page &gt;= DPM_NUM_PAGES);
</I>&gt;<i> +	iowrite8(page, &amp;mod-&gt;dpmctrl-&gt;window_address);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * ICAN3 &quot;old-style&quot; host interface
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Recieve a message from the ICAN3 &quot;old-style&quot; firmware interface
</I>&gt;<i> + *
</I>&gt;<i> + * LOCKING: must hold mod-&gt;lock
</I>&gt;<i> + *
</I>&gt;<i> + * returns 0 on success, -ENOMEM when no message exists
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_old_recv_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int mbox, mbox_page;
</I>&gt;<i> +	u8 locl, peer, xord;
</I>&gt;<i> +
</I>&gt;<i> +	/* get the MSYNC registers */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +	peer = ioread8(mod-&gt;dpm + MSYNC_PEER);
</I>&gt;<i> +	locl = ioread8(mod-&gt;dpm + MSYNC_LOCL);
</I>&gt;<i> +	xord = locl ^ peer;
</I>&gt;<i> +
</I>&gt;<i> +	if ((xord &amp; MSYNC_RB_MASK) == 0x00) {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;no mbox for reading\n&quot;);
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* find the first free mbox to read */
</I>&gt;<i> +	if ((xord &amp; MSYNC_RB_MASK) == MSYNC_RB_MASK)
</I>&gt;<i> +		mbox = (xord &amp; MSYNC_RBLW) ? MSYNC_RB0 : MSYNC_RB1;
</I>&gt;<i> +	else
</I>&gt;<i> +		mbox = (xord &amp; MSYNC_RB0) ? MSYNC_RB0 : MSYNC_RB1;
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the message */
</I>&gt;<i> +	mbox_page = (mbox == MSYNC_RB0) ? QUEUE_OLD_RB0 : QUEUE_OLD_RB1;
</I>&gt;<i> +	ican3_set_page(mod, mbox_page);
</I>&gt;<i> +	memcpy_fromio(msg, mod-&gt;dpm, sizeof(*msg));
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * notify the firmware that the read buffer is available
</I>&gt;<i> +	 * for it to fill again
</I>&gt;<i> +	 */
</I>&gt;<i> +	locl ^= mbox;
</I>&gt;<i> +
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +	iowrite8(locl, mod-&gt;dpm + MSYNC_LOCL);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Send a message through the &quot;old-style&quot; firmware interface
</I>&gt;<i> + *
</I>&gt;<i> + * LOCKING: must hold mod-&gt;lock
</I>&gt;<i> + *
</I>&gt;<i> + * returns 0 on success, -ENOMEM when no free space exists
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_old_send_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned int mbox, mbox_page;
</I>&gt;<i> +	u8 locl, peer, xord;
</I>&gt;<i> +
</I>&gt;<i> +	/* get the MSYNC registers */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +	peer = ioread8(mod-&gt;dpm + MSYNC_PEER);
</I>&gt;<i> +	locl = ioread8(mod-&gt;dpm + MSYNC_LOCL);
</I>&gt;<i> +	xord = locl ^ peer;
</I>&gt;<i> +
</I>&gt;<i> +	if ((xord &amp; MSYNC_WB_MASK) == MSYNC_WB_MASK) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;no mbox for writing\n&quot;);
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* calculate a free mbox to use */
</I>&gt;<i> +	mbox = (xord &amp; MSYNC_WB0) ? MSYNC_WB1 : MSYNC_WB0;
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the message to the DPM */
</I>&gt;<i> +	mbox_page = (mbox == MSYNC_WB0) ? QUEUE_OLD_WB0 : QUEUE_OLD_WB1;
</I>&gt;<i> +	ican3_set_page(mod, mbox_page);
</I>&gt;<i> +	memcpy_toio(mod-&gt;dpm, msg, sizeof(*msg));
</I>&gt;<i> +
</I>&gt;<i> +	locl ^= mbox;
</I>&gt;<i> +	if (mbox == MSYNC_WB1)
</I>&gt;<i> +		locl |= MSYNC_WBLW;
</I>&gt;<i> +
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +	iowrite8(locl, mod-&gt;dpm + MSYNC_LOCL);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * ICAN3 &quot;new-style&quot; Host Interface Setup
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static void __devinit ican3_init_new_host_interface(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_new_desc desc;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +	void __iomem *dst;
</I>&gt;<i> +	int i;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* setup the internal datastructures for RX */
</I>&gt;<i> +	mod-&gt;rx_num = 0;
</I>&gt;<i> +	mod-&gt;rx_int = 0;
</I>&gt;<i> +
</I>&gt;<i> +	/* tohost queue descriptors are in page 5 */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_TOHOST);
</I>&gt;<i> +	dst = mod-&gt;dpm;
</I>&gt;<i> +
</I>&gt;<i> +	/* initialize the tohost (rx) queue descriptors: pages 9-24 */
</I>&gt;<i> +	for (i = 0; i &lt; ICAN3_NEW_BUFFERS; i++) {
</I>&gt;<i> +		desc.control = DESC_INTERRUPT | DESC_LEN(1); /* I L=1 */
</I>&gt;<i> +		desc.pointer = mod-&gt;free_page;
</I>&gt;<i> +
</I>&gt;<i> +		/* set wrap flag on last buffer */
</I>&gt;<i> +		if (i == ICAN3_NEW_BUFFERS - 1)
</I>&gt;<i> +			desc.control |= DESC_WRAP;
</I>&gt;<i> +
</I>&gt;<i> +		memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +		dst += sizeof(desc);
</I>&gt;<i> +		mod-&gt;free_page++;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* fromhost (tx) mid queue descriptors are in page 6 */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_FROMHOST_MID);
</I>&gt;<i> +	dst = mod-&gt;dpm;
</I>&gt;<i> +
</I>&gt;<i> +	/* setup the internal datastructures for TX */
</I>&gt;<i> +	mod-&gt;tx_num = 0;
</I>&gt;<i> +
</I>&gt;<i> +	/* initialize the fromhost mid queue descriptors: pages 25-40 */
</I>&gt;<i> +	for (i = 0; i &lt; ICAN3_NEW_BUFFERS; i++) {
</I>&gt;<i> +		desc.control = DESC_VALID | DESC_LEN(1); /* V L=1 */
</I>&gt;<i> +		desc.pointer = mod-&gt;free_page;
</I>&gt;<i> +
</I>&gt;<i> +		/* set wrap flag on last buffer */
</I>&gt;<i> +		if (i == ICAN3_NEW_BUFFERS - 1)
</I>&gt;<i> +			desc.control |= DESC_WRAP;
</I>&gt;<i> +
</I>&gt;<i> +		memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +		dst += sizeof(desc);
</I>&gt;<i> +		mod-&gt;free_page++;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* fromhost hi queue descriptors are in page 7 */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_FROMHOST_HIGH);
</I>&gt;<i> +	dst = mod-&gt;dpm;
</I>&gt;<i> +
</I>&gt;<i> +	/* initialize only a single buffer in the fromhost hi queue (unused) */
</I>&gt;<i> +	desc.control = DESC_VALID | DESC_WRAP | DESC_LEN(1); /* VW L=1 */
</I>&gt;<i> +	desc.pointer = mod-&gt;free_page;
</I>&gt;<i> +	memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +	mod-&gt;free_page++;
</I>&gt;<i> +
</I>&gt;<i> +	/* fromhost low queue descriptors are in page 8 */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_FROMHOST_LOW);
</I>&gt;<i> +	dst = mod-&gt;dpm;
</I>&gt;<i> +
</I>&gt;<i> +	/* initialize only a single buffer in the fromhost low queue (unused) */
</I>&gt;<i> +	desc.control = DESC_VALID | DESC_WRAP | DESC_LEN(1); /* VW L=1 */
</I>&gt;<i> +	desc.pointer = mod-&gt;free_page;
</I>&gt;<i> +	memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +	mod-&gt;free_page++;
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * ICAN3 Fast Host Interface Setup
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static void __devinit ican3_init_fast_host_interface(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_fast_desc desc;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +	unsigned int addr;
</I>&gt;<i> +	void __iomem *dst;
</I>&gt;<i> +	int i;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* save the start recv page */
</I>&gt;<i> +	mod-&gt;fastrx_start = mod-&gt;free_page;
</I>&gt;<i> +	mod-&gt;fastrx_num = 0;
</I>&gt;<i> +	mod-&gt;fastrx_int = 0;
</I>&gt;<i> +
</I>&gt;<i> +	/* build a single fast tohost queue descriptor */
</I>&gt;<i> +	memset(&amp;desc, 0, sizeof(desc));
</I>&gt;<i> +	desc.control = 0x00;
</I>&gt;<i> +	desc.command = 1;
</I>&gt;<i> +
</I>&gt;<i> +	/* build the tohost queue descriptor ring in memory */
</I>&gt;<i> +	addr = 0;
</I>&gt;<i> +	for (i = 0; i &lt; ICAN3_RX_BUFFERS; i++) {
</I>&gt;<i> +
</I>&gt;<i> +		/* set the wrap bit on the last buffer */
</I>&gt;<i> +		if (i == ICAN3_RX_BUFFERS - 1)
</I>&gt;<i> +			desc.control |= DESC_WRAP;
</I>&gt;<i> +
</I>&gt;<i> +		/* switch to the correct page */
</I>&gt;<i> +		ican3_set_page(mod, mod-&gt;free_page);
</I>&gt;<i> +
</I>&gt;<i> +		/* copy the descriptor to the DPM */
</I>&gt;<i> +		dst = mod-&gt;dpm + addr;
</I>&gt;<i> +		memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +		addr += sizeof(desc);
</I>&gt;<i> +
</I>&gt;<i> +		/* move to the next page if necessary */
</I>&gt;<i> +		if (addr &gt;= DPM_PAGE_SIZE) {
</I>&gt;<i> +			addr = 0;
</I>&gt;<i> +			mod-&gt;free_page++;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* make sure we page-align the next queue */
</I>&gt;<i> +	if (addr != 0)
</I>&gt;<i> +		mod-&gt;free_page++;
</I>&gt;<i> +
</I>&gt;<i> +	/* save the start xmit page */
</I>&gt;<i> +	mod-&gt;fasttx_start = mod-&gt;free_page;
</I>&gt;<i> +	mod-&gt;fasttx_num = 0;
</I>&gt;<i> +
</I>&gt;<i> +	/* build a single fast fromhost queue descriptor */
</I>&gt;<i> +	memset(&amp;desc, 0, sizeof(desc));
</I>&gt;<i> +	desc.control = DESC_VALID;
</I>&gt;<i> +	desc.command = 1;
</I>&gt;<i> +
</I>&gt;<i> +	/* build the fromhost queue descriptor ring in memory */
</I>&gt;<i> +	addr = 0;
</I>&gt;<i> +	for (i = 0; i &lt; ICAN3_TX_BUFFERS; i++) {
</I>&gt;<i> +
</I>&gt;<i> +		/* set the wrap bit on the last buffer */
</I>&gt;<i> +		if (i == ICAN3_TX_BUFFERS - 1)
</I>&gt;<i> +			desc.control |= DESC_WRAP;
</I>&gt;<i> +
</I>&gt;<i> +		/* switch to the correct page */
</I>&gt;<i> +		ican3_set_page(mod, mod-&gt;free_page);
</I>&gt;<i> +
</I>&gt;<i> +		/* copy the descriptor to the DPM */
</I>&gt;<i> +		dst = mod-&gt;dpm + addr;
</I>&gt;<i> +		memcpy_toio(dst, &amp;desc, sizeof(desc));
</I>&gt;<i> +		addr += sizeof(desc);
</I>&gt;<i> +
</I>&gt;<i> +		/* move to the next page if necessary */
</I>&gt;<i> +		if (addr &gt;= DPM_PAGE_SIZE) {
</I>&gt;<i> +			addr = 0;
</I>&gt;<i> +			mod-&gt;free_page++;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * ICAN3 &quot;new-style&quot; Host Interface Message Helpers
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * LOCKING: must hold mod-&gt;lock
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_new_send_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_new_desc desc;
</I>&gt;<i> +	void __iomem *desc_addr = mod-&gt;dpm + (mod-&gt;tx_num * sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* switch to the fromhost mid queue, and read the buffer descriptor */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_FROMHOST_MID);
</I>&gt;<i> +	memcpy_fromio(&amp;desc, desc_addr, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	if (!(desc.control &amp; DESC_VALID)) {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: no free buffers\n&quot;, __func__);
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* switch to the data page, copy the data */
</I>&gt;<i> +	ican3_set_page(mod, desc.pointer);
</I>&gt;<i> +	memcpy_toio(mod-&gt;dpm, msg, sizeof(*msg));
</I>&gt;<i> +
</I>&gt;<i> +	/* switch back to the descriptor, set the valid bit, write it back */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_FROMHOST_MID);
</I>&gt;<i> +	desc.control ^= DESC_VALID;
</I>&gt;<i> +	memcpy_toio(desc_addr, &amp;desc, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* update the tx number */
</I>&gt;<i> +	mod-&gt;tx_num = (desc.control &amp; DESC_WRAP) ? 0 : (mod-&gt;tx_num + 1);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * LOCKING: must hold mod-&gt;lock
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_new_recv_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_new_desc desc;
</I>&gt;<i> +	void __iomem *desc_addr = mod-&gt;dpm + (mod-&gt;rx_num * sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* switch to the tohost queue, and read the buffer descriptor */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_TOHOST);
</I>&gt;<i> +	memcpy_fromio(&amp;desc, desc_addr, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	if (!(desc.control &amp; DESC_VALID)) {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: no buffers to recv\n&quot;, __func__);
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* switch to the data page, copy the data */
</I>&gt;<i> +	ican3_set_page(mod, desc.pointer);
</I>&gt;<i> +	memcpy_fromio(msg, mod-&gt;dpm, sizeof(*msg));
</I>&gt;<i> +
</I>&gt;<i> +	/* switch back to the descriptor, toggle the valid bit, write it back */
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_TOHOST);
</I>&gt;<i> +	desc.control ^= DESC_VALID;
</I>&gt;<i> +	memcpy_toio(desc_addr, &amp;desc, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* update the rx number */
</I>&gt;<i> +	mod-&gt;rx_num = (desc.control &amp; DESC_WRAP) ? 0 : (mod-&gt;rx_num + 1);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Message Send / Recv Helpers
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_send_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	if (mod-&gt;iftype == 0)
</I>&gt;<i> +		ret = ican3_old_send_msg(mod, msg);
</I>&gt;<i> +	else
</I>&gt;<i> +		ret = ican3_new_send_msg(mod, msg);
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +	return ret;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_recv_msg(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	if (mod-&gt;iftype == 0)
</I>&gt;<i> +		ret = ican3_old_recv_msg(mod, msg);
</I>&gt;<i> +	else
</I>&gt;<i> +		ret = ican3_new_recv_msg(mod, msg);
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +	return ret;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Quick Pre-constructed Messages
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_msg_connect(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_CONNECTI;
</I>&gt;<i> +	msg.len = cpu_to_le16(0);
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devexit ican3_msg_disconnect(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_DISCONNECT;
</I>&gt;<i> +	msg.len = cpu_to_le16(0);
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_msg_newhostif(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_NEWHOSTIF;
</I>&gt;<i> +	msg.len = cpu_to_le16(0);
</I>&gt;<i> +
</I>&gt;<i> +	/* If we're not using the old interface, switching seems bogus */
</I>&gt;<i> +	WARN_ON(mod-&gt;iftype != 0);
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +	if (ret)
</I>&gt;<i> +		return ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* mark the module as using the new host interface */
</I>&gt;<i> +	mod-&gt;iftype = 1;
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_msg_fasthostif(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +	unsigned int addr;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_INITFDPMQUEUE;
</I>&gt;<i> +	msg.len = cpu_to_le16(8);
</I>&gt;<i> +
</I>&gt;<i> +	/* write the tohost queue start address */
</I>&gt;<i> +	addr = DPM_PAGE_ADDR(mod-&gt;fastrx_start);
</I>&gt;<i> +	msg.data[0] = addr &amp; 0xff;
</I>&gt;<i> +	msg.data[1] = (addr &gt;&gt; 8) &amp; 0xff;
</I>&gt;<i> +	msg.data[2] = (addr &gt;&gt; 16) &amp; 0xff;
</I>&gt;<i> +	msg.data[3] = (addr &gt;&gt; 24) &amp; 0xff;
</I>&gt;<i> +
</I>&gt;<i> +	/* write the fromhost queue start address */
</I>&gt;<i> +	addr = DPM_PAGE_ADDR(mod-&gt;fasttx_start);
</I>&gt;<i> +	msg.data[4] = addr &amp; 0xff;
</I>&gt;<i> +	msg.data[5] = (addr &gt;&gt; 8) &amp; 0xff;
</I>&gt;<i> +	msg.data[6] = (addr &gt;&gt; 16) &amp; 0xff;
</I>&gt;<i> +	msg.data[7] = (addr &gt;&gt; 24) &amp; 0xff;
</I>&gt;<i> +
</I>&gt;<i> +	/* If we're not using the new interface yet, we cannot do this */
</I>&gt;<i> +	WARN_ON(mod-&gt;iftype != 1);
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Setup the CAN filter to either accept or reject all
</I>&gt;<i> + * messages from the CAN bus.
</I>&gt;<i> + */
</I>&gt;<i> +static int __devinit ican3_set_id_filter(struct ican3_dev *mod, bool accept)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* Standard Frame Format */
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_SETAFILMASK;
</I>&gt;<i> +	msg.len = cpu_to_le16(5);
</I>&gt;<i> +	msg.data[0] = 0x00; /* IDLo LSB */
</I>&gt;<i> +	msg.data[1] = 0x00; /* IDLo MSB */
</I>&gt;<i> +	msg.data[2] = 0xff; /* IDHi LSB */
</I>&gt;<i> +	msg.data[3] = 0x07; /* IDHi MSB */
</I>&gt;<i> +
</I>&gt;<i> +	/* accept all frames for fast host if, or reject all frames */
</I>&gt;<i> +	msg.data[4] = accept ? SETAFILMASK_FASTIF : SETAFILMASK_REJECT;
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +	if (ret)
</I>&gt;<i> +		return ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* Extended Frame Format */
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_SETAFILMASK;
</I>&gt;<i> +	msg.len = cpu_to_le16(13);
</I>&gt;<i> +	msg.data[0] = 0;    /* MUX = 0 */
</I>&gt;<i> +	msg.data[1] = 0x00; /* IDLo LSB */
</I>&gt;<i> +	msg.data[2] = 0x00;
</I>&gt;<i> +	msg.data[3] = 0x00;
</I>&gt;<i> +	msg.data[4] = 0x20; /* IDLo MSB */
</I>&gt;<i> +	msg.data[5] = 0xff; /* IDHi LSB */
</I>&gt;<i> +	msg.data[6] = 0xff;
</I>&gt;<i> +	msg.data[7] = 0xff;
</I>&gt;<i> +	msg.data[8] = 0x3f; /* IDHi MSB */
</I>&gt;<i> +
</I>&gt;<i> +	/* accept all frames for fast host if, or reject all frames */
</I>&gt;<i> +	msg.data[9] = accept ? SETAFILMASK_FASTIF : SETAFILMASK_REJECT;
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Bring the CAN bus online or offline
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_set_bus_state(struct ican3_dev *mod, bool on)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = on ? MSG_CONREQ : MSG_COFFREQ;
</I>&gt;<i> +	msg.len = cpu_to_le16(0);
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_set_termination(struct ican3_dev *mod, bool on)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_HWCONF;
</I>&gt;<i> +	msg.len = cpu_to_le16(2);
</I>&gt;<i> +	msg.data[0] = 0x00;
</I>&gt;<i> +	msg.data[1] = on ? HWCONF_TERMINATE_ON : HWCONF_TERMINATE_OFF;
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_set_buserror(struct ican3_dev *mod, u8 quota)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_CCONFREQ;
</I>&gt;<i> +	msg.len = cpu_to_le16(2);
</I>&gt;<i> +	msg.data[0] = 0x00;
</I>&gt;<i> +	msg.data[1] = quota;
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * ICAN3 to Linux CAN Frame Conversion
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static void ican3_to_can_frame(struct ican3_dev *mod,
</I>&gt;<i> +			       struct ican3_fast_desc *desc,
</I>&gt;<i> +			       struct can_frame *cf)
</I>&gt;<i> +{
</I>&gt;<i> +	if ((desc-&gt;command &amp; ICAN3_CAN_TYPE_MASK) == ICAN3_CAN_TYPE_SFF) {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: old frame format\n&quot;, __func__);
</I>&gt;<i> +		if (desc-&gt;data[1] &amp; ICAN3_SFF_RTR)
</I>&gt;<i> +			cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i> +
</I>&gt;<i> +		cf-&gt;can_id |= desc-&gt;data[0] &lt;&lt; 3;
</I>&gt;<i> +		cf-&gt;can_id |= (desc-&gt;data[1] &amp; 0xe0) &gt;&gt; 5;
</I>&gt;<i> +		cf-&gt;can_dlc = desc-&gt;data[1] &amp; ICAN3_CAN_DLC_MASK;
</I>&gt;<i> +		memcpy(cf-&gt;data, &amp;desc-&gt;data[2], sizeof(cf-&gt;data));
</I>&gt;<i> +	} else {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: new frame format\n&quot;, __func__);
</I>&gt;<i> +		cf-&gt;can_dlc = desc-&gt;data[0] &amp; ICAN3_CAN_DLC_MASK;
</I>&gt;<i> +		if (desc-&gt;data[0] &amp; ICAN3_EFF_RTR)
</I>&gt;<i> +			cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i> +
</I>&gt;<i> +		if (desc-&gt;data[0] &amp; ICAN3_EFF) {
</I>&gt;<i> +			cf-&gt;can_id |= CAN_EFF_FLAG;
</I>&gt;<i> +			cf-&gt;can_id |= desc-&gt;data[2] &lt;&lt; 21; /* 28-21 */
</I>&gt;<i> +			cf-&gt;can_id |= desc-&gt;data[3] &lt;&lt; 13; /* 20-13 */
</I>&gt;<i> +			cf-&gt;can_id |= desc-&gt;data[4] &lt;&lt; 5;  /* 12-5  */
</I>&gt;<i> +			cf-&gt;can_id |= (desc-&gt;data[5] &amp; 0xf8) &gt;&gt; 3;
</I>&gt;<i> +		} else {
</I>&gt;<i> +			cf-&gt;can_id |= desc-&gt;data[2] &lt;&lt; 3;  /* 10-3  */
</I>&gt;<i> +			cf-&gt;can_id |= desc-&gt;data[3] &gt;&gt; 5;  /* 2-0   */
</I>&gt;<i> +		}
</I>&gt;<i> +
</I>&gt;<i> +		memcpy(cf-&gt;data, &amp;desc-&gt;data[6], sizeof(cf-&gt;data));
</I>&gt;<i> +	}
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void can_frame_to_ican3(struct ican3_dev *mod,
</I>&gt;<i> +			       struct can_frame *cf,
</I>&gt;<i> +			       struct ican3_fast_desc *desc)
</I>&gt;<i> +{
</I>&gt;<i> +	/* clear out any stale data in the descriptor */
</I>&gt;<i> +	memset(desc-&gt;data, 0, sizeof(desc-&gt;data));
</I>&gt;<i> +
</I>&gt;<i> +	/* we always use the extended format, with the ECHO flag set */
</I>&gt;<i> +	desc-&gt;command = ICAN3_CAN_TYPE_EFF;
</I>&gt;<i> +	desc-&gt;data[0] |= cf-&gt;can_dlc;
</I>&gt;<i> +	desc-&gt;data[1] |= ICAN3_ECHO;
</I>&gt;<i> +
</I>&gt;<i> +	if (cf-&gt;can_id &amp; CAN_RTR_FLAG)
</I>&gt;<i> +		desc-&gt;data[0] |= ICAN3_EFF_RTR;
</I>&gt;<i> +
</I>&gt;<i> +	/* pack the id into the correct places */
</I>&gt;<i> +	if (cf-&gt;can_id &amp; CAN_EFF_FLAG) {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: extended frame\n&quot;, __func__);
</I>&gt;<i> +		desc-&gt;data[0] |= ICAN3_EFF;
</I>&gt;<i> +		desc-&gt;data[2] = (cf-&gt;can_id &amp; 0x1fe00000) &gt;&gt; 21; /* 28-21 */
</I>&gt;<i> +		desc-&gt;data[3] = (cf-&gt;can_id &amp; 0x001fe000) &gt;&gt; 13; /* 20-13 */
</I>&gt;<i> +		desc-&gt;data[4] = (cf-&gt;can_id &amp; 0x00001fe0) &gt;&gt; 5;  /* 12-5  */
</I>&gt;<i> +		desc-&gt;data[5] = (cf-&gt;can_id &amp; 0x0000001f) &lt;&lt; 3;  /* 4-0   */
</I>&gt;<i> +	} else {
</I>&gt;<i> +		dev_dbg(mod-&gt;dev, &quot;%s: standard frame\n&quot;, __func__);
</I>&gt;<i> +		desc-&gt;data[2] = (cf-&gt;can_id &amp; 0x7F8) &gt;&gt; 3; /* bits 10-3 */
</I>&gt;<i> +		desc-&gt;data[3] = (cf-&gt;can_id &amp; 0x007) &lt;&lt; 5; /* bits 2-0  */
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the data bits into the descriptor */
</I>&gt;<i> +	memcpy(&amp;desc-&gt;data[6], cf-&gt;data, sizeof(cf-&gt;data));
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Interrupt Handling
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Handle an ID + Version message response from the firmware. We never generate
</I>&gt;<i> + * this message in production code, but it is very useful when debugging to be
</I>&gt;<i> + * able to display this message.
</I>&gt;<i> + */
</I>&gt;<i> +static void ican3_handle_idvers(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	dev_dbg(mod-&gt;dev, &quot;IDVERS response: %s\n&quot;, msg-&gt;data);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void ican3_handle_msglost(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *dev = mod-&gt;ndev;
</I>&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> +	struct can_frame *cf;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * Report that communication messages with the microcontroller firmware
</I>&gt;<i> +	 * are being lost. These are never CAN frames, so we do not generate an
</I>&gt;<i> +	 * error frame for userspace
</I>&gt;<i> +	 */
</I>&gt;<i> +	if (msg-&gt;spec == MSG_MSGLOST) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;lost %d control messages\n&quot;, msg-&gt;data[0]);
</I>&gt;<i> +		return;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * Oops, this indicates that we have lost messages in the fast queue,
</I>&gt;<i> +	 * which are exclusively CAN messages. Our driver isn't reading CAN
</I>&gt;<i> +	 * frames fast enough.
</I>&gt;<i> +	 *
</I>&gt;<i> +	 * We'll pretend that the SJA1000 told us that it ran out of buffer
</I>&gt;<i> +	 * space, because there is not a better message for this.
</I>&gt;<i> +	 */
</I>&gt;<i> +	skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;<i> +	if (skb) {
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +		cf-&gt;data[1] = CAN_ERR_CRTL_RX_OVERFLOW;
</I>&gt;<i> +		stats-&gt;rx_errors++;
</I>&gt;<i> +		stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +		netif_rx(skb);
</I>&gt;<i> +	}
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Handle CAN Event Indication Messages from the firmware
</I>&gt;<i> + *
</I>&gt;<i> + * The ICAN3 firmware provides the values of some SJA1000 registers when it
</I>&gt;<i> + * generates this message. The code below is largely copied from the
</I>&gt;<i> + * drivers/net/can/sja1000/sja1000.c file, and adapted as necessary
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_handle_cevtind(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *dev = mod-&gt;ndev;
</I>&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;<i> +	enum can_state state = mod-&gt;can.state;
</I>&gt;<i> +	struct can_frame *cf;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +	u8 status, isrc;
</I>&gt;<i> +
</I>&gt;<i> +	/* we can only handle the SJA1000 part */
</I>&gt;<i> +	if (msg-&gt;data[1] != CEVTIND_CHIP_SJA1000) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to handle errors on non-SJA1000\n&quot;);
</I>&gt;<i> +		return -ENODEV;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* check the message length for sanity */
</I>&gt;<i> +	if (msg-&gt;len &lt; 6) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;error message too short\n&quot;);
</I>&gt;<i> +		return -EINVAL;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;<i> +	if (skb == NULL)
</I>&gt;<i> +		return -ENOMEM;
</I>&gt;<i> +
</I>&gt;<i> +	isrc = msg-&gt;data[0];
</I>&gt;<i> +	status = msg-&gt;data[3];
</I>&gt;<i> +
</I>&gt;<i> +	/* data overrun interrupt */
</I>&gt;<i> +	if (isrc == CEVTIND_DOI || isrc == CEVTIND_LOST) {
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +		cf-&gt;data[1] = CAN_ERR_CRTL_RX_OVERFLOW;
</I>&gt;<i> +		stats-&gt;rx_over_errors++;
</I>&gt;<i> +		stats-&gt;rx_errors++;
</I>&gt;<i> +		dev_info(mod-&gt;dev, &quot;%s: overflow frame generated\n&quot;, __func__);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* error warning interrupt */
</I>&gt;<i> +	if (isrc == CEVTIND_EI) {
</I>&gt;<i> +		if (status &amp; SR_BS) {
</I>&gt;<i> +			state = CAN_STATE_BUS_OFF;
</I>&gt;<i> +			cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;<i> +			can_bus_off(dev);
</I>&gt;<i> +		} else if (status &amp; SR_ES) {
</I>&gt;<i> +			state = CAN_STATE_ERROR_WARNING;
</I>&gt;<i> +		} else {
</I>&gt;<i> +			state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* bus error interrupt */
</I>&gt;<i> +	if (isrc == CEVTIND_BEI) {
</I>&gt;<i> +		u8 ecc = msg-&gt;data[2];
</I>&gt;<i> +		mod-&gt;can.can_stats.bus_error++;
</I>&gt;<i> +		stats-&gt;rx_errors++;
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> +
</I>&gt;<i> +		switch (ecc &amp; ECC_MASK) {
</I>&gt;<i> +		case ECC_BIT:
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_BIT;
</I>&gt;<i> +			break;
</I>&gt;<i> +		case ECC_FORM:
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;<i> +			break;
</I>&gt;<i> +		case ECC_STUFF:
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;<i> +			break;
</I>&gt;<i> +		default:
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_UNSPEC;
</I>&gt;<i> +			cf-&gt;data[3] = ecc &amp; ECC_SEG;
</I>&gt;<i> +			break;
</I>&gt;<i> +		}
</I>&gt;<i> +
</I>&gt;<i> +		if ((ecc &amp; ECC_DIR) == 0)
</I>&gt;<i> +			cf-&gt;data[2] |= CAN_ERR_PROT_TX;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	if (state != mod-&gt;can.state &amp;&amp; (state == CAN_STATE_ERROR_WARNING ||
</I>&gt;<i> +					state == CAN_STATE_ERROR_PASSIVE)) {
</I>&gt;<i> +		u8 rxerr = msg-&gt;data[4];
</I>&gt;<i> +		u8 txerr = msg-&gt;data[5];
</I>&gt;<i> +		cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;<i> +		if (state == CAN_STATE_ERROR_WARNING) {
</I>&gt;<i> +			mod-&gt;can.can_stats.error_warning++;
</I>&gt;<i> +			cf-&gt;data[1] = (txerr &gt; rxerr) ?
</I>&gt;<i> +				CAN_ERR_CRTL_TX_WARNING :
</I>&gt;<i> +				CAN_ERR_CRTL_RX_WARNING;
</I>&gt;<i> +		} else {
</I>&gt;<i> +			mod-&gt;can.can_stats.error_passive++;
</I>&gt;<i> +			cf-&gt;data[1] = (txerr &gt; rxerr) ?
</I>&gt;<i> +				CAN_ERR_CRTL_TX_PASSIVE :
</I>&gt;<i> +				CAN_ERR_CRTL_RX_PASSIVE;
</I>&gt;<i> +		}
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	mod-&gt;can.state = state;
</I>&gt;<i> +	stats-&gt;rx_errors++;
</I>&gt;<i> +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +	netif_rx(skb);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void ican3_handle_unknown_message(struct ican3_dev *mod,
</I>&gt;<i> +					struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	dev_warn(mod-&gt;dev, &quot;recieved unknown message: spec 0x%.2x length %d\n&quot;,
</I>&gt;<i> +			   msg-&gt;spec, le16_to_cpu(msg-&gt;len));
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Handle a control message from the firmware
</I>&gt;<i> + */
</I>&gt;<i> +static void ican3_handle_message(struct ican3_dev *mod, struct ican3_msg *msg)
</I>&gt;<i> +{
</I>&gt;<i> +	dev_dbg(mod-&gt;dev, &quot;%s: modno %d spec 0x%.2x len %d bytes\n&quot;, __func__,
</I>&gt;<i> +			   mod-&gt;num, msg-&gt;spec, le16_to_cpu(msg-&gt;len));
</I>&gt;<i> +
</I>&gt;<i> +	switch (msg-&gt;spec) {
</I>&gt;<i> +	case MSG_IDVERS:
</I>&gt;<i> +		ican3_handle_idvers(mod, msg);
</I>&gt;<i> +		break;
</I>&gt;<i> +	case MSG_MSGLOST:
</I>&gt;<i> +	case MSG_FMSGLOST:
</I>&gt;<i> +		ican3_handle_msglost(mod, msg);
</I>&gt;<i> +		break;
</I>&gt;<i> +	case MSG_CEVTIND:
</I>&gt;<i> +		ican3_handle_cevtind(mod, msg);
</I>&gt;<i> +		break;
</I>&gt;<i> +	default:
</I>&gt;<i> +		ican3_handle_unknown_message(mod, msg);
</I>&gt;<i> +		break;
</I>&gt;<i> +	}
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Check that there is room in the TX ring to transmit another skb
</I>&gt;<i> + *
</I>&gt;<i> + * LOCKING: must hold mod-&gt;lock
</I>&gt;<i> + */
</I>&gt;<i> +static bool ican3_txok(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_fast_desc __iomem *desc;
</I>&gt;<i> +	u8 control;
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the control bits of the descriptor */
</I>&gt;<i> +	ican3_set_page(mod, mod-&gt;fasttx_start + (mod-&gt;fasttx_num / 16));
</I>&gt;<i> +	desc = mod-&gt;dpm + ((mod-&gt;fasttx_num % 16) * sizeof(*desc));
</I>&gt;<i> +	control = ioread8(&amp;desc-&gt;control);
</I>&gt;<i> +
</I>&gt;<i> +	/* if the control bits are not valid, then we have no more space */
</I>&gt;<i> +	if (!(control &amp; DESC_VALID))
</I>&gt;<i> +		return false;
</I>&gt;<i> +
</I>&gt;<i> +	return true;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Recieve one CAN frame from the hardware
</I>&gt;<i> + *
</I>&gt;<i> + * This works like the core of a NAPI function, but is intended to be called
</I>&gt;<i> + * from workqueue context instead. This driver already needs a workqueue to
</I>&gt;<i> + * process control messages, so we use the workqueue instead of using NAPI.
</I>&gt;<i> + * This was done to simplify locking.
</I>&gt;<i> + *
</I>&gt;<i> + * CONTEXT: must be called from user context
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_recv_skb(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *ndev = mod-&gt;ndev;
</I>&gt;<i> +	struct net_device_stats *stats = &amp;ndev-&gt;stats;
</I>&gt;<i> +	struct ican3_fast_desc desc;
</I>&gt;<i> +	void __iomem *desc_addr;
</I>&gt;<i> +	struct can_frame *cf;
</I>&gt;<i> +	struct sk_buff *skb;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the whole descriptor */
</I>&gt;<i> +	ican3_set_page(mod, mod-&gt;fastrx_start + (mod-&gt;fastrx_num / 16));
</I>&gt;<i> +	desc_addr = mod-&gt;dpm + ((mod-&gt;fastrx_num % 16) * sizeof(desc));
</I>&gt;<i> +	memcpy_fromio(&amp;desc, desc_addr, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* check that we actually have a CAN frame */
</I>&gt;<i> +	if (!(desc.control &amp; DESC_VALID))
</I>&gt;<i> +		return -ENOBUFS;
</I>&gt;<i> +
</I>&gt;<i> +	/* allocate an skb */
</I>&gt;<i> +	skb = alloc_can_skb(ndev, &amp;cf);
</I>&gt;<i> +	if (unlikely(skb == NULL)) {
</I>&gt;<i> +		stats-&gt;rx_dropped++;
</I>&gt;<i> +		goto err_noalloc;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* convert the ICAN3 frame into Linux CAN format */
</I>&gt;<i> +	ican3_to_can_frame(mod, &amp;desc, cf);
</I>&gt;<i> +
</I>&gt;<i> +	/* receive the skb, update statistics */
</I>&gt;<i> +	netif_receive_skb(skb);
</I>&gt;<i> +	stats-&gt;rx_packets++;
</I>&gt;<i> +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +
</I>&gt;<i> +err_noalloc:
</I>&gt;<i> +	/* toggle the valid bit and return the descriptor to the ring */
</I>&gt;<i> +	desc.control ^= DESC_VALID;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	ican3_set_page(mod, mod-&gt;fastrx_start + (mod-&gt;fastrx_num / 16));
</I>&gt;<i> +	memcpy_toio(desc_addr, &amp;desc, 1);
</I>&gt;<i> +
</I>&gt;<i> +	/* update the next buffer pointer */
</I>&gt;<i> +	mod-&gt;fastrx_num = (desc.control &amp; DESC_WRAP) ? 0
</I>&gt;<i> +						     : (mod-&gt;fastrx_num + 1);
</I>&gt;<i> +
</I>&gt;<i> +	/* there are still more buffers to process */
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_napi(struct napi_struct *napi, int budget)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = container_of(napi, struct ican3_dev, napi);
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +	int received = 0;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* process all communication messages */
</I>&gt;<i> +	while (true) {
</I>&gt;<i> +		ret = ican3_recv_msg(mod, &amp;msg);
</I>&gt;<i> +		if (ret)
</I>&gt;<i> +			break;
</I>&gt;<i> +
</I>&gt;<i> +		ican3_handle_message(mod, &amp;msg);
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* process all CAN frames from the fast interface */
</I>&gt;<i> +	while (received &lt; budget) {
</I>&gt;<i> +		ret = ican3_recv_skb(mod);
</I>&gt;<i> +		if (ret)
</I>&gt;<i> +			break;
</I>&gt;<i> +
</I>&gt;<i> +		received++;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* We have processed all packets that the adapter had, but it
</I>&gt;<i> +	 * was less than our budget, stop polling */
</I>&gt;<i> +	if (received &lt; budget)
</I>&gt;<i> +		napi_complete(napi);
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* Wake up the transmit queue if necessary */
</I>&gt;<i> +	if (netif_queue_stopped(mod-&gt;ndev) &amp;&amp; ican3_txok(mod))
</I>&gt;<i> +		netif_wake_queue(mod-&gt;ndev);
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* re-enable interrupt generation */
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_enable);
</I>&gt;<i> +	return received;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static irqreturn_t ican3_irq(int irq, void *dev_id)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = dev_id;
</I>&gt;<i> +	u8 stat;
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * The interrupt status register on this device reports interrupts
</I>&gt;<i> +	 * as zeroes instead of using ones like most other devices
</I>&gt;<i> +	 */
</I>&gt;<i> +	stat = ioread8(&amp;mod-&gt;ctrl-&gt;int_disable) &amp; (1 &lt;&lt; mod-&gt;num);
</I>&gt;<i> +	if (stat == (1 &lt;&lt; mod-&gt;num))
</I>&gt;<i> +		return IRQ_NONE;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(mod-&gt;dev, &quot;IRQ: module %d\n&quot;, mod-&gt;num);
</I>&gt;<i> +
</I>&gt;<i> +	/* clear the MODULbus interrupt from the microcontroller */
</I>&gt;<i> +	ioread8(&amp;mod-&gt;dpmctrl-&gt;interrupt);
</I>&gt;<i> +
</I>&gt;<i> +	/* disable interrupt generation, schedule the NAPI poller */
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_disable);
</I>&gt;<i> +	napi_schedule(&amp;mod-&gt;napi);
</I>&gt;<i> +	return IRQ_HANDLED;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Firmware reset, startup, and shutdown
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Reset an ICAN module to its power-on state
</I>&gt;<i> + *
</I>&gt;<i> + * CONTEXT: no network device registered
</I>&gt;<i> + * LOCKING: work function disabled
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_reset_module(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	u8 val = 1 &lt;&lt; mod-&gt;num;
</I>&gt;<i> +	unsigned long start;
</I>&gt;<i> +	u8 runold, runnew;
</I>&gt;<i> +
</I>&gt;<i> +	/* disable interrupts so no more work is scheduled */
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_disable);
</I>&gt;<i> +
</I>&gt;<i> +	/* flush any pending work */
</I>&gt;<i> +	flush_scheduled_work();
</I>&gt;<i> +
</I>&gt;<i> +	/* the first unallocated page in the DPM is #9 */
</I>&gt;<i> +	mod-&gt;free_page = DPM_FREE_START;
</I>&gt;<i> +
</I>&gt;<i> +	ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +	runold = ioread8(mod-&gt;dpm + TARGET_RUNNING);
</I>&gt;<i> +
</I>&gt;<i> +	/* reset the module */
</I>&gt;<i> +	iowrite8(val, &amp;mod-&gt;ctrl-&gt;reset_assert);
</I>&gt;<i> +	iowrite8(val, &amp;mod-&gt;ctrl-&gt;reset_deassert);
</I>&gt;<i> +
</I>&gt;<i> +	/* wait until the module has finished resetting and is running */
</I>&gt;<i> +	start = jiffies;
</I>&gt;<i> +	do {
</I>&gt;<i> +		ican3_set_page(mod, QUEUE_OLD_CONTROL);
</I>&gt;<i> +		runnew = ioread8(mod-&gt;dpm + TARGET_RUNNING);
</I>&gt;<i> +		if (runnew == (runold ^ 0xff))
</I>&gt;<i> +			return 0;
</I>&gt;<i> +
</I>&gt;<i> +		msleep(10);
</I>&gt;<i> +	} while (time_before(jiffies, start + HZ / 4));
</I>&gt;<i> +
</I>&gt;<i> +	dev_err(mod-&gt;dev, &quot;failed to reset CAN module\n&quot;);
</I>&gt;<i> +	return -ETIMEDOUT;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void __devexit ican3_shutdown_module(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	ican3_msg_disconnect(mod);
</I>&gt;<i> +	ican3_reset_module(mod);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Startup an ICAN module, bringing it into fast mode
</I>&gt;<i> + */
</I>&gt;<i> +static int __devinit ican3_startup_module(struct ican3_dev *mod)
</I>&gt;<i> +{
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_reset_module(mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to reset module\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* re-enable interrupts so we can send messages */
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_enable);
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_msg_connect(mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to connect to module\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ican3_init_new_host_interface(mod);
</I>&gt;<i> +	ret = ican3_msg_newhostif(mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to switch to new-style interface\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_set_termination(mod, true);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to enable termination\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_set_buserror(mod, ICAN3_BUSERR_QUOTA_MAX);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to set bus-error\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ican3_init_fast_host_interface(mod);
</I>&gt;<i> +	ret = ican3_msg_fasthostif(mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to switch to fast host interface\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ret = ican3_set_id_filter(mod, true);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to set acceptance filter\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * CAN Network Device
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_open(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* open the CAN layer */
</I>&gt;<i> +	ret = open_candev(ndev);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to start CAN layer\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* bring the bus online */
</I>&gt;<i> +	ret = ican3_set_bus_state(mod, true);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to set bus-on\n&quot;);
</I>&gt;<i> +		close_candev(ndev);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* start up the network device */
</I>&gt;<i> +	mod-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +	netif_start_queue(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_stop(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	/* stop the network device xmit routine */
</I>&gt;<i> +	netif_stop_queue(ndev);
</I>&gt;<i> +	mod-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;<i> +
</I>&gt;<i> +	/* bring the bus offline, stop receiving packets */
</I>&gt;<i> +	ret = ican3_set_bus_state(mod, false);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to set bus-off\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* close the CAN layer */
</I>&gt;<i> +	close_candev(ndev);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_xmit(struct sk_buff *skb, struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +	struct net_device_stats *stats = &amp;ndev-&gt;stats;
</I>&gt;<i> +	struct can_frame *cf = (struct can_frame *)skb-&gt;data;
</I>&gt;<i> +	struct ican3_fast_desc desc;
</I>&gt;<i> +	void __iomem *desc_addr;
</I>&gt;<i> +	unsigned long flags;
</I>&gt;<i> +
</I>&gt;<i> +	spin_lock_irqsave(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +
</I>&gt;<i> +	/* check that we can actually transmit */
</I>&gt;<i> +	if (!ican3_txok(mod)) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;no free descriptors, stopping queue\n&quot;);
</I>&gt;<i> +		netif_stop_queue(ndev);
</I>&gt;<i> +		spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +		return NETDEV_TX_BUSY;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the control bits of the descriptor */
</I>&gt;<i> +	ican3_set_page(mod, mod-&gt;fasttx_start + (mod-&gt;fasttx_num / 16));
</I>&gt;<i> +	desc_addr = mod-&gt;dpm + ((mod-&gt;fasttx_num % 16) * sizeof(desc));
</I>&gt;<i> +	memset(&amp;desc, 0, sizeof(desc));
</I>&gt;<i> +	memcpy_fromio(&amp;desc, desc_addr, 1);
</I>&gt;<i> +
</I>&gt;<i> +	/* convert the Linux CAN frame into ICAN3 format */
</I>&gt;<i> +	can_frame_to_ican3(mod, cf, &amp;desc);
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * the programming manual says that you must set the IVALID bit, then
</I>&gt;<i> +	 * interrupt, then set the valid bit. Quite weird, but it seems to be
</I>&gt;<i> +	 * required for this to work
</I>&gt;<i> +	 */
</I>&gt;<i> +	desc.control |= DESC_IVALID;
</I>&gt;<i> +	memcpy_toio(desc_addr, &amp;desc, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* generate a MODULbus interrupt to the microcontroller */
</I>&gt;<i> +	iowrite8(0x01, &amp;mod-&gt;dpmctrl-&gt;interrupt);
</I>&gt;<i> +
</I>&gt;<i> +	desc.control ^= DESC_VALID;
</I>&gt;<i> +	memcpy_toio(desc_addr, &amp;desc, sizeof(desc));
</I>&gt;<i> +
</I>&gt;<i> +	/* update the next buffer pointer */
</I>&gt;<i> +	mod-&gt;fasttx_num = (desc.control &amp; DESC_WRAP) ? 0
</I>&gt;<i> +						     : (mod-&gt;fasttx_num + 1);
</I>&gt;<i> +
</I>&gt;<i> +	/* update statistics */
</I>&gt;<i> +	stats-&gt;tx_packets++;
</I>&gt;<i> +	stats-&gt;tx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> +	kfree_skb(skb);
</I>&gt;<i> +
</I>&gt;<i> +	/*
</I>&gt;<i> +	 * This hardware doesn't have TX-done notifications, so we'll try and
</I>&gt;<i> +	 * emulate it the best we can using ECHO skbs. Get the next TX
</I>&gt;<i> +	 * descriptor, and see if we have room to send. If not, stop the queue.
</I>&gt;<i> +	 * It will be woken when the ECHO skb for the current packet is recv'd.
</I>&gt;<i> +	 */
</I>&gt;<i> +
</I>&gt;<i> +	/* copy the control bits of the descriptor */
</I>&gt;<i> +	if (!ican3_txok(mod))
</I>&gt;<i> +		netif_stop_queue(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	spin_unlock_irqrestore(&amp;mod-&gt;lock, flags);
</I>&gt;<i> +	return NETDEV_TX_OK;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static const struct net_device_ops ican3_netdev_ops = {
</I>&gt;<i> +	.ndo_open	= ican3_open,
</I>&gt;<i> +	.ndo_stop	= ican3_stop,
</I>&gt;<i> +	.ndo_start_xmit	= ican3_xmit,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * Low-level CAN Device
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +/* This structure was stolen from drivers/net/can/sja1000/sja1000.c */
</I>&gt;<i> +static struct can_bittiming_const ican3_bittiming_const = {
</I>&gt;<i> +	.name = DRV_NAME,
</I>&gt;<i> +	.tseg1_min = 1,
</I>&gt;<i> +	.tseg1_max = 16,
</I>&gt;<i> +	.tseg2_min = 1,
</I>&gt;<i> +	.tseg2_max = 8,
</I>&gt;<i> +	.sjw_max = 4,
</I>&gt;<i> +	.brp_min = 1,
</I>&gt;<i> +	.brp_max = 64,
</I>&gt;<i> +	.brp_inc = 1,
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * This routine was stolen from drivers/net/can/sja1000/sja1000.c
</I>&gt;<i> + *
</I>&gt;<i> + * The bittiming register command for the ICAN3 just sets the bit timing
</I>&gt;<i> + * registers on the SJA1000 chip directly
</I>&gt;<i> + */
</I>&gt;<i> +static int ican3_set_bittiming(struct net_device *ndev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +	struct can_bittiming *bt = &amp;mod-&gt;can.bittiming;
</I>&gt;<i> +	struct ican3_msg msg;
</I>&gt;<i> +	u8 btr0, btr1;
</I>&gt;<i> +
</I>&gt;<i> +	btr0 = ((bt-&gt;brp - 1) &amp; 0x3f) | (((bt-&gt;sjw - 1) &amp; 0x3) &lt;&lt; 6);
</I>&gt;<i> +	btr1 = ((bt-&gt;prop_seg + bt-&gt;phase_seg1 - 1) &amp; 0xf) |
</I>&gt;<i> +		(((bt-&gt;phase_seg2 - 1) &amp; 0x7) &lt;&lt; 4);
</I>&gt;<i> +	if (mod-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES)
</I>&gt;<i> +		btr1 |= 0x80;
</I>&gt;<i> +
</I>&gt;<i> +	memset(&amp;msg, 0, sizeof(msg));
</I>&gt;<i> +	msg.spec = MSG_CBTRREQ;
</I>&gt;<i> +	msg.len = cpu_to_le16(4);
</I>&gt;<i> +	msg.data[0] = 0x00;
</I>&gt;<i> +	msg.data[1] = 0x00;
</I>&gt;<i> +	msg.data[2] = btr0;
</I>&gt;<i> +	msg.data[3] = btr1;
</I>&gt;<i> +
</I>&gt;<i> +	return ican3_send_msg(mod, &amp;msg);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int ican3_set_mode(struct net_device *ndev, enum can_mode mode)
</I>&gt;<i> +{
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	if (mode != CAN_MODE_START)
</I>&gt;<i> +		return -ENOTSUPP;
</I>&gt;<i> +
</I>&gt;<i> +	/* bring the bus online */
</I>&gt;<i> +	ret = ican3_set_bus_state(mod, true);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(mod-&gt;dev, &quot;unable to set bus-on\n&quot;);
</I>&gt;<i> +		return ret;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* start up the network device */
</I>&gt;<i> +	mod-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> +
</I>&gt;<i> +	if (netif_queue_stopped(ndev))
</I>&gt;<i> +		netif_wake_queue(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i> + * PCI Subsystem
</I>&gt;<i> + */
</I>&gt;<i> +
</I>&gt;<i> +static int __devinit ican3_probe(struct platform_device *pdev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct janz_platform_data *pdata;
</I>&gt;<i> +	struct net_device *ndev;
</I>&gt;<i> +	struct ican3_dev *mod;
</I>&gt;<i> +	struct resource *res;
</I>&gt;<i> +	struct device *dev;
</I>&gt;<i> +	int ret;
</I>&gt;<i> +
</I>&gt;<i> +	pdata = pdev-&gt;dev.platform_data;
</I>&gt;<i> +	if (!pdata)
</I>&gt;<i> +		return -ENXIO;
</I>&gt;<i> +
</I>&gt;<i> +	dev_dbg(&amp;pdev-&gt;dev, &quot;probe: module number %d\n&quot;, pdata-&gt;modno);
</I>&gt;<i> +
</I>&gt;<i> +	/* save the struct device for printing */
</I>&gt;<i> +	dev = &amp;pdev-&gt;dev;
</I>&gt;<i> +
</I>&gt;<i> +	/* allocate the CAN device and private data */
</I>&gt;<i> +	ndev = alloc_candev(sizeof(*mod), 0);
</I>&gt;<i> +	if (!ndev) {
</I>&gt;<i> +		dev_err(dev, &quot;unable to allocate CANdev\n&quot;);
</I>&gt;<i> +		ret = -ENOMEM;
</I>&gt;<i> +		goto out_return;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	platform_set_drvdata(pdev, ndev);
</I>&gt;<i> +	mod = netdev_priv(ndev);
</I>&gt;<i> +	mod-&gt;ndev = ndev;
</I>&gt;<i> +	mod-&gt;dev = &amp;pdev-&gt;dev;
</I>&gt;<i> +	mod-&gt;num = pdata-&gt;modno;
</I>&gt;<i> +	netif_napi_add(ndev, &amp;mod-&gt;napi, ican3_napi, ICAN3_RX_BUFFERS);
</I>&gt;<i> +	spin_lock_init(&amp;mod-&gt;lock);
</I>&gt;<i> +
</I>&gt;<i> +	/* the first unallocated page in the DPM is 9 */
</I>&gt;<i> +	mod-&gt;free_page = DPM_FREE_START;
</I>&gt;<i> +
</I>&gt;<i> +	ndev-&gt;netdev_ops = &amp;ican3_netdev_ops;
</I>&gt;<i> +	ndev-&gt;flags |= IFF_ECHO;
</I>&gt;<i> +	SET_NETDEV_DEV(ndev, &amp;pdev-&gt;dev);
</I>&gt;<i> +
</I>&gt;<i> +	mod-&gt;can.clock.freq = 8000000;
</I>&gt;<i> +	mod-&gt;can.bittiming_const = &amp;ican3_bittiming_const;
</I>&gt;<i> +	mod-&gt;can.do_set_bittiming = ican3_set_bittiming;
</I>&gt;<i> +	mod-&gt;can.do_set_mode = ican3_set_mode;
</I>&gt;<i> +
</I>&gt;<i> +	/* find our IRQ number */
</I>&gt;<i> +	mod-&gt;irq = platform_get_irq(pdev, 0);
</I>&gt;<i> +	if (mod-&gt;irq &lt; 0) {
</I>&gt;<i> +		dev_err(dev, &quot;IRQ line not found\n&quot;);
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto out_free_ndev;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	ndev-&gt;irq = mod-&gt;irq;
</I>&gt;<i> +
</I>&gt;<i> +	/* get access to the MODULbus registers for this module */
</I>&gt;<i> +	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> +	if (!res) {
</I>&gt;<i> +		dev_err(dev, &quot;MODULbus registers not found\n&quot;);
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto out_free_ndev;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	mod-&gt;dpm = ioremap(res-&gt;start, resource_size(res));
</I>&gt;<i> +	if (!mod-&gt;dpm) {
</I>&gt;<i> +		dev_err(dev, &quot;MODULbus registers not ioremap\n&quot;);
</I>&gt;<i> +		ret = -ENOMEM;
</I>&gt;<i> +		goto out_free_ndev;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	mod-&gt;dpmctrl = mod-&gt;dpm + DPM_PAGE_SIZE;
</I>&gt;<i> +
</I>&gt;<i> +	/* get access to the control registers for this module */
</I>&gt;<i> +	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
</I>&gt;<i> +	if (!res) {
</I>&gt;<i> +		dev_err(dev, &quot;CONTROL registers not found\n&quot;);
</I>&gt;<i> +		ret = -ENODEV;
</I>&gt;<i> +		goto out_iounmap_dpm;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	mod-&gt;ctrl = ioremap(res-&gt;start, resource_size(res));
</I>&gt;<i> +	if (!mod-&gt;ctrl) {
</I>&gt;<i> +		dev_err(dev, &quot;CONTROL registers not ioremap\n&quot;);
</I>&gt;<i> +		ret = -ENOMEM;
</I>&gt;<i> +		goto out_iounmap_dpm;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* disable our IRQ, then hookup the IRQ handler */
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_disable);
</I>&gt;<i> +	ret = request_irq(mod-&gt;irq, ican3_irq, IRQF_SHARED, DRV_NAME, mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(dev, &quot;unable to request IRQ\n&quot;);
</I>&gt;<i> +		goto out_iounmap_ctrl;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* reset and initialize the CAN controller into fast mode */
</I>&gt;<i> +	napi_enable(&amp;mod-&gt;napi);
</I>&gt;<i> +	ret = ican3_startup_module(mod);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(dev, &quot;%s: unable to start CANdev\n&quot;, __func__);
</I>&gt;<i> +		goto out_free_irq;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	/* register with the Linux CAN layer */
</I>&gt;<i> +	ret = register_candev(ndev);
</I>&gt;<i> +	if (ret) {
</I>&gt;<i> +		dev_err(dev, &quot;%s: unable to register CANdev\n&quot;, __func__);
</I>&gt;<i> +		goto out_free_irq;
</I>&gt;<i> +	}
</I>&gt;<i> +
</I>&gt;<i> +	dev_info(dev, &quot;module %d: registered CAN device\n&quot;, pdata-&gt;modno);
</I>&gt;<i> +	return 0;
</I>&gt;<i> +
</I>&gt;<i> +out_free_irq:
</I>&gt;<i> +	napi_disable(&amp;mod-&gt;napi);
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_disable);
</I>&gt;<i> +	free_irq(mod-&gt;irq, mod);
</I>&gt;<i> +out_iounmap_ctrl:
</I>&gt;<i> +	iounmap(mod-&gt;ctrl);
</I>&gt;<i> +out_iounmap_dpm:
</I>&gt;<i> +	iounmap(mod-&gt;dpm);
</I>&gt;<i> +out_free_ndev:
</I>&gt;<i> +	free_candev(ndev);
</I>&gt;<i> +out_return:
</I>&gt;<i> +	return ret;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static int __devexit ican3_remove(struct platform_device *pdev)
</I>&gt;<i> +{
</I>&gt;<i> +	struct net_device *ndev = platform_get_drvdata(pdev);
</I>&gt;<i> +	struct ican3_dev *mod = netdev_priv(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	/* unregister the netdevice, stop interrupts */
</I>&gt;<i> +	unregister_netdev(ndev);
</I>&gt;<i> +	napi_disable(&amp;mod-&gt;napi);
</I>&gt;<i> +	iowrite8(1 &lt;&lt; mod-&gt;num, &amp;mod-&gt;ctrl-&gt;int_disable);
</I>&gt;<i> +	free_irq(mod-&gt;irq, mod);
</I>&gt;<i> +
</I>&gt;<i> +	/* put the module into reset */
</I>&gt;<i> +	ican3_shutdown_module(mod);
</I>&gt;<i> +
</I>&gt;<i> +	/* unmap all registers */
</I>&gt;<i> +	iounmap(mod-&gt;ctrl);
</I>&gt;<i> +	iounmap(mod-&gt;dpm);
</I>&gt;<i> +
</I>&gt;<i> +	free_candev(ndev);
</I>&gt;<i> +
</I>&gt;<i> +	return 0;
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static struct platform_driver ican3_driver = {
</I>&gt;<i> +	.driver		= {
</I>&gt;<i> +		.name	= DRV_NAME,
</I>&gt;<i> +		.owner	= THIS_MODULE,
</I>&gt;<i> +	},
</I>&gt;<i> +	.probe		= ican3_probe,
</I>&gt;<i> +	.remove		= __devexit_p(ican3_remove),
</I>&gt;<i> +};
</I>&gt;<i> +
</I>&gt;<i> +static int __init ican3_init(void)
</I>&gt;<i> +{
</I>&gt;<i> +	return platform_driver_register(&amp;ican3_driver);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static void __exit ican3_exit(void)
</I>&gt;<i> +{
</I>&gt;<i> +	platform_driver_unregister(&amp;ican3_driver);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +MODULE_AUTHOR(&quot;Ira W. Snyder &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">iws at ovro.caltech.edu</A>&gt;&quot;);
</I>&gt;<i> +MODULE_DESCRIPTION(&quot;Janz MODULbus VMOD-ICAN3 Driver&quot;);
</I>&gt;<i> +MODULE_LICENSE(&quot;GPL&quot;);
</I>&gt;<i> +MODULE_ALIAS(&quot;platform:janz-ican3&quot;);
</I>&gt;<i> +
</I>&gt;<i> +module_init(ican3_init);
</I>&gt;<i> +module_exit(ican3_exit);
</I>&gt;<i> -- 
</I>&gt;<i> 1.5.4.3
</I>&gt;<i> 
</I>&gt;<i> _______________________________________________
</I>&gt;<i> Socketcan-core mailing list
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">Socketcan-core at lists.berlios.de</A>
</I>&gt;<i> <A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">https://lists.berlios.de/mailman/listinfo/socketcan-core</A>
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004153.html">[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent CAN	module
</A></li>
	<LI>Next message: <A HREF="004198.html">[PATCH 2/3] can: add support for Janz VMOD-ICAN3 Intelligent	CAN module
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4197">[ date ]</a>
              <a href="thread.html#4197">[ thread ]</a>
              <a href="subject.html#4197">[ subject ]</a>
              <a href="author.html#4197">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
