// Seed: 2598524115
module module_0 (
    output tri id_0
);
  wire id_2;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    output wor id_7
);
  assign id_5 = 1'h0;
  module_0 modCall_1 (id_7);
  always begin : LABEL_0
    wait (id_0) id_5 = id_6;
  end
endmodule
module module_2;
  wor id_1;
  assign id_1 = id_1;
  initial id_1 = 1;
  initial id_1 = id_1;
  wire id_2;
  always id_1 = 1;
  wire id_3, id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_13 = id_1;
  wire id_17, id_18;
  wire id_19;
  wire id_20;
  id_21 :
  assert property (@(1'b0) 1) id_9 = "";
  id_22(
      .id_0(id_14), .id_1(id_13), .id_2(""), .id_3(1 != 1), .id_4(1'd0), .id_5(1)
  );
  module_2 modCall_1 ();
  id_23(
      1'b0, 1
  );
  wire id_24;
  wire id_25;
endmodule
