// Seed: 2267171435
module module_0;
  logic [7:0] id_1;
  assign id_1['b0] = 1;
endmodule
module module_1 (
    output wor id_0
    , id_9,
    input tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply0 id_7
);
  assign id_0 = 1;
  id_10(
      .id_0(id_6),
      .id_1(id_2),
      .id_2(id_4),
      .id_3(1),
      .id_4(id_4 < 1'h0),
      .id_5(id_5),
      .id_6(1),
      .id_7(id_0),
      .id_8(1),
      .id_9(id_5 - 1)
  );
  generate
    if ((1)) begin : id_11
      assign id_11 = 1;
    end
  endgenerate
  xnor (id_0, id_1, id_10, id_4, id_5, id_9);
  module_0();
endmodule
