{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574534210236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574534210245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 13:36:50 2019 " "Processing started: Sat Nov 23 13:36:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574534210245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534210245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534210245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574534210942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574534210943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file xm_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm_pipeline " "Found entity 1: xm_pipeline" {  } { { "xm_pipeline.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/xm_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574534219613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574534219613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_pipeline " "Found entity 1: pc_pipeline" {  } { { "pc_pipeline.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/pc_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file mw_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 mw_pipeline " "Found entity 1: mw_pipeline" {  } { { "mw_pipeline.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/mw_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier.v(35) " "Verilog HDL information at multiplier.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/multiplier.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574534219638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 fd_pipeline " "Found entity 1: fd_pipeline" {  } { { "fd_pipeline.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/fd_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file dx_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 dx_pipeline " "Found entity 1: dx_pipeline" {  } { { "dx_pipeline.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/dx_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/rt125/Downloads/final-project-350/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(87) " "Verilog HDL information at vga_controller.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574534219778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject_b.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_b " "Found entity 1: finalproject_b" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/finalproject_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_init.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_init " "Found entity 1: processor_init" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 leaderboard " "Found entity 1: leaderboard" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/leaderboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574534219823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore1 processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore1\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore2 processor.v(130) " "Verilog HDL Implicit Net warning at processor.v(130): created implicit net for \"ignore2\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_ready processor.v(273) " "Verilog HDL Implicit Net warning at processor.v(273): created implicit net for \"data_ready\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore3 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore3\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore4 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore4\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ignore5 processor.v(278) " "Verilog HDL Implicit Net warning at processor.v(278): created implicit net for \"ignore5\"" {  } { { "processor.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(59) " "Verilog HDL Implicit Net warning at skeleton.v(59): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regA skeleton.v(66) " "Verilog HDL Implicit Net warning at skeleton.v(66): created implicit net for \"regA\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataA skeleton.v(66) " "Verilog HDL Implicit Net warning at skeleton.v(66): created implicit net for \"dataA\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg2 skeleton.v(82) " "Verilog HDL Implicit Net warning at skeleton.v(82): created implicit net for \"seg2\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "user_id skeleton.v(122) " "Verilog HDL Implicit Net warning at skeleton.v(122): created implicit net for \"user_id\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id1 skeleton.v(122) " "Verilog HDL Implicit Net warning at skeleton.v(122): created implicit net for \"id1\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id2 skeleton.v(122) " "Verilog HDL Implicit Net warning at skeleton.v(122): created implicit net for \"id2\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id3 skeleton.v(122) " "Verilog HDL Implicit Net warning at skeleton.v(122): created implicit net for \"id3\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(132) " "Verilog HDL Implicit Net warning at skeleton.v(132): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(133) " "Verilog HDL Implicit Net warning at skeleton.v(133): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(133) " "Verilog HDL Implicit Net warning at skeleton.v(133): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_reset processor_init.v(45) " "Verilog HDL Implicit Net warning at processor_init.v(45): created implicit net for \"ctrl_reset\"" {  } { { "processor_init.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/processor_init.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr leaderboard.v(58) " "Verilog HDL Implicit Net warning at leaderboard.v(58): created implicit net for \"clr\"" {  } { { "leaderboard.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/leaderboard.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219825 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(66) " "Verilog HDL Instantiation warning at skeleton.v(66): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/skeleton.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1574534219829 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count packed finalproject_b.v(5) " "Verilog HDL Port Declaration warning at finalproject_b.v(5): data type declaration for \"count\" declares packed dimensions but the port declaration declaration does not" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/finalproject_b.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1574534219830 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count finalproject_b.v(7) " "HDL info at finalproject_b.v(7): see declaration for object \"count\"" {  } { { "finalproject_b.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/finalproject_b.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574534219830 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(10) " "Verilog HDL error at vga_controller.v(10): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219830 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "score_egment vga_controller.v(22) " "Verilog HDL Module Declaration error at vga_controller.v(22): top module port \"score_egment\" is not found in the port list" {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 22 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1574534219835 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(123) " "Verilog HDL error at vga_controller.v(123): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 123 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219835 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(138) " "Verilog HDL error at vga_controller.v(138): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 138 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219835 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(153) " "Verilog HDL error at vga_controller.v(153): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 153 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219835 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(168) " "Verilog HDL error at vga_controller.v(168): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 168 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219836 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(183) " "Verilog HDL error at vga_controller.v(183): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 183 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219836 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(198) " "Verilog HDL error at vga_controller.v(198): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219836 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "score_segment vga_controller.v(214) " "Verilog HDL error at vga_controller.v(214): object \"score_segment\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "vga_controller.v" "" { Text "C:/Users/rt125/Downloads/final-project-350/vga_controller.v" 214 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574534219836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rt125/Downloads/final-project-350/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/rt125/Downloads/final-project-350/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219875 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574534219947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 13:36:59 2019 " "Processing ended: Sat Nov 23 13:36:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574534219947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574534219947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574534219947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534219947 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574534220560 ""}
