digraph "CFG for '_Z32convertPitchedFloatToRGBA_kernelP15HIP_vector_typeIhLj4EEPKfiiiff' function" {
	label="CFG for '_Z32convertPitchedFloatToRGBA_kernelP15HIP_vector_typeIhLj4EEPKfiiiff' function";

	Node0x4757b50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = shl i32 %8, 8\l  %15 = ashr exact i32 %14, 8\l  %16 = mul nsw i32 %15, %13\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !4, !invariant.load !5\l  %23 = zext i16 %22 to i32\l  %24 = shl i32 %19, 8\l  %25 = ashr exact i32 %24, 8\l  %26 = mul nsw i32 %25, %23\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %28 = add i32 %26, %27\l  %29 = icmp slt i32 %18, %2\l  %30 = icmp slt i32 %28, %3\l  %31 = select i1 %29, i1 %30, i1 false\l  br i1 %31, label %32, label %92\l|{<s0>T|<s1>F}}"];
	Node0x4757b50:s0 -> Node0x475b7f0;
	Node0x4757b50:s1 -> Node0x475b880;
	Node0x475b7f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%32:\l32:                                               \l  %33 = bitcast float addrspace(1)* %1 to i8 addrspace(1)*\l  %34 = mul nsw i32 %28, %4\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds i8, i8 addrspace(1)* %33, i64 %35\l  %37 = bitcast i8 addrspace(1)* %36 to float addrspace(1)*\l  %38 = sext i32 %18 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %37, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = tail call i1 @llvm.amdgcn.class.f32(float %40, i32 504)\l  br i1 %41, label %42, label %77\l|{<s0>T|<s1>F}}"];
	Node0x475b7f0:s0 -> Node0x475c2a0;
	Node0x475b7f0:s1 -> Node0x475c330;
	Node0x475c2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%42:\l42:                                               \l  %43 = fsub contract float %40, %5\l  %44 = fsub contract float %6, %5\l  %45 = fdiv contract float %43, %44\l  %46 = fcmp contract olt float %45, 2.500000e-01\l  br i1 %46, label %47, label %49\l|{<s0>T|<s1>F}}"];
	Node0x475c2a0:s0 -> Node0x475d0c0;
	Node0x475c2a0:s1 -> Node0x475d150;
	Node0x475d0c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%47:\l47:                                               \l  %48 = fmul contract float %45, 4.000000e+00\l  br label %70\l}"];
	Node0x475d0c0 -> Node0x475d320;
	Node0x475d150 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%49:\l49:                                               \l  %50 = fcmp contract olt float %45, 5.000000e-01\l  br i1 %50, label %51, label %58\l|{<s0>T|<s1>F}}"];
	Node0x475d150:s0 -> Node0x475d4b0;
	Node0x475d150:s1 -> Node0x475d540;
	Node0x475d4b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%51:\l51:                                               \l  %52 = fsub contract float 2.500000e-01, %45\l  %53 = fmul contract float %52, 4.000000e+00\l  %54 = fadd contract float %53, 1.000000e+00\l  %55 = fpext float %54 to double\l  %56 = fmul contract double %55, 2.550000e+02\l  %57 = fptoui double %56 to i8\l  br label %70\l}"];
	Node0x475d4b0 -> Node0x475d320;
	Node0x475d540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%58:\l58:                                               \l  %59 = fcmp contract olt float %45, 7.500000e-01\l  br i1 %59, label %60, label %66\l|{<s0>T|<s1>F}}"];
	Node0x475d540:s0 -> Node0x475dae0;
	Node0x475d540:s1 -> Node0x475db70;
	Node0x475dae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%60:\l60:                                               \l  %61 = fadd contract float %45, -5.000000e-01\l  %62 = fmul contract float %61, 4.000000e+00\l  %63 = fpext float %62 to double\l  %64 = fmul contract double %63, 2.550000e+02\l  %65 = fptoui double %64 to i8\l  br label %70\l}"];
	Node0x475dae0 -> Node0x475d320;
	Node0x475db70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%66:\l66:                                               \l  %67 = fsub contract float 7.500000e-01, %45\l  %68 = fmul contract float %67, 4.000000e+00\l  %69 = fadd contract float %68, 1.000000e+00\l  br label %70\l}"];
	Node0x475db70 -> Node0x475d320;
	Node0x475d320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%70:\l70:                                               \l  %71 = phi i8 [ 0, %47 ], [ 0, %51 ], [ %65, %60 ], [ -1, %66 ]\l  %72 = phi float [ %48, %47 ], [ 1.000000e+00, %51 ], [ 1.000000e+00, %60 ],\l... [ %69, %66 ]\l  %73 = phi i8 [ -1, %47 ], [ %57, %51 ], [ 0, %60 ], [ 0, %66 ]\l  %74 = fpext float %72 to double\l  %75 = fmul contract double %74, 2.550000e+02\l  %76 = fptoui double %75 to i8\l  br label %77\l}"];
	Node0x475d320 -> Node0x475c330;
	Node0x475c330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%77:\l77:                                               \l  %78 = phi i8 [ %73, %70 ], [ -1, %32 ]\l  %79 = phi i8 [ %76, %70 ], [ -1, %32 ]\l  %80 = phi i8 [ %71, %70 ], [ -1, %32 ]\l  %81 = shl i32 %28, 8\l  %82 = ashr exact i32 %81, 8\l  %83 = shl i32 %2, 8\l  %84 = ashr exact i32 %83, 8\l  %85 = mul nsw i32 %82, %84\l  %86 = add nsw i32 %85, %18\l  %87 = sext i32 %86 to i64\l  %88 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %87, i32 0, i32 0, i32 0, i64 0\l  store i8 %80, i8 addrspace(1)* %88, align 4\l  %89 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %87, i32 0, i32 0, i32 0, i64 1\l  store i8 %79, i8 addrspace(1)* %89, align 1\l  %90 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %87, i32 0, i32 0, i32 0, i64 2\l  store i8 %78, i8 addrspace(1)* %90, align 2\l  %91 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %87, i32 0, i32 0, i32 0, i64 3\l  store i8 -1, i8 addrspace(1)* %91, align 1\l  br label %92\l}"];
	Node0x475c330 -> Node0x475b880;
	Node0x475b880 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%92:\l92:                                               \l  ret void\l}"];
}
