<stg><name>max_pool_1</name>


<trans_list>

<trans id="381" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten29 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i3 [ 0, %0 ], [ %select_ln1494_1, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_11, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %r_0 = phi i4 [ 0, %0 ], [ %select_ln13_10, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="8" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %icmp_ln10 = icmp eq i10 %indvar_flatten29, -10

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:0  %f = add i3 1, %f_0

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop_begin:3  %icmp_ln13 = icmp eq i8 %indvar_flatten, -87

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop_begin:5  %select_ln1494_1 = select i1 %icmp_ln13, i3 %f, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln1494_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="7" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4  %c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="7" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %add_ln10 = add i10 1, %indvar_flatten29

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_begin:4  %select_ln1494 = select i1 %icmp_ln13, i4 0, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="6" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:16  %xor_ln1494 = xor i1 %icmp_ln13, true

]]></Node>
<StgValue><ssdm name="xor_ln1494"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:17  %icmp_ln16 = icmp eq i4 %c_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:18  %and_ln1494 = and i1 %icmp_ln16, %xor_ln1494

]]></Node>
<StgValue><ssdm name="and_ln1494"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:19  %r = add i4 1, %select_ln1494

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:21  %or_ln13 = or i1 %and_ln1494, %icmp_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_begin:22  %select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="8" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_begin:41  %select_ln13_10 = select i1 %and_ln1494, i4 %r, i4 %select_ln1494

]]></Node>
<StgValue><ssdm name="select_ln13_10"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="8" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop_end:2  %add_ln13 = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:3  %select_ln13_11 = select i1 %icmp_ln13, i8 1, i8 %add_ln13

]]></Node>
<StgValue><ssdm name="select_ln13_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="6" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="5" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="7" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:43  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="7" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_end:1  %c = add i4 %select_ln13, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="5" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="4" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="6" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="6" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="4" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="3" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="5" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="5" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="4" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="4" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:5  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %or_ln26 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="7">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:6  %urem_ln1494 = urem i3 %select_ln1494_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln1494"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="3">
<![CDATA[
Col_Loop_begin:8  %zext_ln1494_3 = zext i3 %select_ln1494_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop_begin:9  %mul_ln1494 = mul i8 11, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="mul_ln1494"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:10  %zext_ln1494_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %mul_ln1494, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="zext_ln1494_mid2_v"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="3">
<![CDATA[
Col_Loop_begin:11  %zext_ln1494_4 = zext i3 %zext_ln1494_mid2_v to i12

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:12  %select_ln1494_2 = select i1 %icmp_ln13, i5 0, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:13  %select_ln1494_3 = select i1 %icmp_ln13, i5 1, i5 %or_ln26

]]></Node>
<StgValue><ssdm name="select_ln1494_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Col_Loop_begin:23  %shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln26_mid1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:24  %select_ln13_6 = select i1 %and_ln1494, i5 %shl_ln26_mid1, i5 %select_ln1494_2

]]></Node>
<StgValue><ssdm name="select_ln13_6"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:25  %zext_ln1494_5 = zext i5 %select_ln13_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:26  %mul_ln1494_1 = mul i10 26, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="mul_ln1494_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:27  %or_ln26_1 = or i5 %shl_ln26_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Col_Loop_begin:28  %select_ln13_7 = select i1 %and_ln1494, i5 %or_ln26_1, i5 %select_ln1494_3

]]></Node>
<StgValue><ssdm name="select_ln13_7"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:29  %zext_ln1494_6 = zext i5 %select_ln13_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:30  %mul_ln1494_2 = mul i10 26, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="mul_ln1494_2"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="3" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Col_Loop_begin:45  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:46  %zext_ln1494_7 = zext i5 %shl_ln2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:47  %add_ln1494 = add i10 %zext_ln1494_7, %mul_ln1494_1

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="10">
<![CDATA[
Col_Loop_begin:48  %trunc_ln1494 = trunc i10 %add_ln1494 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Col_Loop_begin:49  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln1494, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:50  %or_ln1494 = or i3 %tmp_s, %zext_ln1494_mid2_v

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:51  %tmp = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1494, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
Col_Loop_begin:52  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 %or_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
Col_Loop_begin:53  %zext_ln1494_8 = zext i11 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_8"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:54  %conv_out_0_V_addr = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:55  %add_ln1494_4 = add i10 %zext_ln1494_7, %mul_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494_4"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="10">
<![CDATA[
Col_Loop_begin:56  %trunc_ln1494_1 = trunc i10 %add_ln1494_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1494_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Col_Loop_begin:57  %tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln1494_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:58  %or_ln1494_1 = or i3 %tmp_6, %zext_ln1494_mid2_v

]]></Node>
<StgValue><ssdm name="or_ln1494_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:59  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %add_ln1494_4, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:63  %conv_out_1_V_addr = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:65  %conv_out_2_V_addr = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_8

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:67  %conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:68  %conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:69  %conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop_begin:75  %or_ln27 = or i5 %shl_ln2, 1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop_begin:76  %zext_ln1494_10 = zext i5 %or_ln27 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1494_10"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:77  %add_ln1494_5 = add i10 %zext_ln1494_10, %mul_ln1494_1

]]></Node>
<StgValue><ssdm name="add_ln1494_5"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop_begin:78  %tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="11">
<![CDATA[
Col_Loop_begin:79  %zext_ln1494_11 = zext i11 %tmp_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1494_11"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop_begin:80  %add_ln1494_6 = add i12 %zext_ln1494_4, %zext_ln1494_11

]]></Node>
<StgValue><ssdm name="add_ln1494_6"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop_begin:81  %zext_ln1494_12 = zext i12 %add_ln1494_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_12"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:82  %conv_out_0_V_addr_1 = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_12

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:83  %add_ln1494_7 = add i10 %zext_ln1494_10, %mul_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop_begin:84  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="11">
<![CDATA[
Col_Loop_begin:85  %zext_ln1494_13 = zext i11 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1494_13"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Col_Loop_begin:86  %add_ln1494_8 = add i12 %zext_ln1494_4, %zext_ln1494_13

]]></Node>
<StgValue><ssdm name="add_ln1494_8"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:89  %conv_out_1_V_addr_1 = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_12

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:91  %conv_out_2_V_addr_1 = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_12

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:93  %conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:94  %conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:95  %conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="3" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %urem_ln203 = urem i4 %r_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln203"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3">
<![CDATA[
:8  %trunc_ln203 = trunc i4 %urem_ln203 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="4">
<![CDATA[
:9  %zext_ln203 = zext i4 %r_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %mul_ln203 = mul i10 22, %zext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %udiv_ln = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %mul_ln203, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln10, label %2, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:7  %zext_ln1494 = zext i3 %urem_ln1494 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_begin:15  %select_ln1494_5 = select i1 %icmp_ln13, i4 0, i4 %udiv_ln

]]></Node>
<StgValue><ssdm name="select_ln1494_5"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="4">
<![CDATA[
Col_Loop_begin:34  %zext_ln203_4 = zext i4 %r to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:35  %mul_ln203_1 = mul i10 22, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="mul_ln203_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:36  %udiv_ln203_mid1 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %mul_ln203_1, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="udiv_ln203_mid1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Col_Loop_begin:37  %select_ln13_9 = select i1 %and_ln1494, i4 %udiv_ln203_mid1, i4 %select_ln1494_5

]]></Node>
<StgValue><ssdm name="select_ln13_9"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
Col_Loop_begin:60  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 %or_ln1494_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="11">
<![CDATA[
Col_Loop_begin:61  %zext_ln1494_9 = zext i11 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_9"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:62  %conv_out_0_V_addr_2 = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_2"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:64  %conv_out_1_V_addr_2 = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:66  %conv_out_2_V_addr_2 = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_9

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:67  %conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:68  %conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:69  %conv_out_2_V_load = load i14* %conv_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="32">
<![CDATA[
Col_Loop_begin:70  %tmp_1 = call i14 @_ssdm_op_Mux.ap_auto.3i14.i32(i14 %conv_out_0_V_load, i14 %conv_out_1_V_load, i14 %conv_out_2_V_load, i32 %zext_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="14">
<![CDATA[
Col_Loop_begin:71  %trunc_ln1494_2 = trunc i14 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1494_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop_begin:72  %icmp_ln1494 = icmp sgt i14 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
Col_Loop_begin:73  %select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_2, i13 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="13">
<![CDATA[
Col_Loop_begin:74  %zext_ln29 = zext i13 %select_ln29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="12">
<![CDATA[
Col_Loop_begin:87  %zext_ln1494_14 = zext i12 %add_ln1494_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_14"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:88  %conv_out_0_V_addr_3 = getelementptr [1352 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_14

]]></Node>
<StgValue><ssdm name="conv_out_0_V_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:90  %conv_out_1_V_addr_3 = getelementptr [1352 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_14

]]></Node>
<StgValue><ssdm name="conv_out_1_V_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:92  %conv_out_2_V_addr_3 = getelementptr [1352 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln1494_14

]]></Node>
<StgValue><ssdm name="conv_out_2_V_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:93  %conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:94  %conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_1"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:95  %conv_out_2_V_load_1 = load i14* %conv_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_1"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="32">
<![CDATA[
Col_Loop_begin:96  %tmp_2 = call i14 @_ssdm_op_Mux.ap_auto.3i14.i32(i14 %conv_out_0_V_load_1, i14 %conv_out_1_V_load_1, i14 %conv_out_2_V_load_1, i32 %zext_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop_begin:97  %icmp_ln1494_2 = icmp sgt i14 %tmp_2, %zext_ln29

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop_begin:98  %select_ln29_1 = select i1 %icmp_ln1494_2, i14 %tmp_2, i14 %zext_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:99  %conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_2"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:100  %conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:101  %conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_2"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:105  %conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_3"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:106  %conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_3"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:107  %conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_3"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="4">
<![CDATA[
Col_Loop_begin:113  %zext_ln203_5 = zext i4 %select_ln13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop_begin:114  %mul_ln203_2 = mul i10 22, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="mul_ln203_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:115  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %mul_ln203_2, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Loop_begin:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop_begin:14  %select_ln1494_4 = select i1 %icmp_ln13, i3 0, i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="select_ln1494_4"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:20  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:31  %urem_ln203_2 = urem i4 %r, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_2"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="and_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3">
<![CDATA[
Col_Loop_begin:32  %trunc_ln203_1 = trunc i4 %urem_ln203_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Col_Loop_begin:33  %select_ln13_8 = select i1 %and_ln1494, i3 %trunc_ln203_1, i3 %select_ln1494_4

]]></Node>
<StgValue><ssdm name="select_ln13_8"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="4">
<![CDATA[
Col_Loop_begin:38  %zext_ln13 = zext i4 %select_ln13_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Col_Loop_begin:39  %p_shl_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln13_9, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop_begin:40  %add_ln203 = add i6 %p_shl_cast, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:42  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop_begin:44  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:99  %conv_out_0_V_load_2 = load i14* %conv_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_2"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:100  %conv_out_1_V_load_2 = load i14* %conv_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_2"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:101  %conv_out_2_V_load_2 = load i14* %conv_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_2"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="32">
<![CDATA[
Col_Loop_begin:102  %tmp_3 = call i14 @_ssdm_op_Mux.ap_auto.3i14.i32(i14 %conv_out_0_V_load_2, i14 %conv_out_1_V_load_2, i14 %conv_out_2_V_load_2, i32 %zext_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop_begin:103  %icmp_ln1494_3 = icmp sgt i14 %tmp_3, %select_ln29_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop_begin:104  %select_ln29_2 = select i1 %icmp_ln1494_3, i14 %tmp_3, i14 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:105  %conv_out_0_V_load_3 = load i14* %conv_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_0_V_load_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:106  %conv_out_1_V_load_3 = load i14* %conv_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_1_V_load_3"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="11">
<![CDATA[
Col_Loop_begin:107  %conv_out_2_V_load_3 = load i14* %conv_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="conv_out_2_V_load_3"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="32">
<![CDATA[
Col_Loop_begin:108  %tmp_4 = call i14 @_ssdm_op_Mux.ap_auto.3i14.i32(i14 %conv_out_0_V_load_3, i14 %conv_out_1_V_load_3, i14 %conv_out_2_V_load_3, i32 %zext_ln1494)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Col_Loop_begin:109  %icmp_ln1494_4 = icmp sgt i14 %tmp_4, %select_ln29_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
Col_Loop_begin:110  %select_ln29_3 = select i1 %icmp_ln1494_4, i14 %tmp_4, i14 %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:111  %urem_ln203_1 = urem i4 %select_ln13, 3

]]></Node>
<StgValue><ssdm name="urem_ln203_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3">
<![CDATA[
Col_Loop_begin:112  %trunc_ln203_2 = trunc i4 %urem_ln203_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="4">
<![CDATA[
Col_Loop_begin:116  %zext_ln203_6 = zext i4 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop_begin:117  %add_ln203_3 = add i6 %zext_ln203_6, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
Col_Loop_begin:118  %zext_ln203_7 = zext i6 %add_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:119  %max_pool_out_0_0_0 = getelementptr [25 x i14]* %max_pool_out_0_0_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_0"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:120  %max_pool_out_0_0_1 = getelementptr [25 x i14]* %max_pool_out_0_0_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:121  %max_pool_out_0_0_2 = getelementptr [25 x i14]* %max_pool_out_0_0_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_2"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:122  %max_pool_out_0_0_3 = getelementptr [25 x i14]* %max_pool_out_0_0_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_3"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:123  %max_pool_out_0_0_4 = getelementptr [25 x i14]* %max_pool_out_0_0_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_4"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:124  %max_pool_out_0_0_5 = getelementptr [25 x i14]* %max_pool_out_0_0_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_0_0_5"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
Col_Loop_begin:125  %add_ln203_4 = add i6 %zext_ln203_6, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="6">
<![CDATA[
Col_Loop_begin:126  %zext_ln203_8 = zext i6 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:127  %max_pool_out_0_1_0 = getelementptr [20 x i14]* %max_pool_out_0_1_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:128  %max_pool_out_0_1_1 = getelementptr [20 x i14]* %max_pool_out_0_1_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:129  %max_pool_out_0_1_2 = getelementptr [20 x i14]* %max_pool_out_0_1_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_2"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:130  %max_pool_out_0_1_3 = getelementptr [20 x i14]* %max_pool_out_0_1_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_3"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:131  %max_pool_out_0_1_4 = getelementptr [20 x i14]* %max_pool_out_0_1_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_4"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:132  %max_pool_out_0_1_5 = getelementptr [20 x i14]* %max_pool_out_0_1_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_1_5"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:133  %max_pool_out_0_2_0 = getelementptr [20 x i14]* %max_pool_out_0_2_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_0"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:134  %max_pool_out_0_2_1 = getelementptr [20 x i14]* %max_pool_out_0_2_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:135  %max_pool_out_0_2_2 = getelementptr [20 x i14]* %max_pool_out_0_2_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:136  %max_pool_out_0_2_3 = getelementptr [20 x i14]* %max_pool_out_0_2_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_3"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:137  %max_pool_out_0_2_4 = getelementptr [20 x i14]* %max_pool_out_0_2_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:138  %max_pool_out_0_2_5 = getelementptr [20 x i14]* %max_pool_out_0_2_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_0_2_5"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:139  %max_pool_out_1_0_0 = getelementptr [20 x i14]* %max_pool_out_1_0_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_0"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:140  %max_pool_out_1_0_1 = getelementptr [20 x i14]* %max_pool_out_1_0_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:141  %max_pool_out_1_0_2 = getelementptr [20 x i14]* %max_pool_out_1_0_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_2"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:142  %max_pool_out_1_0_3 = getelementptr [20 x i14]* %max_pool_out_1_0_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_3"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:143  %max_pool_out_1_0_4 = getelementptr [20 x i14]* %max_pool_out_1_0_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_4"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:144  %max_pool_out_1_0_5 = getelementptr [20 x i14]* %max_pool_out_1_0_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_1_0_5"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:145  %max_pool_out_1_1_0 = getelementptr [16 x i14]* %max_pool_out_1_1_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_0"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:146  %max_pool_out_1_1_1 = getelementptr [16 x i14]* %max_pool_out_1_1_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:147  %max_pool_out_1_1_2 = getelementptr [16 x i14]* %max_pool_out_1_1_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_2"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:148  %max_pool_out_1_1_3 = getelementptr [16 x i14]* %max_pool_out_1_1_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_3"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:149  %max_pool_out_1_1_4 = getelementptr [16 x i14]* %max_pool_out_1_1_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_4"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:150  %max_pool_out_1_1_5 = getelementptr [16 x i14]* %max_pool_out_1_1_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_1_5"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:151  %max_pool_out_1_2_0 = getelementptr [16 x i14]* %max_pool_out_1_2_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_0"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:152  %max_pool_out_1_2_1 = getelementptr [16 x i14]* %max_pool_out_1_2_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_1"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:153  %max_pool_out_1_2_2 = getelementptr [16 x i14]* %max_pool_out_1_2_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_2"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:154  %max_pool_out_1_2_3 = getelementptr [16 x i14]* %max_pool_out_1_2_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_3"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:155  %max_pool_out_1_2_4 = getelementptr [16 x i14]* %max_pool_out_1_2_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_4"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:156  %max_pool_out_1_2_5 = getelementptr [16 x i14]* %max_pool_out_1_2_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_1_2_5"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:157  %max_pool_out_2_0_0 = getelementptr [20 x i14]* %max_pool_out_2_0_0_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_0"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:158  %max_pool_out_2_0_1 = getelementptr [20 x i14]* %max_pool_out_2_0_1_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_1"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:159  %max_pool_out_2_0_2 = getelementptr [20 x i14]* %max_pool_out_2_0_2_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_2"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:160  %max_pool_out_2_0_3 = getelementptr [20 x i14]* %max_pool_out_2_0_3_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_3"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:161  %max_pool_out_2_0_4 = getelementptr [20 x i14]* %max_pool_out_2_0_4_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_4"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:162  %max_pool_out_2_0_5 = getelementptr [20 x i14]* %max_pool_out_2_0_5_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="max_pool_out_2_0_5"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:163  %max_pool_out_2_1_0 = getelementptr [16 x i14]* %max_pool_out_2_1_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_0"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:164  %max_pool_out_2_1_1 = getelementptr [16 x i14]* %max_pool_out_2_1_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_1"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:165  %max_pool_out_2_1_2 = getelementptr [16 x i14]* %max_pool_out_2_1_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_2"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:166  %max_pool_out_2_1_3 = getelementptr [16 x i14]* %max_pool_out_2_1_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_3"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:167  %max_pool_out_2_1_4 = getelementptr [16 x i14]* %max_pool_out_2_1_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_4"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:168  %max_pool_out_2_1_5 = getelementptr [16 x i14]* %max_pool_out_2_1_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_1_5"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:169  %max_pool_out_2_2_0 = getelementptr [16 x i14]* %max_pool_out_2_2_0_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_0"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:170  %max_pool_out_2_2_1 = getelementptr [16 x i14]* %max_pool_out_2_2_1_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_1"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:171  %max_pool_out_2_2_2 = getelementptr [16 x i14]* %max_pool_out_2_2_2_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_2"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:172  %max_pool_out_2_2_3 = getelementptr [16 x i14]* %max_pool_out_2_2_3_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_3"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:173  %max_pool_out_2_2_4 = getelementptr [16 x i14]* %max_pool_out_2_2_4_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_4"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:174  %max_pool_out_2_2_5 = getelementptr [16 x i14]* %max_pool_out_2_2_5_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="max_pool_out_2_2_5"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
Col_Loop_begin:175  switch i3 %select_ln13_8, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln203_2, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %select_ln1494_1, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch28:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch27:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch26:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch25:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch24:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch29:0  store i14 %select_ln29_3, i14* %max_pool_out_1_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch497

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch497:0  br label %branch129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %select_ln1494_1, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch22:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch21:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch20:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch19:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch18:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch23:0  store i14 %select_ln29_3, i14* %max_pool_out_1_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch389

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch389:0  br label %branch129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %select_ln1494_1, label %branch35 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
    i3 -4, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch34:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch33:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch32:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch31:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch30:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch35:0  store i14 %select_ln29_3, i14* %max_pool_out_1_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch5105

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch5105:0  br label %branch129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch129:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln203_2, label %branch219 [
    i3 0, label %branch017
    i3 1, label %branch118
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch118:0  switch i3 %select_ln1494_1, label %branch11 [
    i3 0, label %branch671
    i3 1, label %branch772
    i3 2, label %branch873
    i3 3, label %branch9
    i3 -4, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch10:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch9:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch873:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch873:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch772:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch772:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch671:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch671:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch11:0  store i14 %select_ln29_3, i14* %max_pool_out_0_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch11870

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch11870:0  br label %branch016

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch017:0  switch i3 %select_ln1494_1, label %branch562 [
    i3 0, label %branch057
    i3 1, label %branch158
    i3 2, label %branch259
    i3 3, label %branch360
    i3 -4, label %branch461
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch461:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch360:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch259:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch158:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch057:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch057:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch562:0  store i14 %select_ln29_3, i14* %max_pool_out_0_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch562:1  br label %branch01756

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch01756:0  br label %branch016

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch219:0  switch i3 %select_ln1494_1, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch16:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch15:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch14:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch13:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch12:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch17:0  store i14 %select_ln29_3, i14* %max_pool_out_0_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch21981

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch21981:0  br label %branch016

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch016:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln203_2, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch7:0  switch i3 %select_ln1494_1, label %branch47 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch46:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch45:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch44:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch43:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch42:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch47:0  store i14 %select_ln29_3, i14* %max_pool_out_2_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch7121

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch7121:0  br label %branch236

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch6:0  switch i3 %select_ln1494_1, label %branch41 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch40:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch39:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch38:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch37:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch36:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="14" op_1_bw="5">
<![CDATA[
branch41:0  store i14 %select_ln29_3, i14* %max_pool_out_2_0_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch6113

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch6113:0  br label %branch236

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch8:0  switch i3 %select_ln1494_1, label %branch53 [
    i3 0, label %branch48
    i3 1, label %branch49
    i3 2, label %branch50
    i3 3, label %branch51
    i3 -4, label %branch52
  ]

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch52:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch51:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch50:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch49:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch48:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
branch53:0  store i14 %select_ln29_3, i14* %max_pool_out_2_2_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
<literal name="select_ln1494_1" val="!0"/>
<literal name="select_ln1494_1" val="!1"/>
<literal name="select_ln1494_1" val="!2"/>
<literal name="select_ln1494_1" val="!3"/>
<literal name="select_ln1494_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch8129

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
<literal name="trunc_ln203_2" val="!0"/>
<literal name="trunc_ln203_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch8129:0  br label %branch236

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln13_8" val="!0"/>
<literal name="select_ln13_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch236:0  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
