# Computer Architecture

## resources
https://chi_gitbook.gitbooks.io/personal-note/content/instruction_set_architecture.html

## Ch1 Computer Abstractions & Technology
- chip
	- å°ç©é›» pricing è¼ƒé«˜ä½†è‰¯ç‡å¾ˆé«˜
	- wafer
		- æ™¶åœ“
	- die
		- wafer åˆ‡å‡ºä¾†çš„ä¸€å°ç‰‡ä¸€å°ç‰‡
		- æ™¶ç²’/è£¸æ™¶
	- cost
		- ![](https://i.imgur.com/P7SEjQB.png)
			- ç¶“é©—å…¬å¼
			- å°ç©é›»å·¥ç¨‹å¸«æå‡ºçš„
		- wafer cost & area
			- fixed
		- defect rate
			- determined by manufacturing process
		- die rate
			- determined by disign
- throughput = total work done per unit time
- performance = execution time å€’æ•¸

### execution time
- CPU time
- CPU time = clock cycles x cycle time = cycles / clock rate
- trade-off: clock rate vs. cycle count 
- clock cycles = instruction count (IC) x cycles per instruction (CPI)
- CPU time = IC x CPI x cycle time = IC x CPI / clock rate
- ![](https://i.imgur.com/BAsRV5S.png)
- ![](https://i.imgur.com/KUOEDDI.png)
- æ„ˆé«˜éšçš„èªè¨€ CPI æ„ˆé«˜
- $T_c$, clock period = seconds/cycle-
- ISA, instruction set architecture
- improvement
	- improvement factor $n$
	- $T_{improved}=\dfrac{T_{affected}}{n}+T_{unaffected}$
- power
	- $power\propto CV^2\propto f$ 
- MIPS: millions of instruction per second
	- ![](https://i.imgur.com/j793d9Q.png)
	- doesn't account for
		- different ISAs between computers
		- different complexity between instructions

## Ch2 Instructions
- instruction set
	- e.g. x86, ARM, RISC-V

### [[RISC-V]] intro
- è¼ƒç°¡å–®çš„ instruction set
- regularity â†’ simpler implementation
- simplicity â†’ higher performance, lower cost
- åŸ·è¡Œé‚è¼¯
	- å¾ä¸Šåˆ°ä¸‹ï¼Œè©²è·³å‰‡è·³
- 32x64-bit register file
	- 32-bit data: word
	- 64-bit data: doubleword
	- ![](https://i.imgur.com/5bxfy2N.png)
- Instructions are word-aligned
	- address ä¸€æ¬¡è·³ 4 bytes
- little endian
	- least-significant byte @ least address
- bytes ä¸ä¸€å®šè¦ 4 or 8 or whatever çš„å€æ•¸
- ä¸€å€‹ instruction æ˜¯ 8 bytes
- ![](https://i.imgur.com/53tWD5q.png)
	- 8x8=64
	- 12x8=96
	- load A[8] to x9
	- add x9 & h, store to x9
		- x21 åœ¨ register è£¡é¢æ‰€ä»¥å¯ä»¥ç›´æ¥ access
	- store x9 to A[12]

### b/h/w/d
- byte  = 8 bits
- halfword = 16 bits
- word = 32 bits
- doubleword = 64 bits


### 2s complement
- 1s complement: negation
	- e.g. 0110 â†’ 1001
- 2s complement: 1s complement +1
	- e.g. 6 = 0110 â†’ -6 = 1001+1 = 1010
	- è¦ç®— 8-D â†’ ç®— 8+2s(D) = 8+2s(1101) = 8+0011 = 8+3 = 11 = B
		- https://quizlet.com/explanations/questions/assume-that-registers-s0-and-s1-hold-the-values-0x80000000-and-0xd0000000-respectively-1-what-is-the-9a341a5d-4e07-4ef8-8471-fd38030f7e4f
		- ![](https://i.imgur.com/kj2N40b.png)
		- æ­·å±† quiz 1 (4.)
			- ![](https://i.imgur.com/YVKQkpm.png)
			- ![](https://i.imgur.com/Vly2VUS.png)


äº¤é›»
![](https://i.imgur.com/T1hJSQe.png)
![](https://i.imgur.com/q2huzgm.png)

### signed & unsigned
- signed
	- æœ‰æ­£è² 
	- è¡¨ç¤ºè² æ•¸æ–¹æ³•
		- æœ€å·¦é‚Š 1 â†’ è² 
		- complement (1s 2s etc.)
- unsigned
	- åªæœ‰æ­£æ•¸

### sign extension
å¤šåŠ å¹¾å€‹ bits
![](https://i.imgur.com/sQJYKhN.png)

### offset
![](https://i.imgur.com/4yMSaoN.png)

### array
- ![](https://i.imgur.com/2sMipzq.png)

- e.g.
	- ![](https://i.imgur.com/97JnRYn.png)
		- ![](https://i.imgur.com/ErUYFDm.png)
		- x30 = x10 æ˜¯ array D çš„æŒ‡æ¨™
		- addi x30, x30, 32 ä»£è¡¨è·³ 32 bytes i.e. è·³ 4 doublewords â†’ array index +4
		- è‹¥ x30 = 8ï¼Œ0(x30) ä»£è¡¨ D[2]ï¼Œ4(x30) ä»£è¡¨ D[3]
			- å‰é¢æ˜¯ offsetï¼ŒåŠ ä¸Šæ‹¬è™Ÿ é™¤ä»¥ 8 (for doubleword) â†’ array çš„ index
				- åƒé€™å€‹æ˜¯ word = 4 bytes<br>![](https://i.imgur.com/wn6rMIH.png)
			- see [[#array vs pointer]]
		- é¡Œç›®ä¸­æœƒä¸€ç›´è“‹æ‰ D[0:3] çš„å€¼ï¼Œç›´åˆ° x7 >= x5 = 4

### encoding
#### overall
- ![](https://i.imgur.com/NQfNS5U.png)
- I SB UJ çš„ 10:5 ä½ç½®éƒ½ä¸€æ¨£
- éƒ½æ˜¯ 32 bits
- major opcode in bits 0-6
- destination register in bits 7-11
- first source register in bits 15-19
- second source register in bits 20-24
- https://stackoverflow.com/a/39450410/15493213

#### binary representation
- 15 â†’ 0xF
- æ•´å€‹ 32-bit formatï¼Œ4 bits ä¸€å–®ä½ï¼Œå¯«æˆ 8 å€‹ 16 é€²ä½æ•¸å­—ï¼Œå‰é¢åŠ  0x

#### R-format
- ![](https://i.imgur.com/0eAXKRU.png)
- Register-format
- `add rd, rs1, rs2`
	- funct7 & funct3 & opcode æ±ºå®šå“ªä¸€å€‹ operation
		- e.g.
			- ![](https://i.imgur.com/LBm5TC1.png)
				- 51 æ˜¯æŸ¥è¡¨ä¾†çš„
			- https://brainly.com/question/14287027
			- ![](https://i.imgur.com/SMZm3DK.png)

#### I-format
- Immediate-format
- `operation rd, imm(rs1)`
- ![](https://i.imgur.com/frYek0d.png)
- opcode & func3 å‘Šè¨´é›»è…¦è¦åšä»€éº¼ instruction (arithmetic OR load)
- immediate: constant OR offset for base address 
- `jalr`
	- `jalr rd imm(rs1)` will jump to the address `2imm+rs1` && save the address of next line (i.e. current address + 4) to `rd`
		- e.g. let x10 = 0x14, and `jalr x10 0(x10)`in address `0x24`, running this line will jump to address `0x14` && set x10 to 0x24+4 = `0x28`
		- use `x0` as `rd` if don't care about return address
	- https://electronics.stackexchange.com/a/553160
- `SLLI` = left logical shift
	- shift leftï¼Œè£œ 0
	- `SLLI x10, x10, 2` â†’ x10 shift left by 2 bits
- `SRLI` = right logical shift
	- shift rightï¼Œè£œ 0
- `SRAI` = right arithmetic shift
	- right shiftï¼Œè£œ sign bit
	- for signed number
	- e.g. -8 = 11111000, -8/2 = -4 = 11111100, the right arithmetic shift of the former
	- left arithmetic shift å‰‡ç­‰åŒæ–¼ left logical shift, so no SRLI
- `ANDI` = bit-by-bit AND operation
	- `ANDI x20, x10, 3` â†’ x20 = the result of x10 AND 3 i.e. åªä¿ç•™æœ€ä½å…©ä½æ•¸ i.e. x10%4

#### S-format
- ![](https://i.imgur.com/aVvWAoF.png)
- store byte/halfword/word/doubleword
- immediate: offset for base address (rs1)
- `sb rs1 rs2`

#### SB-format
- ![](https://i.imgur.com/kleSjvP.png)
- conditional jump
	- if xxxx jump to branch xxxx
- branch addressing
- `blt` `bge` etc.
- immediate æ²’æœ‰ 0th bit
- immediate è¡¨ç¤ºè¦è·³å¤šå°‘
- take the branch â†’ go to PC + immediate x 2 (i.e. immediate å¾Œé¢è£œå›ä¸€å€‹ 0)
	- bc imm omit ç¬¬ 0 ä½ i.e. shift right
	- ![](https://i.imgur.com/KEFpELt.png)
- skip â†’ go to PC + 4 i.e. next line
- 1 instruction 4 bytes
- `beq rs1, rs2, imm`â†’ jump to PC+immx2 if rs1=rs2

#### UJ-format (jal)
- ![](https://i.imgur.com/TYpO760.png)
- unconditional jump
- only for `jal`, unconditional jump-and-link
- ![](https://i.imgur.com/GSrCM7V.png)
- 20-bit immediateï¼Œè¡¨ç¤ºè¦å¾ç›®å‰ä½ç½®è·³å¤šå°‘
	- å¾€å›è·³ â†’ è² æ•¸ (2s complement)
	- 1 instruction 4 bytes
	- å¾€å¾Œè·³ x è¡Œ â†’ immediate = 4x/2 (4x å»æ‰æœ€å¾Œä¸€ä½çš„ 0)
- jump to address = PC+imm i.e. ç›®å‰ä½ç½® + imm/4 è¡Œ 
- e.g.
	- ![](https://i.imgur.com/asAhCpn.png)
		- ![](https://i.imgur.com/q12ffzy.png)
		- å¾€å›è·³ 9 è¡Œï¼Œæ¯å€‹ instruction 4 bits â†’ imm = -36 = 2s complement of 36ï¼Œå† shift right i.e. é™¤ 2 i.e. ç§»æ‰ 0th bit
		- jal çš„ opcode = 1101111


#### U-format
- ![](https://i.imgur.com/MZZRPXV.png)
- `lui rd constant`
- `imm[31:12]` = constant represented with 20 bitsï¼ŒæŠŠé€™ 20 bits å¼„åˆ°  rd[31:12]
- ![](https://i.imgur.com/4quFIhS.png)

####  RV32I Instruction Sets (æŸ¥è¡¨)
![](https://i.imgur.com/6pitTXl.png)
p.119

![](https://i.imgur.com/GfmNZRO.png)
https://book.rvemu.app/instruction-set/01-rv64i.html
I-format `LX` çš„éƒ¨åˆ†ï¼Œæ˜¯ load byte/halfword/word/doublewordï¼Œä»¥ funct3 å€¼å€åˆ†
- ![](https://i.imgur.com/KqDEBNf.png)
	- https://ithelp.ithome.com.tw/articles/10194907

e.g.
- ![](https://i.imgur.com/gDWS5iV.png)
	- ![](https://i.imgur.com/0jEcaOb.png)


### [[RISC-V]] operations
![](https://i.imgur.com/XC0k2XB.png)
![](https://i.imgur.com/PX629AE.png)

`slli a, b, 1` â†’ a = b<<1 (=2b)  
`addi a, b, 1` â†’ a=b+1
#### if
`beq a, b, callback` â†’ if(a\==b){callback()}
`bne a, b, callback` â†’ if(a!=b){callback()}
`blt a, b, callback` â†’ if(a<b)
![](https://i.imgur.com/If15MR8.png)
![](https://i.imgur.com/GTajnpc.png)
`bge a, b, callback` â†’ if(a>=b)
![](https://i.imgur.com/KzsbwRQ.png)
#### while
![](https://i.imgur.com/XAybNUB.png)

#### jump
- leaf procedure
	- ![](https://i.imgur.com/PA6olYE.png)![](https://i.imgur.com/PEuNYOX.png)
- non-leaf procedure
	- recursive?
	- ![](https://i.imgur.com/hBfLGMq.png)![](https://i.imgur.com/V5N5pbB.png)

#### load/store
![](https://i.imgur.com/oDaZ5am.png)

lui
![](https://i.imgur.com/RNsyU2I.png)
`lui x19, 976` â†’ æŠŠ 976 æ’åˆ° [31:12]

#### example
![](https://i.imgur.com/vXfjxEW.png)
![](https://i.imgur.com/nD2SLNx.png)

![](https://i.imgur.com/VTMg82Q.png)
![](https://i.imgur.com/nvB3V8L.png)
![](https://i.imgur.com/hnQl3Zq.png)
![](https://i.imgur.com/kMbiMGJ.png)
![](https://i.imgur.com/3VIvzZh.png)
![](https://i.imgur.com/uI2GcCJ.png)

![](https://i.imgur.com/W0bskcu.png)


### dynamic linking
only link/load library procedure when called

- Java just in time compiler
	- æ ¹æ“šåŸ·è¡Œç‹€æ³åšå„ªåŒ–

### performance judging
- IC (why?) & CPI alone ä¸æ˜¯å¥½çš„ performance indicators
- compiler optimizations are sensitive to algorithms
- Java just-in-time >> Java Virtual Machine
	- ç›´é€¼ C

### array vs. pointer
- pointer çœç•¥ indexing çš„éƒ¨åˆ†
- e.g.
	- ![](https://i.imgur.com/D8y8N2C.png)
		- x7 = size-1
		- array æ¯æ¬¡ loop éƒ½è¦ `slli` & `add`
			- `slli`: ç®— i çš„å¯¦éš› index
			- `add`ğŸ”¢

### MIPS
- successor of RISC-V
- ![](https://i.imgur.com/7nEGnwD.png)

## Ch3 Arithmetic
- for multipedia
	- overflow â†’ ç•™åœ¨æœ€å¤§å€¼
### multiplication
#### basic multiplier
- æ¯æ¬¡ cycle åŠ ä¸€æ¬¡ï¼Œè¦å¾ˆå¤šå€‹ cycle
	- sol: [[#faster multiplier]]ï¼Œç©ºé–“æ›å–æ™‚é–“
- ![](https://i.imgur.com/UG28Xcy.png)
- length of product = sum of multiplicand & multiplier length, ignoring the sign bit
- ![](https://i.imgur.com/r4vUwwN.png)
- æ¯è¼ªéƒ½ä¸Šé¢ pointer éƒ½å·¦ç§»ä¸€æ ¼
- æ¯è¼ªä¸‹é¢ pointer éƒ½å³ç§»ä¸€æ ¼
	- æŒ‡åˆ° 1 â†’ ç›¸åŠ 
- e.g.
	- ![](https://i.imgur.com/FVmWzJt.png)
- optimized
	- ![](https://i.imgur.com/S6NL0BB.png)
	- multiplicand & ALU reduced to 64 bits
		- unused portion of registers & adders
	- multiplier placed in the right half of product

#### signed multiplication
- å…ˆå¼„æˆæ­£çš„ï¼Œä¹˜å®Œå†è½‰å›å»

#### faster multiplier
- ç”¨å¤šä¸€é»åŠ æ³•å™¨ï¼Œçœä¸‹æ™‚é–“
- more cost, higher performance
	- cost performance tradeoff
- ![](https://i.imgur.com/XxyrRy2.png)
- å¯ä»¥ pipeline â†’ å¯ä»¥å¾ˆå¤š in parallel â†’ even faster

#### instructions
- mul
	- multiply
	- return lower 64 bits
- mulh
	- multiply high
	- return upper 64 bits
	- can check 64-bit overflow
- mulhu
	- multiply high unsigned
	- assume unsigned, return upper 64 bits
- mulhsu
	- multiply high signed/unsigned
	- assume 1 signed other unsigned, return upper 64 bits

### division
- ![](https://i.imgur.com/XzFB48b.png)
- long division
- retoring division
	- å…ˆå‰ªï¼Œå°æ–¼ 0 å†åŠ å›ä¾†
- signed division
	- abs()
- division å¾Œé¢ dependent on å‰é¢çµæœ â†’ ç„¡æ³• parallel â†’ time complexity é«˜

#### divisor
- ![](https://i.imgur.com/g1OFxzb.png)
- ![](https://i.imgur.com/fRJLg8N.png)
- æ¯è¼ª divisor pointer å³ç§»ä¸€æ ¼ï¼Œquotient pointer å·¦ç§»ä¸€æ ¼
- e.g.
	- 4-bit ver. of 7/2
		- ![](https://i.imgur.com/HrGvEdK.png)
- æ¯æ¬¡ cycle æ¸›ä¸€æ¬¡ï¼Œè¦å¾ˆå¤šå€‹ cycle
- optimized divider
	- ![](https://i.imgur.com/aLtn0IG.png)
		- simultaneously, subtract & shift the operands & shift the quotient
		- quotient æ”¾åœ¨ remainder çš„ right half
			- bc remainder æ¸›å®Œæœƒ shift leftï¼Œå³é‚Šæœƒå¤šå‡ºä¸€æ ¼ â†’ çµ¦æ–°ç”Ÿå‡ºçš„ quotient ç”¨
	- divisor register & ALU halved 
	- like optimized multiplier
		- ![](https://i.imgur.com/Sip3DHI.png)
	- e.g.
		- ![](https://i.imgur.com/HlRLQql.png)
		- ![](https://i.imgur.com/Ih2qk3o.png)
			- 4-bit â†’ shift 4 æ¬¡å®Œå°±çµ‚æ­¢ï¼Œç„¶å¾Œ remainder left half shift right (at 5th operation)
			- æœ€å¾Œ remainder = remainder left halfï¼›quotient = remainder right half

#### signed division
- æ­£è² è™Ÿä¸æ‡‰å½±éŸ¿æ•¸å­—
	- e.g. 
		- 7/2 = 3 ... 1
		- -7/2 = -3 ... -1 NOT 4 ... 1

#### faster division
- ä¸èƒ½ parallel å› ç‚ºéœ€è¦å…ˆçŸ¥é“ remainder ä¹‹æ­£è² æ‰èƒ½ç¹¼çºŒ
	- if negative â†’ remainder è¦åŠ å› divisor
- SRT division
	- predict multiple quotient bits in one step, then correct errors later
- nonrestoring division
	- don't add the divisor back immediately if the remainder's negative
	- 1 clock cycle per step
- nonperforming division

#### instructions
- div, rem
- divu, remu
- no overflow for é™¤ä»¥ 0 & overflow
	- return å®šç¾©

### instruction set with multiplication & division
![](https://i.imgur.com/QdxrsDH.png)


### float
- ä¹‹å‰ä»‹ç´¹çš„æ±è¥¿éƒ½æ˜¯ integer çš„
- $\pm 1.xxxxx_2\times 2^{yyyyyyyy}$
- 2 representations
	- single precision (32-bit)
	- double precision (64-bit)
		- `double` in C

#### format
- IEEE Std 754
- ![](https://i.imgur.com/h6SNGsY.png)
- placed this way for sorting purpose
	- sign â†’ exponent â†’ fraction
- exponent
	- Bias 
		- æŠŠ exponent è½‰æˆæ­£ â†’ unsigned
		- $2^{-100}$ â†’ $2^{-100+Bias}$
	-   127 for single; 1023 for double
		- simplicity for sorting
		-   ä¸ç„¶ negative çš„ 2s complement çœ‹èµ·ä¾†å¾ˆå¤§
	- 000..00 & 111..11 are reserved
		- single
			- min real exponent = 1-127 = -126
			- max real exponent = 254 - 127 = 127
		- double
		- 	min real exponent = 1-1023 = -1022
			- max real exponent = 2046 - 1023 = 1023
		- ä½† fraction é‚„æ˜¯å¯ä»¥æœ‰å…¨ 0 & å…¨ 1
	- overflow: å¤ªæ­£
	- underflow: å¤ªè² 
- fraction = 0-1
- single-precision
	- min 00000001
	- max 11111110
- double-precision
	- min 00000000001
	- max 11111111110
- e.g.
	- ![](https://i.imgur.com/6DoZ7tn.png)
	- ![](https://i.imgur.com/7NmpchQ.png)
	- 1.6875 to hexadicimal representation
		- ![](https://i.imgur.com/4jkKpWc.png)
	- single encode to double
		- ![](https://i.imgur.com/ClGGYQ5.jpg)

#### number representation
- ![](https://i.imgur.com/SnIXuuf.png)
- denormalized number
	- exponent = 0
		- so $fraction\times 2^{-Bias}$
	- < normal numbers
- infinity
	- exponent = all 1s
	- fraction = 0
- not a number (NaN)
	- exponent = all 1s
	- fraction != 0


#### addition
![](https://i.imgur.com/bFgTJBs.png)
![](https://i.imgur.com/MPx04i7.png)
![](https://i.imgur.com/84xT9Wf.png)

#### multiplication
![](https://i.imgur.com/YMjRktx.png)
![](https://i.imgur.com/e9W7yvI.png)
FP multiplier is FP adder but use multiplier for significands

#### instructions
![](https://i.imgur.com/og6dgKP.png)
- ![](https://i.imgur.com/buhsiTs.png)

#### examples
##### escaping from barbaric yanks
![](https://i.imgur.com/n8xMAts.png)

```
flw f0, const5(x3) //f0 = 5
flw f1, const(x9) //f1 = 9
fdiv.s f0, f0, f1 //f0 = f0/f1 = 5/9
flw f1, const32(x3) //f1 = 32
fsub.s f10, f10, f1 //f10 = f10 - f1 = f10 - 32
fmul.s f10, f0, f10 //f10 = f0 x f10 = 5/9 x f10
jalr x0, 0(x1) //return
```

##### array multiplication
![](https://i.imgur.com/poiyR71.png)
![](https://i.imgur.com/u6ye4CT.png)
- $a_{2,3}$ in 5x5 â†’ 1x5+3 = 8th item (å·¦åˆ°å³ï¼Œä¸Šåˆ°ä¸‹)
- 64-bit â†’ è¦å† x8 `slli 3`
![](https://i.imgur.com/NS7iJfq.png)

#### rounding
- extra bits of precision
	- guard & round
		- guard å­˜ç›®æ¨™ä½æ•¸å¾Œ 1st ä½ï¼Œround å­˜ç›®æ¨™ä½æ•¸å¾Œ 2nd ä½ï¼Œthen round with é€™å…©ä½
			- e.g. (round to å°æ•¸é»å¾Œç¬¬äºŒä½) 1.5252 â†’ 1.53 bc $52\in [51,99]$
		- without these 2ï¼Œå‰‡æ°¸é åªä¿ç•™ç›®æ¨™ä½æ•¸
		- ![](https://i.imgur.com/cQfcxqf.png)
	- sticky
		- guard & round bit å³é‚Šæœ‰é 0 ä½æ•¸ â†’ set to 1ï¼Œappend as 3rd bit
		- 0.500000...000001 â†’ 0.501
- ![](https://i.imgur.com/tPo5qeq.png)
	- nearest even
		- tie (å‰›å¥½ä¸€åŠ) â†’ round to even
		- tie æ™‚ round å®Œ last bit çµ•å°æ˜¯ 0
		- ![](https://i.imgur.com/3V7aXS1.png)
- e.g.
	- ![](https://i.imgur.com/4hQyzHm.png)
		- ![](https://i.imgur.com/sRcJ1yX.png)
	- ![](https://i.imgur.com/F0S39OV.png)


## Ch4 Processor
###  CPU
- implementation of the RISC-V subset
	- ![](https://i.imgur.com/QJ7rsrQ.png)
	- ![](https://i.imgur.com/hWQPcIy.png)
		- with multiplexers & control lines

### logic design
- 1 wire 1 bit
- multiple wire â†’ bus
- ![](https://i.imgur.com/oJx3GwW.png)