<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected</li><li class="info_message">Info (119006): Selected device EP4CGX150DF31C7 for design &quot;master_example&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="warning_message">Warning (15564): Compensate clock of PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|pll7&quot; has been set to clock1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li><li class="info_message">Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device EP4CGX150DF31I7 is compatible</li><li class="info_message">Info (176445): Device EP4CGX150DF31I7AD is compatible</li><li class="info_message">Info (176445): Device EP4CGX110DF31C7 is compatible</li><li class="info_message">Info (176445): Device EP4CGX110DF31I7 is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 4 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A3</li><li class="info_message">Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9</li><li class="info_message">Info (169125): Pin ~ALTERA_NCSO~ is reserved at location B4</li><li class="info_message">Info (169125): Pin ~ALTERA_DCLK~ is reserved at location B3</li></ul></li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="info_message">Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.</li><li class="warning_message">Warning (176674): Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.<ul><li class="warning_message">Warning (176118): Pin &quot;PCIE_TX_P&quot; is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin &quot;PCIE_TX_P(n)&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="warning_message">Warning (176118): Pin &quot;PCIE_RX_P&quot; is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin &quot;PCIE_RX_P(n)&quot; File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li></ul></li><li class="warning_message">Warning (167036): Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)<ul><li class="warning_message">Warning (167037): Pin PCIE_RX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="warning_message">Warning (167037): Pin PCIE_RX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin</li><li class="warning_message">Warning (167037): Pin PCIE_TX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="warning_message">Warning (167037): Pin PCIE_TX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin</li></ul></li><li class="critical_warning_message">Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 197 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.</li><li class="critical_warning_message">Critical Warning (167080): GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be</li><li class="info_message">Info (167065): Input frequency of fixedclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be 125.0 MHz</li><li class="info_message">Info (167066): Clock input frequency of GXB Calibration block atom &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0&quot; must be in the frequency range of 10.0 MHz to 125.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 362</li><li class="info_message">Info (167067): Input frequency of dpclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be in the frequency range of 37.5 MHz to 50.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 449</li><li class="info_message">Info (167012): GXB Quad Optimizer operation is complete</li><li class="info_message">Info (167097): Current transceiver placement<ul><li class="info_message">Info (167097): QUAD_SIDE_LEFT<ul><li class="info_message">Info (167097): PCIEHIP_X0_Y16_N5            amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 2456</li><li class="info_message">Info (167097): CALIBRATIONBLOCK_X0_Y1_N5    amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 362</li><li class="info_message">Info (167097): PLL_1                        </li><li class="info_message">Info (167097): PLL_5                        amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|pll1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 36</li><li class="info_message">Info (167097): PLL_6                        </li><li class="info_message">Info (167097): PLL_7                        </li><li class="info_message">Info (167097): PLL_8                        </li><li class="info_message">Info (167097): PLL_2                        </li><li class="info_message">Info (167097): Atoms placed to IOBANK_QL0<ul><li class="info_message">Info (167097): CMU_X0_Y28_N6                amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 449</li><li class="info_message">Info (167097): Regular Channel 0<ul><li class="info_message">Info (167097): PIN_AC2                      PCIE_RX_P File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="info_message">Info (167097): PIN_AC2                      PCIE_RX_P~input File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 81</li><li class="info_message">Info (167097): RXPMA_X0_Y16_N6              amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 706</li><li class="info_message">Info (167097): RXPCS_X0_Y16_N8              amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 596</li><li class="info_message">Info (167097): TXPCS_X0_Y16_N9              amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 800</li><li class="info_message">Info (167097): TXPMA_X0_Y16_N7              amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 859</li><li class="info_message">Info (167097): PIN_AB4                      PCIE_TX_P File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li><li class="info_message">Info (167097): PIN_AB4                      PCIE_TX_P~output File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 82</li></ul></li><li class="info_message">Info (167097): Regular Channel 1<ul><li class="info_message">Info (167097): PIN_AA2                      </li><li class="info_message">Info (167097): PIN_AA2                      </li><li class="info_message">Info (167097): RXPMA_X0_Y22_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y22_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y22_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y22_N7              </li><li class="info_message">Info (167097): PIN_Y4                       </li><li class="info_message">Info (167097): PIN_Y4                       </li></ul></li><li class="info_message">Info (167097): Regular Channel 2<ul><li class="info_message">Info (167097): PIN_W2                       </li><li class="info_message">Info (167097): PIN_W2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y29_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y29_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y29_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y29_N7              </li><li class="info_message">Info (167097): PIN_V4                       </li><li class="info_message">Info (167097): PIN_V4                       </li></ul></li><li class="info_message">Info (167097): Regular Channel 3<ul><li class="info_message">Info (167097): PIN_U2                       </li><li class="info_message">Info (167097): PIN_U2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y35_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y35_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y35_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y35_N7              </li><li class="info_message">Info (167097): PIN_T4                       </li><li class="info_message">Info (167097): PIN_T4                       </li></ul></li></ul></li><li class="info_message">Info (167097): Atoms placed to IOBANK_QL1<ul><li class="info_message">Info (167097): CMU_X0_Y62_N6                </li><li class="info_message">Info (167097): Regular Channel 0<ul><li class="info_message">Info (167097): PIN_R2                       </li><li class="info_message">Info (167097): PIN_R2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y50_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y50_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y50_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y50_N7              </li><li class="info_message">Info (167097): PIN_P4                       </li><li class="info_message">Info (167097): PIN_P4                       </li></ul></li><li class="info_message">Info (167097): Regular Channel 1<ul><li class="info_message">Info (167097): PIN_N2                       </li><li class="info_message">Info (167097): PIN_N2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y56_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y56_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y56_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y56_N7              </li><li class="info_message">Info (167097): PIN_M4                       </li><li class="info_message">Info (167097): PIN_M4                       </li></ul></li><li class="info_message">Info (167097): Regular Channel 2<ul><li class="info_message">Info (167097): PIN_L2                       </li><li class="info_message">Info (167097): PIN_L2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y63_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y63_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y63_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y63_N7              </li><li class="info_message">Info (167097): PIN_K4                       </li><li class="info_message">Info (167097): PIN_K4                       </li></ul></li><li class="info_message">Info (167097): Regular Channel 3<ul><li class="info_message">Info (167097): PIN_J2                       </li><li class="info_message">Info (167097): PIN_J2                       </li><li class="info_message">Info (167097): RXPMA_X0_Y69_N6              </li><li class="info_message">Info (167097): RXPCS_X0_Y69_N8              </li><li class="info_message">Info (167097): TXPCS_X0_Y69_N9              </li><li class="info_message">Info (167097): TXPMA_X0_Y69_N7              </li><li class="info_message">Info (167097): PIN_H4                       </li><li class="info_message">Info (167097): PIN_H4                       </li></ul></li></ul></li></ul></li></ul></li><li class="critical_warning_message">Critical Warning (167080): GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be</li><li class="info_message">Info (167065): Input frequency of fixedclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be 125.0 MHz</li><li class="info_message">Info (167066): Clock input frequency of GXB Calibration block atom &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0&quot; must be in the frequency range of 10.0 MHz to 125.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 362</li><li class="info_message">Info (167067): Input frequency of dpclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be in the frequency range of 37.5 MHz to 50.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 449</li><li class="info_message">Info (15535): Implemented PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|pll1&quot; as MPLL PLL type File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 29<ul><li class="info_message">Info (15099): Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] port File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 29</li><li class="info_message">Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|clk[1] port File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 29</li><li class="info_message">Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|clk[2] port File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf Line: 29</li></ul></li><li class="info_message">Info (15535): Implemented PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|pll7&quot; as MPLL PLL type File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149<ul><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[1] port File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li><li class="info_message">Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[2] port File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li></ul></li><li class="info_message">Info (332164): Evaluating HDL-embedded SDC commands<ul><li class="info_message">Info (332165): Entity dcfifo_h0k1<ul><li class="info_message">Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* </li><li class="info_message">Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* </li></ul></li></ul></li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc&apos;</li><li class="info_message">Info (332104): Reading SDC File: &apos;amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc&apos;</li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14</li><li class="warning_message">Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument &lt;targets&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14<ul><li class="info_message">Info (332050): create_clock -period &quot;100 MHz&quot; -name {refclk_pci_express} {*refclk_export} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 14</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16</li><li class="warning_message">Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument &lt;to&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16<ul><li class="info_message">Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 16</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17</li><li class="warning_message">Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument &lt;to&gt; is not an object ID File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17<ul><li class="info_message">Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 17</li></ul></li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="warning_message">Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc Line: 18</li><li class="info_message">Info (332104): Reading SDC File: &apos;master_example.sdc&apos;</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(4): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 4</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="warning_message">Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5<ul><li class="info_message">Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li></ul></li><li class="warning_message">Warning (332049): Ignored set_clock_groups at master_example.sdc(5): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc Line: 5</li><li class="info_message">Info (332110): Deriving PLL clocks<ul><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[2]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]}</li><li class="info_message">Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]}</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000</li><li class="info_message">Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000</li><li class="info_message">Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000</li></ul></li><li class="info_message">Info (332151): Clock uncertainty is not calculated until you update the timing netlist.</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip</li><li class="info_message">Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit</li></ul></li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements</li><li class="info_message">Info (332111): Found 13 clocks<ul><li class="info_message">Info (332111):   Period   Clock Name</li><li class="info_message">Info (332111): ======== ============</li><li class="info_message">Info (332111):   20.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</li><li class="info_message">Info (332111):   40.000 amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</li><li class="info_message">Info (332111):    0.800 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]</li><li class="info_message">Info (332111):    4.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]</li><li class="info_message">Info (332111):    4.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]</li><li class="info_message">Info (332111):    0.800 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk</li><li class="info_message">Info (332111):    4.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout</li><li class="info_message">Info (332111):    4.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout</li><li class="info_message">Info (332111):    4.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout</li><li class="info_message">Info (332111):    8.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</li><li class="info_message">Info (332111):    8.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0</li><li class="info_message">Info (332111):   20.000   clock_50_1</li><li class="info_message">Info (332111):   10.000 pcie_ref_clk</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[1] (placed in counter C0 of PLL_1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 186<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_1) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 186<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|core_clk_out  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v Line: 2456<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 52<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node DRAM_CLK~output File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 70</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v Line: 455<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v Line: 2726<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 62<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 62<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_rnw~2 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 213</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n~0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 210</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n~1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 210</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 354</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 354</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v Line: 354</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 62<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 62<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|state[0] File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 83</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers~0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 50</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[28][31]~1 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[26][0]~2 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[24][12]~3 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[30][11]~4 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[21][19]~5 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[19][9]~6 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[17][4]~7 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module|csr_registers[23][12]~8 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv Line: 61</li><li class="info_message">Info (176358): Non-global destination nodes limited to 10 nodes</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v Line: 81<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|merged_reset~0  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v Line: 134<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn  File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v Line: 213<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|merged_reset~0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v Line: 134</li><li class="info_message">Info (176357): Destination node amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v Line: 75</li></ul></li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="warning_message">Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments<ul><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Enable Register=ON&quot; to &quot;oe&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[9]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[8]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[7]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[6]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[5]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[4]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[3]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[31]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[30]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[2]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[29]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[28]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[27]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[26]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[25]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[24]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[23]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[22]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[21]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[20]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[1]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[19]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[18]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[17]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[16]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[15]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[14]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[13]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[12]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[11]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[10]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_data[0]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[2]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[1]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li><li class="info_message">Info (176252): Wildcard assignment &quot;Fast Output Register=ON&quot; to &quot;m_cmd[0]&quot; matches multiple destination nodes -- some destinations are not valid targets for this assignment</li></ul></li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176218): Packed 64 registers into blocks of type EC</li><li class="extra_info_message">Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer</li><li class="extra_info_message">Extra Info (176218): Packed 86 registers into blocks of type I/O Output Buffer</li><li class="extra_info_message">Extra Info (176220): Created 66 register duplicates</li></ul></li><li class="critical_warning_message">Critical Warning (167080): GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be</li><li class="info_message">Info (167065): Input frequency of fixedclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be 125.0 MHz</li><li class="info_message">Info (167066): Clock input frequency of GXB Calibration block atom &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0&quot; must be in the frequency range of 10.0 MHz to 125.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 362</li><li class="info_message">Info (167067): Input frequency of dpclk for the GXB Central Control Unit &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0&quot; must be in the frequency range of 37.5 MHz to 50.0 MHz File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v Line: 449</li><li class="critical_warning_message">Critical Warning (167080): GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be</li><li class="warning_message">Warning (15064): PLL &quot;amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1|pll7&quot; output port clk[2] feeds output pin &quot;VGA_CLK~output&quot; via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v Line: 149</li><li class="warning_message">Warning (15705): Ignored locations or region assignments to the following nodes<ul><li class="warning_message">Warning (15706): Node &quot;CLOCK2_50&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;CLOCK3_50&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;DRAM_ADDR[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;EEP_I2C_SCLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;EEP_I2C_SDAT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_GTX_CLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_INT_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_LINK100&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_MDC&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_MDIO&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RST_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_CLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_COL&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_CRS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_DATA[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_DATA[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_DATA[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_DATA[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_DV&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_RX_ER&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_CLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_DATA[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_DATA[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_DATA[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_DATA[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_EN&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;ENET_TX_ER&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_CE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_OE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_RESET_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_RY&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_WE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FL_WP_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[17]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[18]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[19]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[20]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[21]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[22]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[23]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[24]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[25]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[26]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_ADDR[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[17]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[18]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[19]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[20]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[21]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[22]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[23]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[24]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[25]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[26]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[27]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[28]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[29]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[30]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[31]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;FS_DQ[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[17]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[18]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[19]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[20]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[21]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[22]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[23]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[24]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[25]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[26]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[27]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[28]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[29]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[30]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[31]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[32]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[33]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[34]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[35]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;GPIO[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;G_SENSOR_INT1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;G_SENSOR_SCLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;G_SENSOR_SDAT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKIN0&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKIN_N1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKIN_N2&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKIN_P1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKIN_P2&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKOUT0&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKOUT_N1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKOUT_N2&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKOUT_P1&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_CLKOUT_P2&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_D[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_D[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_D[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_D[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_I2C_SCLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_I2C_SDAT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_N[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_RX_D_P[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_N[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[10]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[11]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[12]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[13]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[14]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[15]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[16]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[8]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;HSMC_TX_D_P[9]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;I2C_SCLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;I2C_SDAT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;IRDA_RXD&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_DATA[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_EN&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_ON&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_RS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;LCD_RW&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_CLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_CMD&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_DAT[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_DAT[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_DAT[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_DAT[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SD_WP_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SMA_CLKIN&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SMA_CLKOUT&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM0_CE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM1_CE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_ADSC_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_ADSP_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_ADV_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_BE[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_BE[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_BE[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_BE[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_CLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_GW_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_OE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;SSRAM_WE_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_CLK27&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[0]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[1]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[2]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[3]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[4]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[5]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[6]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_DATA[7]&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_HS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_RESET_N&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;TD_VS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;UART_CTS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;UART_RTS&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;UART_RXD&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;UART_TXD&quot; is assigned to location or region, but does not exist in design</li></ul></li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:28</li><li class="info_message">Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:01:17</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 3% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X35_Y23 to location X46_Y33</li></ul></li><li class="info_message">Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info (170201): Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:39</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 43.46 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:12</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results<ul><li class="info_message">Info (169065): Pin FAN_CTRL has a permanently enabled output enable File: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv Line: 77</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.fit.smsg</li><li class="info_message">Info: Quartus Prime Fitter was successful. 0 errors, 307 warnings<ul><li class="info_message">Info: Peak virtual memory: 1840 megabytes</li><li class="info_message">Info: Processing ended: Sun Apr 17 21:53:07 2016</li><li class="info_message">Info: Elapsed time: 00:03:26</li><li class="info_message">Info: Total CPU time (on all processors): 00:04:33</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
