{"design__instance__count": 7446, "design__instance__area": 395673, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 98, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 12, "power__internal__total": 0.0017803807277232409, "power__switching__total": 0.00022373189858626574, "power__leakage__total": 3.810416819760576e-05, "power__total": 0.0020422167144715786, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.256555, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.256555, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.395437, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.021807, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.395437, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.61658, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 173, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.139283, "clock__skew__worst_setup": -0.439466, "timing__hold__ws": 0.134139, "timing__setup__ws": 1.647253, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.134139, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.44433, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7444, "design__instance__area__stdcell": 14247.4, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436603, "design__instance__utilization__stdcell": 0.0271469, "floorplan__design__io": 148, "design__io__hpwl": 41789932, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 77399.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 39, "antenna__violating__nets": 18, "antenna__violating__pins": 18, "route__antenna_violation__count": 18, "route__net": 813, "route__net__special": 2, "route__drc_errors__iter:1": 247, "route__wirelength__iter:1": 95690, "route__drc_errors__iter:2": 123, "route__wirelength__iter:2": 95599, "route__drc_errors__iter:3": 97, "route__wirelength__iter:3": 95617, "route__drc_errors__iter:4": 9, "route__wirelength__iter:4": 95593, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 95587, "route__drc_errors": 0, "route__wirelength": 95587, "route__vias": 4094, "route__vias__singlecut": 4094, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1796.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 148, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.41809, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.41809, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.056693, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.842089, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.056693, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.482111, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 33, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.146963, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.146963, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.142116, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.614556, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.142116, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.7409, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 62, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.243646, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.243646, "timing__hold__ws__corner:min_tt_025C_1v80": 0.383381, "timing__setup__ws__corner:min_tt_025C_1v80": 4.232618, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.383381, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.685309, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 130, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.389309, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.389309, "timing__hold__ws__corner:min_ss_100C_1v60": 1.034775, "timing__setup__ws__corner:min_ss_100C_1v60": 2.12931, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.034775, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.59764, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 10, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.149142, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.149142, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.134139, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.799406, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.134139, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.850612, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 105, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 14, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.258862, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.258862, "timing__hold__ws__corner:max_tt_025C_1v80": 0.400864, "timing__setup__ws__corner:max_tt_025C_1v80": 3.855908, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.400864, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.587233, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 173, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.439466, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.439466, "timing__hold__ws__corner:max_ss_100C_1v60": 1.066108, "timing__setup__ws__corner:max_ss_100C_1v60": 1.647253, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.066108, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.44433, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 14, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.139283, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.139283, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.145926, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.452917, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.145926, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.650325, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79969, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 2.96163e-06, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.00031314, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00031204, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.95054e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.00031204, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.96e-06, "ir__drop__worst": 0.000313, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}