#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APPs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\va_math.vpi";
S_0000020d227f3a10 .scope module, "ADD" "ADD" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0000020d227f3d78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020d227f18e0_0 .net "a", 31 0, o0000020d227f3d78;  0 drivers
o0000020d227f3da8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020d227f0c60_0 .net "b", 31 0, o0000020d227f3da8;  0 drivers
v0000020d227eff40_0 .net "sum", 31 0, L_0000020d22c65c90;  1 drivers
L_0000020d22c65c90 .arith/sum 32, o0000020d227f3d78, o0000020d227f3da8;
S_0000020d227bace0 .scope module, "t" "t" 3 61;
 .timescale 0 0;
v0000020d22c646b0_0 .var "clock", 0 0;
S_0000020d227bae70 .scope module, "cpu" "main" 3 64, 3 19 0, S_0000020d227bace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
v0000020d2283b630_0 .net "ALUOp", 1 0, v0000020d227f1200_0;  1 drivers
v0000020d2283ae10_0 .net "ALUSrcA", 0 0, v0000020d227f0bc0_0;  1 drivers
v0000020d2283b770_0 .net "ALUSrcB", 1 0, v0000020d227f12a0_0;  1 drivers
v0000020d2283b1d0_0 .net "AO", 0 0, L_0000020d227db8e0;  1 drivers
v0000020d2283a730_0 .net "AQ", 31 0, v0000020d227f0940_0;  1 drivers
v0000020d2283b4f0_0 .net "Addr", 31 0, v0000020d22838390_0;  1 drivers
v0000020d2283b8b0_0 .net "AluA", 31 0, v0000020d22838bb0_0;  1 drivers
v0000020d2283b950_0 .net "AluB", 31 0, v0000020d228381b0_0;  1 drivers
v0000020d2283b9f0_0 .net "AluC", 31 0, v0000020d227f09e0_0;  1 drivers
v0000020d2283bbd0_0 .net "AluCtrl", 2 0, v0000020d227f0260_0;  1 drivers
v0000020d2283bd10_0 .net "AluOut", 31 0, v0000020d227f0ee0_0;  1 drivers
v0000020d22839e70_0 .net "AluZ", 0 0, v0000020d227f1660_0;  1 drivers
v0000020d2283a690_0 .net "Bqwd", 31 0, v0000020d227f13e0_0;  1 drivers
v0000020d2283aaf0_0 .net "Clock", 0 0, v0000020d22c646b0_0;  1 drivers
v0000020d22839f10_0 .net "IRWr", 0 0, v0000020d227f1480_0;  1 drivers
v0000020d2283a910_0 .net "Inst", 31 0, v0000020d22837710_0;  1 drivers
v0000020d2283a0f0_0 .net "IorD", 0 0, v0000020d227f0440_0;  1 drivers
v0000020d2283a230_0 .net "MdrQ", 31 0, v0000020d22838250_0;  1 drivers
v0000020d2283ac30_0 .net "MemRd", 0 0, v0000020d227f17a0_0;  1 drivers
v0000020d2283a370_0 .net "MemWr", 0 0, v0000020d227f0800_0;  1 drivers
v0000020d2283a4b0_0 .net "MemtoReg", 0 0, v0000020d227efae0_0;  1 drivers
v0000020d2283a9b0_0 .net "Mux2", 31 0, L_0000020d22c65d30;  1 drivers
v0000020d2283a550_0 .net "MuxB", 31 0, L_0000020d22c64390;  1 drivers
v0000020d2283aa50_0 .net "PCSrc", 1 0, v0000020d227efc20_0;  1 drivers
v0000020d22c65970_0 .net "PCWr", 0 0, v0000020d227f04e0_0;  1 drivers
v0000020d22c64070_0 .net "PCWrCond", 0 0, v0000020d227efcc0_0;  1 drivers
v0000020d22c64c50_0 .net "PcD", 31 0, v0000020d22837170_0;  1 drivers
v0000020d22c65ab0_0 .net "PcQ", 31 0, v0000020d22838070_0;  1 drivers
v0000020d22c64570_0 .net "PcW", 0 0, L_0000020d227dc1a0;  1 drivers
v0000020d22c64cf0_0 .net "Rd", 31 0, v0000020d228378f0_0;  1 drivers
v0000020d22c656f0_0 .net "Rd1", 31 0, v0000020d2283a5f0_0;  1 drivers
v0000020d22c642f0_0 .net "Rd2", 31 0, v0000020d2283ab90_0;  1 drivers
v0000020d22c65470_0 .net "RegDst", 0 0, v0000020d227e95f0_0;  1 drivers
v0000020d22c65650_0 .net "RegWr", 0 0, v0000020d22838610_0;  1 drivers
v0000020d22c65a10_0 .net "ShlOut", 27 0, L_0000020d22c65510;  1 drivers
v0000020d22c641b0_0 .net "Sig32", 31 0, L_0000020d22c64ed0;  1 drivers
v0000020d22c65b50_0 .net "WR", 31 0, v0000020d228370d0_0;  1 drivers
v0000020d22c655b0_0 .net "Wd", 31 0, v0000020d22838b10_0;  1 drivers
v0000020d22c65330_0 .net *"_ivl_1", 3 0, L_0000020d22c64f70;  1 drivers
v0000020d22c65790_0 .net *"_ivl_15", 25 0, L_0000020d22c64250;  1 drivers
L_0000020d22c66080 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020d22c65830_0 .net *"_ivl_19", 5 0, L_0000020d22c66080;  1 drivers
v0000020d22c658d0_0 .net *"_ivl_24", 4 0, L_0000020d22c650b0;  1 drivers
L_0000020d22c66110 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d22c65bf0_0 .net *"_ivl_28", 26 0, L_0000020d22c66110;  1 drivers
v0000020d22c64e30_0 .net *"_ivl_31", 4 0, L_0000020d22c64430;  1 drivers
L_0000020d22c66158 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d22c64bb0_0 .net *"_ivl_35", 26 0, L_0000020d22c66158;  1 drivers
L_0000020d22c64f70 .part v0000020d22838070_0, 28, 4;
L_0000020d22c65d30 .concat [ 28 4 0 0], L_0000020d22c65510, L_0000020d22c64f70;
L_0000020d22c65dd0 .part v0000020d22837710_0, 21, 5;
L_0000020d22c65e70 .part v0000020d22837710_0, 16, 5;
L_0000020d22c64d90 .part v0000020d228370d0_0, 0, 5;
L_0000020d22c65f10 .part v0000020d22837710_0, 0, 6;
L_0000020d22c649d0 .part v0000020d22837710_0, 26, 6;
L_0000020d22c64250 .part v0000020d22837710_0, 0, 26;
L_0000020d22c653d0 .concat [ 26 6 0 0], L_0000020d22c64250, L_0000020d22c66080;
L_0000020d22c65510 .part L_0000020d22c64110, 0, 28;
L_0000020d22c650b0 .part v0000020d22837710_0, 16, 5;
L_0000020d22c65010 .concat [ 5 27 0 0], L_0000020d22c650b0, L_0000020d22c66110;
L_0000020d22c64430 .part v0000020d22837710_0, 11, 5;
L_0000020d22c644d0 .concat [ 5 27 0 0], L_0000020d22c64430, L_0000020d22c66158;
L_0000020d22c64610 .part v0000020d22837710_0, 0, 16;
S_0000020d227b7a90 .scope module, "A" "TSR" 3 50, 4 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020d227e3810 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020d227f1160_0 .net "D", 31 0, v0000020d2283a5f0_0;  alias, 1 drivers
v0000020d227f0940_0 .var "Q", 31 0;
v0000020d227f1520_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
E_0000020d227e3890 .event posedge, v0000020d227f1520_0;
S_0000020d227b7c20 .scope module, "ALUOut" "TSR" 3 53, 4 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020d227e3ad0 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020d227f10c0_0 .net "D", 31 0, v0000020d227f09e0_0;  alias, 1 drivers
v0000020d227f0ee0_0 .var "Q", 31 0;
v0000020d227effe0_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
S_0000020d227b7560 .scope module, "Alu" "ALU" 3 37, 5 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020d227e3390 .param/l "width" 0 5 6, +C4<00000000000000000000000000100000>;
v0000020d227f0080_0 .net "a", 31 0, v0000020d22838bb0_0;  alias, 1 drivers
v0000020d227f0e40_0 .net "b", 31 0, v0000020d228381b0_0;  alias, 1 drivers
v0000020d227f0620_0 .net "ctrl", 2 0, v0000020d227f0260_0;  alias, 1 drivers
v0000020d227f09e0_0 .var "out", 31 0;
v0000020d227f1660_0 .var "zero", 0 0;
E_0000020d227e35d0 .event anyedge, v0000020d227f0620_0, v0000020d227f0e40_0, v0000020d227f0080_0;
S_0000020d227b76f0 .scope module, "Alucu" "ALUCU" 3 38, 6 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "ctrl";
v0000020d227f1700_0 .net "aluop", 1 0, v0000020d227f1200_0;  alias, 1 drivers
v0000020d227f0260_0 .var "ctrl", 2 0;
v0000020d227f1020_0 .net "inst", 5 0, L_0000020d22c65f10;  1 drivers
E_0000020d227e3e10 .event anyedge, v0000020d227f1700_0, v0000020d227f1020_0;
S_0000020d227ae760 .scope module, "And" "AND" 3 55, 7 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "br";
    .port_info 1 /INPUT 1 "aluz";
    .port_info 2 /OUTPUT 1 "mc";
L_0000020d227db8e0 .functor AND 1, v0000020d227efcc0_0, v0000020d227f1660_0, C4<1>, C4<1>;
v0000020d227efa40_0 .net "aluz", 0 0, v0000020d227f1660_0;  alias, 1 drivers
v0000020d227f0b20_0 .net "br", 0 0, v0000020d227efcc0_0;  alias, 1 drivers
v0000020d227f0300_0 .net "mc", 0 0, L_0000020d227db8e0;  alias, 1 drivers
S_0000020d227ae8f0 .scope module, "B" "TSR" 3 51, 4 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020d227e3b50 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020d227f0580_0 .net "D", 31 0, v0000020d2283ab90_0;  alias, 1 drivers
v0000020d227f13e0_0 .var "Q", 31 0;
v0000020d227f06c0_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
S_0000020d227ac9c0 .scope module, "Cu" "CU" 3 39, 8 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "regwr";
    .port_info 2 /OUTPUT 1 "memrd";
    .port_info 3 /OUTPUT 1 "memwr";
    .port_info 4 /OUTPUT 1 "regdst";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "irwr";
    .port_info 7 /OUTPUT 1 "iord";
    .port_info 8 /OUTPUT 1 "pcwr";
    .port_info 9 /OUTPUT 1 "pcwrcond";
    .port_info 10 /OUTPUT 1 "alusrca";
    .port_info 11 /OUTPUT 2 "pcsrc";
    .port_info 12 /OUTPUT 2 "aluop";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /INPUT 6 "opcode";
v0000020d227f1200_0 .var "aluop", 1 0;
v0000020d227f0bc0_0 .var "alusrca", 0 0;
v0000020d227f12a0_0 .var "alusrcb", 1 0;
v0000020d227f1340_0 .net "clock", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
v0000020d227f0440_0 .var "iord", 0 0;
v0000020d227f1480_0 .var "irwr", 0 0;
v0000020d227f17a0_0 .var "memrd", 0 0;
v0000020d227efae0_0 .var "memtoreg", 0 0;
v0000020d227f0800_0 .var "memwr", 0 0;
v0000020d227efb80_0 .net "opcode", 5 0, L_0000020d22c649d0;  1 drivers
v0000020d227efc20_0 .var "pcsrc", 1 0;
v0000020d227f04e0_0 .var "pcwr", 0 0;
v0000020d227efcc0_0 .var "pcwrcond", 0 0;
v0000020d227e95f0_0 .var "regdst", 0 0;
v0000020d22838610_0 .var "regwr", 0 0;
v0000020d228373f0_0 .var "stage", 31 0;
v0000020d22837a30_0 .var "stage1", 31 0;
v0000020d228375d0_0 .var "stage2", 31 0;
S_0000020d227acb50 .scope module, "Im" "IM" 3 35, 9 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v0000020d22838110 .array "Rom", 0 31, 31 0;
v0000020d228382f0_0 .net "addr", 31 0, v0000020d22838390_0;  alias, 1 drivers
v0000020d22836ef0_0 .net "r", 0 0, v0000020d227f17a0_0;  alias, 1 drivers
v0000020d228378f0_0 .var "rd", 31 0;
v0000020d22837f30_0 .net "w", 0 0, v0000020d227f0800_0;  alias, 1 drivers
v0000020d22837670_0 .net "wd", 31 0, v0000020d227f13e0_0;  alias, 1 drivers
E_0000020d227e3b90 .event anyedge, v0000020d227f0800_0, v0000020d227f13e0_0, v0000020d228382f0_0;
v0000020d22838110_0 .array/port v0000020d22838110, 0;
v0000020d22838110_1 .array/port v0000020d22838110, 1;
E_0000020d227e3bd0/0 .event anyedge, v0000020d227f17a0_0, v0000020d228382f0_0, v0000020d22838110_0, v0000020d22838110_1;
v0000020d22838110_2 .array/port v0000020d22838110, 2;
v0000020d22838110_3 .array/port v0000020d22838110, 3;
v0000020d22838110_4 .array/port v0000020d22838110, 4;
v0000020d22838110_5 .array/port v0000020d22838110, 5;
E_0000020d227e3bd0/1 .event anyedge, v0000020d22838110_2, v0000020d22838110_3, v0000020d22838110_4, v0000020d22838110_5;
v0000020d22838110_6 .array/port v0000020d22838110, 6;
v0000020d22838110_7 .array/port v0000020d22838110, 7;
v0000020d22838110_8 .array/port v0000020d22838110, 8;
v0000020d22838110_9 .array/port v0000020d22838110, 9;
E_0000020d227e3bd0/2 .event anyedge, v0000020d22838110_6, v0000020d22838110_7, v0000020d22838110_8, v0000020d22838110_9;
v0000020d22838110_10 .array/port v0000020d22838110, 10;
v0000020d22838110_11 .array/port v0000020d22838110, 11;
v0000020d22838110_12 .array/port v0000020d22838110, 12;
v0000020d22838110_13 .array/port v0000020d22838110, 13;
E_0000020d227e3bd0/3 .event anyedge, v0000020d22838110_10, v0000020d22838110_11, v0000020d22838110_12, v0000020d22838110_13;
v0000020d22838110_14 .array/port v0000020d22838110, 14;
v0000020d22838110_15 .array/port v0000020d22838110, 15;
v0000020d22838110_16 .array/port v0000020d22838110, 16;
v0000020d22838110_17 .array/port v0000020d22838110, 17;
E_0000020d227e3bd0/4 .event anyedge, v0000020d22838110_14, v0000020d22838110_15, v0000020d22838110_16, v0000020d22838110_17;
v0000020d22838110_18 .array/port v0000020d22838110, 18;
v0000020d22838110_19 .array/port v0000020d22838110, 19;
v0000020d22838110_20 .array/port v0000020d22838110, 20;
v0000020d22838110_21 .array/port v0000020d22838110, 21;
E_0000020d227e3bd0/5 .event anyedge, v0000020d22838110_18, v0000020d22838110_19, v0000020d22838110_20, v0000020d22838110_21;
v0000020d22838110_22 .array/port v0000020d22838110, 22;
v0000020d22838110_23 .array/port v0000020d22838110, 23;
v0000020d22838110_24 .array/port v0000020d22838110, 24;
v0000020d22838110_25 .array/port v0000020d22838110, 25;
E_0000020d227e3bd0/6 .event anyedge, v0000020d22838110_22, v0000020d22838110_23, v0000020d22838110_24, v0000020d22838110_25;
v0000020d22838110_26 .array/port v0000020d22838110, 26;
v0000020d22838110_27 .array/port v0000020d22838110, 27;
v0000020d22838110_28 .array/port v0000020d22838110, 28;
v0000020d22838110_29 .array/port v0000020d22838110, 29;
E_0000020d227e3bd0/7 .event anyedge, v0000020d22838110_26, v0000020d22838110_27, v0000020d22838110_28, v0000020d22838110_29;
v0000020d22838110_30 .array/port v0000020d22838110, 30;
v0000020d22838110_31 .array/port v0000020d22838110, 31;
E_0000020d227e3bd0/8 .event anyedge, v0000020d22838110_30, v0000020d22838110_31;
E_0000020d227e3bd0 .event/or E_0000020d227e3bd0/0, E_0000020d227e3bd0/1, E_0000020d227e3bd0/2, E_0000020d227e3bd0/3, E_0000020d227e3bd0/4, E_0000020d227e3bd0/5, E_0000020d227e3bd0/6, E_0000020d227e3bd0/7, E_0000020d227e3bd0/8;
S_0000020d227ac490 .scope module, "Ir" "IR" 3 34, 10 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "inst";
v0000020d228387f0_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
v0000020d22837e90_0 .net "d", 31 0, v0000020d228378f0_0;  alias, 1 drivers
v0000020d22837710_0 .var "inst", 31 0;
v0000020d22838a70_0 .net "w", 0 0, v0000020d227f1480_0;  alias, 1 drivers
S_0000020d227ac620 .scope module, "MDR" "TSR" 3 52, 4 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_0000020d227e3cd0 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v0000020d22837cb0_0 .net "D", 31 0, v0000020d228378f0_0;  alias, 1 drivers
v0000020d22838250_0 .var "Q", 31 0;
v0000020d22838570_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
S_0000020d227a2120 .scope module, "Muxfour" "MUXFOUR" 3 48, 11 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 32 "I3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /OUTPUT 32 "out";
P_0000020d227e3f10 .param/l "width" 0 11 2, +C4<00000000000000000000000000100000>;
v0000020d228386b0_0 .net "I0", 31 0, v0000020d227f13e0_0;  alias, 1 drivers
L_0000020d22c661a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020d228377b0_0 .net "I1", 31 0, L_0000020d22c661a0;  1 drivers
v0000020d22837850_0 .net "I2", 31 0, L_0000020d22c64ed0;  alias, 1 drivers
v0000020d22838430_0 .net "I3", 31 0, L_0000020d22c64390;  alias, 1 drivers
v0000020d22837df0_0 .net "ctrl", 1 0, v0000020d227f12a0_0;  alias, 1 drivers
v0000020d228381b0_0 .var "out", 31 0;
E_0000020d227e4010 .event anyedge, v0000020d227f12a0_0, v0000020d22837850_0, v0000020d228377b0_0, v0000020d227f13e0_0;
S_0000020d227a22b0 .scope module, "Muxthree" "MUXTHREE" 3 47, 12 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /OUTPUT 32 "out";
P_0000020d227e3fd0 .param/l "width" 0 12 2, +C4<00000000000000000000000000100000>;
v0000020d22838750_0 .net "I0", 31 0, v0000020d227f09e0_0;  alias, 1 drivers
v0000020d22837ad0_0 .net "I1", 31 0, v0000020d227f0ee0_0;  alias, 1 drivers
v0000020d22838930_0 .net "I2", 31 0, L_0000020d22c65d30;  alias, 1 drivers
v0000020d228384d0_0 .net "ctrl", 1 0, v0000020d227efc20_0;  alias, 1 drivers
v0000020d22837170_0 .var "out", 31 0;
E_0000020d227e4090 .event anyedge, v0000020d227efc20_0, v0000020d22838930_0, v0000020d227f0ee0_0, v0000020d227f10c0_0;
S_0000020d227a3e40 .scope module, "Muxtwo1" "MUXTWO" 3 43, 13 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d227e31d0 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020d22837990_0 .net "I0", 31 0, v0000020d22838070_0;  alias, 1 drivers
v0000020d22838890_0 .net "I1", 31 0, v0000020d227f0ee0_0;  alias, 1 drivers
v0000020d22837c10_0 .net "ctrl", 0 0, v0000020d227f0440_0;  alias, 1 drivers
v0000020d22838390_0 .var "out", 31 0;
E_0000020d227e4d90 .event anyedge, v0000020d227f0440_0, v0000020d227f0ee0_0, v0000020d22837990_0;
S_0000020d227a3fd0 .scope module, "Muxtwo2" "MUXTWO" 3 44, 13 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d227e4890 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020d22836e50_0 .net "I0", 31 0, L_0000020d22c65010;  1 drivers
v0000020d228389d0_0 .net "I1", 31 0, L_0000020d22c644d0;  1 drivers
v0000020d22837d50_0 .net "ctrl", 0 0, v0000020d227e95f0_0;  alias, 1 drivers
v0000020d228370d0_0 .var "out", 31 0;
E_0000020d227e4d10 .event anyedge, v0000020d227e95f0_0, v0000020d228389d0_0, v0000020d22836e50_0;
S_0000020d228394a0 .scope module, "Muxtwo3" "MUXTWO" 3 45, 13 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d227e4c50 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020d22837210_0 .net "I0", 31 0, v0000020d227f0ee0_0;  alias, 1 drivers
v0000020d22838c50_0 .net "I1", 31 0, v0000020d22838250_0;  alias, 1 drivers
v0000020d22837fd0_0 .net "ctrl", 0 0, v0000020d227efae0_0;  alias, 1 drivers
v0000020d22838b10_0 .var "out", 31 0;
E_0000020d227e4390 .event anyedge, v0000020d227efae0_0, v0000020d22838250_0, v0000020d227f0ee0_0;
S_0000020d22839ae0 .scope module, "Muxtwo4" "MUXTWO" 3 46, 13 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_0000020d227e4a90 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v0000020d228372b0_0 .net "I0", 31 0, v0000020d22838070_0;  alias, 1 drivers
v0000020d22837490_0 .net "I1", 31 0, v0000020d227f0940_0;  alias, 1 drivers
v0000020d22837b70_0 .net "ctrl", 0 0, v0000020d227f0bc0_0;  alias, 1 drivers
v0000020d22838bb0_0 .var "out", 31 0;
E_0000020d227e43d0 .event anyedge, v0000020d227f0bc0_0, v0000020d227f0940_0, v0000020d22837990_0;
S_0000020d22839630 .scope module, "Or" "OR" 3 56, 14 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oa";
    .port_info 1 /INPUT 1 "ob";
    .port_info 2 /OUTPUT 1 "oc";
L_0000020d227dc1a0 .functor OR 1, v0000020d227f04e0_0, L_0000020d227db8e0, C4<0>, C4<0>;
v0000020d22838cf0_0 .net "oa", 0 0, v0000020d227f04e0_0;  alias, 1 drivers
v0000020d22836f90_0 .net "ob", 0 0, L_0000020d227db8e0;  alias, 1 drivers
v0000020d22837030_0 .net "oc", 0 0, L_0000020d227dc1a0;  alias, 1 drivers
S_0000020d22839c70 .scope module, "Pc" "PC" 3 33, 15 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0000020d22837530_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
v0000020d22837350_0 .net "d", 31 0, v0000020d22837170_0;  alias, 1 drivers
v0000020d22838070_0 .var "q", 31 0;
v0000020d2283af50_0 .var "tmp", 31 0;
v0000020d2283acd0_0 .net "w", 0 0, L_0000020d227dc1a0;  alias, 1 drivers
E_0000020d227e4490 .event anyedge, v0000020d22837170_0;
S_0000020d22838e60 .scope module, "Rf" "RF" 3 36, 16 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wd";
    .port_info 1 /INPUT 5 "rr1";
    .port_info 2 /INPUT 5 "rr2";
    .port_info 3 /INPUT 5 "wr";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "w";
v0000020d2283a7d0_0 .var "RD1", 31 0;
v0000020d2283b6d0_0 .var "RD2", 31 0;
v0000020d2283b270 .array "RFReg", 0 31, 31 0;
v0000020d2283aff0_0 .net "clk", 0 0, v0000020d22c646b0_0;  alias, 1 drivers
v0000020d2283aeb0_0 .var "i", 4 0;
v0000020d2283a5f0_0 .var "rd1", 31 0;
v0000020d2283ab90_0 .var "rd2", 31 0;
v0000020d2283ad70_0 .net "rr1", 4 0, L_0000020d22c65dd0;  1 drivers
v0000020d2283b310_0 .net "rr2", 4 0, L_0000020d22c65e70;  1 drivers
v0000020d2283bc70_0 .var "show", 31 0;
v0000020d2283a190_0 .net "w", 0 0, v0000020d22838610_0;  alias, 1 drivers
v0000020d22839fb0_0 .net "wd", 31 0, v0000020d22838b10_0;  alias, 1 drivers
v0000020d2283a870_0 .net "wr", 4 0, L_0000020d22c64d90;  1 drivers
v0000020d2283b270_0 .array/port v0000020d2283b270, 0;
v0000020d2283b270_1 .array/port v0000020d2283b270, 1;
v0000020d2283b270_2 .array/port v0000020d2283b270, 2;
E_0000020d227e48d0/0 .event anyedge, v0000020d2283ad70_0, v0000020d2283b270_0, v0000020d2283b270_1, v0000020d2283b270_2;
v0000020d2283b270_3 .array/port v0000020d2283b270, 3;
v0000020d2283b270_4 .array/port v0000020d2283b270, 4;
v0000020d2283b270_5 .array/port v0000020d2283b270, 5;
v0000020d2283b270_6 .array/port v0000020d2283b270, 6;
E_0000020d227e48d0/1 .event anyedge, v0000020d2283b270_3, v0000020d2283b270_4, v0000020d2283b270_5, v0000020d2283b270_6;
v0000020d2283b270_7 .array/port v0000020d2283b270, 7;
v0000020d2283b270_8 .array/port v0000020d2283b270, 8;
v0000020d2283b270_9 .array/port v0000020d2283b270, 9;
v0000020d2283b270_10 .array/port v0000020d2283b270, 10;
E_0000020d227e48d0/2 .event anyedge, v0000020d2283b270_7, v0000020d2283b270_8, v0000020d2283b270_9, v0000020d2283b270_10;
v0000020d2283b270_11 .array/port v0000020d2283b270, 11;
v0000020d2283b270_12 .array/port v0000020d2283b270, 12;
v0000020d2283b270_13 .array/port v0000020d2283b270, 13;
v0000020d2283b270_14 .array/port v0000020d2283b270, 14;
E_0000020d227e48d0/3 .event anyedge, v0000020d2283b270_11, v0000020d2283b270_12, v0000020d2283b270_13, v0000020d2283b270_14;
v0000020d2283b270_15 .array/port v0000020d2283b270, 15;
v0000020d2283b270_16 .array/port v0000020d2283b270, 16;
v0000020d2283b270_17 .array/port v0000020d2283b270, 17;
v0000020d2283b270_18 .array/port v0000020d2283b270, 18;
E_0000020d227e48d0/4 .event anyedge, v0000020d2283b270_15, v0000020d2283b270_16, v0000020d2283b270_17, v0000020d2283b270_18;
v0000020d2283b270_19 .array/port v0000020d2283b270, 19;
v0000020d2283b270_20 .array/port v0000020d2283b270, 20;
v0000020d2283b270_21 .array/port v0000020d2283b270, 21;
v0000020d2283b270_22 .array/port v0000020d2283b270, 22;
E_0000020d227e48d0/5 .event anyedge, v0000020d2283b270_19, v0000020d2283b270_20, v0000020d2283b270_21, v0000020d2283b270_22;
v0000020d2283b270_23 .array/port v0000020d2283b270, 23;
v0000020d2283b270_24 .array/port v0000020d2283b270, 24;
v0000020d2283b270_25 .array/port v0000020d2283b270, 25;
v0000020d2283b270_26 .array/port v0000020d2283b270, 26;
E_0000020d227e48d0/6 .event anyedge, v0000020d2283b270_23, v0000020d2283b270_24, v0000020d2283b270_25, v0000020d2283b270_26;
v0000020d2283b270_27 .array/port v0000020d2283b270, 27;
v0000020d2283b270_28 .array/port v0000020d2283b270, 28;
v0000020d2283b270_29 .array/port v0000020d2283b270, 29;
v0000020d2283b270_30 .array/port v0000020d2283b270, 30;
E_0000020d227e48d0/7 .event anyedge, v0000020d2283b270_27, v0000020d2283b270_28, v0000020d2283b270_29, v0000020d2283b270_30;
v0000020d2283b270_31 .array/port v0000020d2283b270, 31;
E_0000020d227e48d0/8 .event anyedge, v0000020d2283b270_31, v0000020d2283b310_0, v0000020d2283a7d0_0, v0000020d2283b6d0_0;
E_0000020d227e48d0 .event/or E_0000020d227e48d0/0, E_0000020d227e48d0/1, E_0000020d227e48d0/2, E_0000020d227e48d0/3, E_0000020d227e48d0/4, E_0000020d227e48d0/5, E_0000020d227e48d0/6, E_0000020d227e48d0/7, E_0000020d227e48d0/8;
S_0000020d228397c0 .scope module, "Shl21" "SHL2" 3 41, 17 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000020d227e4b50 .param/l "s2" 0 17 4, C4<00>;
v0000020d2283b3b0_0 .net *"_ivl_1", 29 0, L_0000020d22c65290;  1 drivers
L_0000020d22c66038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d2283b090_0 .net/2u *"_ivl_2", 1 0, L_0000020d22c66038;  1 drivers
v0000020d2283a410_0 .net "dst", 31 0, L_0000020d22c64110;  1 drivers
v0000020d2283ba90_0 .net "src", 31 0, L_0000020d22c653d0;  1 drivers
L_0000020d22c65290 .part L_0000020d22c653d0, 0, 30;
L_0000020d22c64110 .concat [ 2 30 0 0], L_0000020d22c66038, L_0000020d22c65290;
S_0000020d22839950 .scope module, "Shl22" "SHL2" 3 42, 17 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_0000020d227e4ad0 .param/l "s2" 0 17 4, C4<00>;
v0000020d2283bb30_0 .net *"_ivl_1", 29 0, L_0000020d22c64b10;  1 drivers
L_0000020d22c660c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d2283b130_0 .net/2u *"_ivl_2", 1 0, L_0000020d22c660c8;  1 drivers
v0000020d2283a050_0 .net "dst", 31 0, L_0000020d22c64390;  alias, 1 drivers
v0000020d2283a2d0_0 .net "src", 31 0, L_0000020d22c64ed0;  alias, 1 drivers
L_0000020d22c64b10 .part L_0000020d22c64ed0, 0, 30;
L_0000020d22c64390 .concat [ 2 30 0 0], L_0000020d22c660c8, L_0000020d22c64b10;
S_0000020d22838ff0 .scope module, "Sig1632" "SIG16_32" 3 54, 18 1 0, S_0000020d227bae70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0000020d22c661e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d2283b450_0 .net/2u *"_ivl_0", 15 0, L_0000020d22c661e8;  1 drivers
v0000020d2283b590_0 .net "in", 15 0, L_0000020d22c64610;  1 drivers
v0000020d2283b810_0 .net "out", 31 0, L_0000020d22c64ed0;  alias, 1 drivers
L_0000020d22c64ed0 .concat [ 16 16 0 0], L_0000020d22c64610, L_0000020d22c661e8;
    .scope S_0000020d22839c70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d22838070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d2283af50_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000020d22839c70;
T_1 ;
    %wait E_0000020d227e3890;
    %delay 0, 0;
    %load/vec4 v0000020d2283acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020d2283af50_0;
    %assign/vec4 v0000020d22838070_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d22839c70;
T_2 ;
    %wait E_0000020d227e4490;
    %load/vec4 v0000020d22837350_0;
    %assign/vec4 v0000020d2283af50_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020d227ac490;
T_3 ;
    %wait E_0000020d227e3890;
    %delay 1, 0;
    %load/vec4 v0000020d22838a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000020d22837e90_0;
    %store/vec4 v0000020d22837710_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020d227acb50;
T_4 ;
    %pushi/vec4 2234394, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d22838110, 4, 0;
    %pushi/vec4 6428698, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d22838110, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d22838110, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000020d227acb50;
T_5 ;
    %wait E_0000020d227e3bd0;
    %load/vec4 v0000020d22836ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020d228382f0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020d22838110, 4;
    %store/vec4 v0000020d228378f0_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020d227acb50;
T_6 ;
    %wait E_0000020d227e3b90;
    %load/vec4 v0000020d22837f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000020d22837670_0;
    %load/vec4 v0000020d228382f0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020d22838110, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020d22838e60;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000020d2283aeb0_0, 0, 5;
T_7.0 ;
    %load/vec4 v0000020d2283aeb0_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020d2283aeb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020d2283b270, 4, 0;
    %load/vec4 v0000020d2283aeb0_0;
    %addi 1, 0, 5;
    %store/vec4 v0000020d2283aeb0_0, 0, 5;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 291, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d2283b270, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000020d22838e60;
T_8 ;
    %wait E_0000020d227e48d0;
    %load/vec4 v0000020d2283ad70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020d2283b270, 4;
    %store/vec4 v0000020d2283a7d0_0, 0, 32;
    %load/vec4 v0000020d2283b310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020d2283b270, 4;
    %store/vec4 v0000020d2283b6d0_0, 0, 32;
    %load/vec4 v0000020d2283a7d0_0;
    %store/vec4 v0000020d2283a5f0_0, 0, 32;
    %load/vec4 v0000020d2283b6d0_0;
    %store/vec4 v0000020d2283ab90_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000020d2283b270, 4;
    %store/vec4 v0000020d2283bc70_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020d22838e60;
T_9 ;
    %wait E_0000020d227e3890;
    %delay 0, 0;
    %load/vec4 v0000020d2283a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 0, 0;
    %load/vec4 v0000020d22839fb0_0;
    %load/vec4 v0000020d2283a870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000020d2283b270, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020d227b7560;
T_10 ;
    %wait E_0000020d227e35d0;
    %load/vec4 v0000020d227f0620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v0000020d227f0080_0;
    %inv;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0000020d227f0080_0;
    %load/vec4 v0000020d227f0e40_0;
    %and;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0000020d227f0080_0;
    %load/vec4 v0000020d227f0e40_0;
    %or;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0000020d227f0080_0;
    %load/vec4 v0000020d227f0e40_0;
    %add;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0000020d227f0080_0;
    %load/vec4 v0000020d227f0e40_0;
    %sub;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0000020d227f0080_0;
    %load/vec4 v0000020d227f0e40_0;
    %cmp/u;
    %jmp/0xz  T_10.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d227f09e0_0, 0, 32;
T_10.8 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %load/vec4 v0000020d227f09e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f1660_0, 0, 1;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227f1660_0, 0, 1;
T_10.10 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020d227b76f0;
T_11 ;
    %wait E_0000020d227e3e10;
    %load/vec4 v0000020d227f1700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000020d227f1020_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000020d227f0260_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020d227ac9c0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d228373f0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000020d227ac9c0;
T_13 ;
    %wait E_0000020d227e3890;
    %pushi/vec4 0, 65535, 16;
    %split/vec4 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0000020d227efc20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227efcc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227f04e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227f0440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227f1480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227efae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227e95f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227f0800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020d227f17a0_0, 0, 1;
    %store/vec4 v0000020d22838610_0, 0, 1;
    %load/vec4 v0000020d228373f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f17a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227f0440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f1480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f04e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227efc20_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0000020d227efb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000020d22837a30_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000020d228375d0_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020d22837a30_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000020d228375d0_0, 0, 32;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020d22837a30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000020d228375d0_0, 0, 32;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000020d22837a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d228375d0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000020d22837a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d228375d0_0, 0, 32;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000020d22837a30_0;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %load/vec4 v0000020d228375d0_0;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f17a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0440_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227e95f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d22838610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227efae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227e95f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d22838610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d227efae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f0bc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020d227f12a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020d227f1200_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227efcc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020d227efc20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d227f04e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020d227efc20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d228373f0_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020d227a3e40;
T_14 ;
    %wait E_0000020d227e4d90;
    %load/vec4 v0000020d22837c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000020d22837990_0;
    %store/vec4 v0000020d22838390_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020d22838890_0;
    %store/vec4 v0000020d22838390_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020d227a3fd0;
T_15 ;
    %wait E_0000020d227e4d10;
    %load/vec4 v0000020d22837d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000020d22836e50_0;
    %store/vec4 v0000020d228370d0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020d228389d0_0;
    %store/vec4 v0000020d228370d0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020d228394a0;
T_16 ;
    %wait E_0000020d227e4390;
    %load/vec4 v0000020d22837fd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020d22837210_0;
    %store/vec4 v0000020d22838b10_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020d22838c50_0;
    %store/vec4 v0000020d22838b10_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020d22839ae0;
T_17 ;
    %wait E_0000020d227e43d0;
    %load/vec4 v0000020d22837b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000020d228372b0_0;
    %store/vec4 v0000020d22838bb0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020d22837490_0;
    %store/vec4 v0000020d22838bb0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020d227a22b0;
T_18 ;
    %wait E_0000020d227e4090;
    %load/vec4 v0000020d228384d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0000020d22838750_0;
    %store/vec4 v0000020d22837170_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v0000020d22837ad0_0;
    %store/vec4 v0000020d22837170_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000020d22838930_0;
    %store/vec4 v0000020d22837170_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020d227a2120;
T_19 ;
    %wait E_0000020d227e4010;
    %load/vec4 v0000020d22837df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0000020d228386b0_0;
    %store/vec4 v0000020d228381b0_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0000020d228377b0_0;
    %store/vec4 v0000020d228381b0_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000020d22837850_0;
    %store/vec4 v0000020d228381b0_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0000020d22838430_0;
    %store/vec4 v0000020d228381b0_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020d227b7a90;
T_20 ;
    %wait E_0000020d227e3890;
    %load/vec4 v0000020d227f1160_0;
    %store/vec4 v0000020d227f0940_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020d227ae8f0;
T_21 ;
    %wait E_0000020d227e3890;
    %load/vec4 v0000020d227f0580_0;
    %store/vec4 v0000020d227f13e0_0, 0, 32;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020d227ac620;
T_22 ;
    %wait E_0000020d227e3890;
    %load/vec4 v0000020d22837cb0_0;
    %store/vec4 v0000020d22838250_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020d227b7c20;
T_23 ;
    %wait E_0000020d227e3890;
    %load/vec4 v0000020d227f10c0_0;
    %store/vec4 v0000020d227f0ee0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020d227bace0;
T_24 ;
    %vpi_call 3 67 "$dumpfile", "main_test.vcd" {0 0 0};
    %vpi_call 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d227bace0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d22c646b0_0, 0, 1;
T_24.0 ;
    %delay 5, 0;
    %load/vec4 v0000020d22c646b0_0;
    %inv;
    %store/vec4 v0000020d22c646b0_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./ADD.v";
    "main.v";
    "./TSR.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AND.v";
    "./CU.v";
    "./IM.v";
    "./IR.v";
    "./MUXFOUR.v";
    "./MUXTHREE.v";
    "./MUXTWO.v";
    "./OR.v";
    "./PC.v";
    "./RF.v";
    "./SHL2.v";
    "./SIG16_32.v";
