// Seed: 3763567134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output reg id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_23 = 1 == id_1;
  always @(id_9 or -1 & -1)
    if (1 | 1) begin : LABEL_0
      #(id_17);
      id_3 = id_2;
    end
  wire id_24;
endmodule
module module_1 #(
    parameter id_13 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  inout wire _id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  inout tri0 id_9;
  input wire id_8;
  output wire id_7;
  inout reg id_6;
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_5,
      id_1,
      id_5,
      id_5,
      id_7,
      id_5,
      id_8,
      id_9,
      id_8,
      id_5,
      id_7,
      id_3,
      id_5,
      id_5,
      id_8,
      id_8,
      id_3,
      id_9,
      id_9
  );
  inout tri0 id_3;
  output wire id_2;
  output wire id_1;
  assign id_12[-1==id_13] = id_8;
  assign id_10 = id_5;
  assign id_9 = -1 ? id_10[-1] : 1;
  assign id_3 = id_5 ==? 1'd0 ? -1 : 1;
  initial forever @(-1) id_6 = 1;
endmodule
