
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (13 3)  (107 530)  (107 530)  routing T_2_33.span4_vert_7 <X> T_2_33.span4_horz_r_1
 (14 3)  (108 530)  (108 530)  routing T_2_33.span4_vert_7 <X> T_2_33.span4_horz_r_1
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 4)  (143 532)  (143 532)  routing T_3_33.span4_horz_r_5 <X> T_3_33.lc_trk_g0_5
 (7 4)  (145 532)  (145 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (146 533)  (146 533)  routing T_3_33.span4_horz_r_5 <X> T_3_33.lc_trk_g0_5
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 10)  (143 539)  (143 539)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g1_3
 (7 10)  (145 539)  (145 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
 (11 10)  (159 539)  (159 539)  routing T_3_33.lc_trk_g1_3 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_5 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (8 11)  (146 538)  (146 538)  routing T_3_33.span4_horz_r_3 <X> T_3_33.lc_trk_g1_3
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g1_3 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (0 2)  (203 531)  (203 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (5 4)  (197 532)  (197 532)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g0_5
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (8 5)  (200 533)  (200 533)  routing T_4_33.span4_horz_r_5 <X> T_4_33.lc_trk_g0_5
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (6 8)  (198 536)  (198 536)  routing T_4_33.span12_vert_9 <X> T_4_33.lc_trk_g1_1
 (7 8)  (199 536)  (199 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (5 9)  (197 537)  (197 537)  routing T_4_33.span4_vert_16 <X> T_4_33.lc_trk_g1_0
 (6 9)  (198 537)  (198 537)  routing T_4_33.span4_vert_16 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_1 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (5 14)  (197 543)  (197 543)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g1_7
 (6 14)  (198 543)  (198 543)  routing T_4_33.span4_vert_23 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g1_2 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_3 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (4 10)  (250 539)  (250 539)  routing T_5_33.span12_vert_2 <X> T_5_33.lc_trk_g1_2
 (6 10)  (252 539)  (252 539)  routing T_5_33.span12_vert_11 <X> T_5_33.lc_trk_g1_3
 (7 10)  (253 539)  (253 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (4 11)  (250 538)  (250 538)  routing T_5_33.span12_vert_2 <X> T_5_33.lc_trk_g1_2
 (5 11)  (251 538)  (251 538)  routing T_5_33.span12_vert_2 <X> T_5_33.lc_trk_g1_2
 (7 11)  (253 538)  (253 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (6 2)  (306 531)  (306 531)  routing T_6_33.span4_vert_3 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (308 531)  (308 531)  routing T_6_33.span4_vert_3 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g1_7 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 6)  (305 535)  (305 535)  routing T_6_33.span4_vert_23 <X> T_6_33.lc_trk_g0_7
 (6 6)  (306 535)  (306 535)  routing T_6_33.span4_vert_23 <X> T_6_33.lc_trk_g0_7
 (7 6)  (307 535)  (307 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_vert_17 <X> T_6_33.lc_trk_g1_1
 (6 8)  (306 536)  (306 536)  routing T_6_33.span4_vert_17 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g0_7 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (5 14)  (305 543)  (305 543)  routing T_6_33.span4_horz_r_7 <X> T_6_33.lc_trk_g1_7
 (7 14)  (307 543)  (307 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit
 (8 15)  (308 542)  (308 542)  routing T_6_33.span4_horz_r_7 <X> T_6_33.lc_trk_g1_7


IO_Tile_7_33

 (6 0)  (360 528)  (360 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (14 0)  (378 528)  (378 528)  routing T_7_33.span4_horz_l_12 <X> T_7_33.span4_vert_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (8 1)  (362 529)  (362 529)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g0_1
 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_31 <X> T_7_33.span4_horz_l_13
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 8)  (359 536)  (359 536)  routing T_7_33.span4_vert_17 <X> T_7_33.lc_trk_g1_1
 (6 8)  (360 536)  (360 536)  routing T_7_33.span4_vert_17 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 539)  (377 539)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_6 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_horz_r_3 <X> T_7_33.span4_horz_l_15
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (4 14)  (358 543)  (358 543)  routing T_7_33.span4_vert_6 <X> T_7_33.lc_trk_g1_6
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (6 15)  (360 542)  (360 542)  routing T_7_33.span4_vert_6 <X> T_7_33.lc_trk_g1_6
 (7 15)  (361 542)  (361 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (413 540)  (413 540)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g1_5
 (7 12)  (415 540)  (415 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (8 13)  (416 541)  (416 541)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g1_5
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15
 (12 12)  (472 540)  (472 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (12 0)  (580 528)  (580 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (13 1)  (581 529)  (581 529)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_r_0
 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_r_0
 (11 2)  (579 531)  (579 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_7 <X> T_11_33.span4_horz_l_13
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (12 12)  (580 540)  (580 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (14 1)  (798 529)  (798 529)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_horz_r_0
 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (14 1)  (1018 529)  (1018 529)  routing T_19_33.span4_horz_l_12 <X> T_19_33.span4_horz_r_0
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (4 3)  (1052 530)  (1052 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_26 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1071 534)  (1071 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (14 7)  (1072 534)  (1072 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (4 8)  (1052 536)  (1052 536)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1052 541)  (1052 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_4 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_horz_l_14 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_vert_20 <X> T_26_33.lc_trk_g0_4
 (6 5)  (1366 533)  (1366 533)  routing T_26_33.span4_vert_20 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g0_7 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (10 5)  (1434 533)  (1434 533)  routing T_27_33.lc_trk_g0_7 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 6)  (1419 535)  (1419 535)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g0_7
 (7 6)  (1421 535)  (1421 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1422 535)  (1422 535)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g0_7
 (8 7)  (1422 534)  (1422 534)  routing T_27_33.span12_vert_7 <X> T_27_33.lc_trk_g0_7
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (13 13)  (1437 541)  (1437 541)  routing T_27_33.span4_vert_43 <X> T_27_33.span4_horz_r_3
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_vert_15 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (13 0)  (1491 528)  (1491 528)  routing T_28_33.span4_horz_r_0 <X> T_28_33.span4_vert_1
 (14 0)  (1492 528)  (1492 528)  routing T_28_33.span4_horz_r_0 <X> T_28_33.span4_vert_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 2)  (1472 531)  (1472 531)  routing T_28_33.span4_vert_34 <X> T_28_33.lc_trk_g0_2
 (5 3)  (1473 530)  (1473 530)  routing T_28_33.span4_vert_34 <X> T_28_33.lc_trk_g0_2
 (6 3)  (1474 530)  (1474 530)  routing T_28_33.span4_vert_34 <X> T_28_33.lc_trk_g0_2
 (7 3)  (1475 530)  (1475 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_horz_l_14 <X> T_28_33.span4_horz_r_2
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_2 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (8 1)  (1530 529)  (1530 529)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (17 2)  (1515 531)  (1515 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1530 535)  (1530 535)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (4 7)  (1526 534)  (1526 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (5 7)  (1527 534)  (1527 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (6 7)  (1528 534)  (1528 534)  routing T_29_33.span4_vert_30 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (6 10)  (1528 539)  (1528 539)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g1_3
 (7 10)  (1529 539)  (1529 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1530 539)  (1530 539)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g1_3
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (8 11)  (1530 538)  (1530 538)  routing T_29_33.span4_vert_11 <X> T_29_33.lc_trk_g1_3
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (8 1)  (1584 529)  (1584 529)  routing T_30_33.span4_vert_41 <X> T_30_33.lc_trk_g0_1
 (1 2)  (1589 531)  (1589 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1584 531)  (1584 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (8 3)  (1584 530)  (1584 530)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g1_7 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (5 14)  (1581 543)  (1581 543)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g1_7
 (7 14)  (1583 543)  (1583 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1584 543)  (1584 543)  routing T_30_33.span4_horz_r_15 <X> T_30_33.lc_trk_g1_7
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (0 9)  (1641 537)  (1641 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (6 9)  (1636 537)  (1636 537)  routing T_31_33.span12_vert_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (10 10)  (1650 539)  (1650 539)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (10 11)  (1650 538)  (1650 538)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (5 14)  (1635 543)  (1635 543)  routing T_31_33.span4_vert_39 <X> T_31_33.lc_trk_g1_7
 (6 14)  (1636 543)  (1636 543)  routing T_31_33.span4_vert_39 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (1638 543)  (1638 543)  routing T_31_33.span4_vert_39 <X> T_31_33.lc_trk_g1_7
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (5 15)  (1635 542)  (1635 542)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_2_32

 (19 7)  (91 519)  (91 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_32

 (3 4)  (819 516)  (819 516)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0
 (3 5)  (819 517)  (819 517)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0


LogicTile_22_32

 (2 4)  (1146 516)  (1146 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 12)  (1147 524)  (1147 524)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (3 13)  (1147 525)  (1147 525)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1


RAM_Tile_25_32

 (9 12)  (1315 524)  (1315 524)  routing T_25_32.sp4_h_l_42 <X> T_25_32.sp4_h_r_10
 (10 12)  (1316 524)  (1316 524)  routing T_25_32.sp4_h_l_42 <X> T_25_32.sp4_h_r_10


LogicTile_27_32

 (1 3)  (1403 515)  (1403 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 10)  (1408 522)  (1408 522)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43
 (5 11)  (1407 523)  (1407 523)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43
 (5 12)  (1407 524)  (1407 524)  routing T_27_32.sp4_v_b_9 <X> T_27_32.sp4_h_r_9
 (6 13)  (1408 525)  (1408 525)  routing T_27_32.sp4_v_b_9 <X> T_27_32.sp4_h_r_9


LogicTile_29_32

 (4 9)  (1514 521)  (1514 521)  routing T_29_32.sp4_h_l_47 <X> T_29_32.sp4_h_r_6
 (6 9)  (1516 521)  (1516 521)  routing T_29_32.sp4_h_l_47 <X> T_29_32.sp4_h_r_6


LogicTile_30_32

 (8 7)  (1572 519)  (1572 519)  routing T_30_32.sp4_h_l_41 <X> T_30_32.sp4_v_t_41


LogicTile_31_32

 (11 2)  (1629 514)  (1629 514)  routing T_31_32.sp4_h_l_44 <X> T_31_32.sp4_v_t_39


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 525)  (1739 525)  routing T_33_32.span4_horz_43 <X> T_33_32.span4_vert_b_3


IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0
 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_6_31

 (3 4)  (291 500)  (291 500)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_h_r_0


LogicTile_7_31

 (8 11)  (350 507)  (350 507)  routing T_7_31.sp4_v_b_4 <X> T_7_31.sp4_v_t_42
 (10 11)  (352 507)  (352 507)  routing T_7_31.sp4_v_b_4 <X> T_7_31.sp4_v_t_42


LogicTile_14_31

 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (3 5)  (711 501)  (711 501)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0


LogicTile_18_31

 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_l_23 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0
 (6 8)  (988 504)  (988 504)  routing T_19_31.sp4_h_r_1 <X> T_19_31.sp4_v_b_6


LogicTile_20_31

 (11 2)  (1047 498)  (1047 498)  routing T_20_31.sp4_v_b_6 <X> T_20_31.sp4_v_t_39
 (13 2)  (1049 498)  (1049 498)  routing T_20_31.sp4_v_b_6 <X> T_20_31.sp4_v_t_39
 (11 10)  (1047 506)  (1047 506)  routing T_20_31.sp4_v_b_0 <X> T_20_31.sp4_v_t_45
 (13 10)  (1049 506)  (1049 506)  routing T_20_31.sp4_v_b_0 <X> T_20_31.sp4_v_t_45
 (19 13)  (1055 509)  (1055 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_31

 (12 4)  (1264 500)  (1264 500)  routing T_24_31.sp4_v_b_11 <X> T_24_31.sp4_h_r_5
 (11 5)  (1263 501)  (1263 501)  routing T_24_31.sp4_v_b_11 <X> T_24_31.sp4_h_r_5
 (13 5)  (1265 501)  (1265 501)  routing T_24_31.sp4_v_b_11 <X> T_24_31.sp4_h_r_5


RAM_Tile_25_31

 (8 0)  (1314 496)  (1314 496)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_h_r_1
 (9 0)  (1315 496)  (1315 496)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_h_r_1
 (10 0)  (1316 496)  (1316 496)  routing T_25_31.sp4_v_b_7 <X> T_25_31.sp4_h_r_1


LogicTile_26_31

 (3 1)  (1351 497)  (1351 497)  routing T_26_31.sp12_h_l_23 <X> T_26_31.sp12_v_b_0


LogicTile_27_31

 (19 3)  (1421 499)  (1421 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_28_31

 (10 15)  (1466 511)  (1466 511)  routing T_28_31.sp4_h_l_40 <X> T_28_31.sp4_v_t_47


LogicTile_29_31

 (9 4)  (1519 500)  (1519 500)  routing T_29_31.sp4_h_l_36 <X> T_29_31.sp4_h_r_4
 (10 4)  (1520 500)  (1520 500)  routing T_29_31.sp4_h_l_36 <X> T_29_31.sp4_h_r_4
 (4 10)  (1514 506)  (1514 506)  routing T_29_31.sp4_v_b_10 <X> T_29_31.sp4_v_t_43
 (6 10)  (1516 506)  (1516 506)  routing T_29_31.sp4_v_b_10 <X> T_29_31.sp4_v_t_43


LogicTile_32_31

 (3 2)  (1675 498)  (1675 498)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23
 (3 3)  (1675 499)  (1675 499)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_h_l_23


IO_Tile_33_31

 (5 0)  (1731 496)  (1731 496)  routing T_33_31.span4_horz_41 <X> T_33_31.lc_trk_g0_1
 (6 0)  (1732 496)  (1732 496)  routing T_33_31.span4_horz_41 <X> T_33_31.lc_trk_g0_1
 (7 0)  (1733 496)  (1733 496)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 496)  (1734 496)  routing T_33_31.span4_horz_41 <X> T_33_31.lc_trk_g0_1
 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 497)  (1734 497)  routing T_33_31.span4_horz_41 <X> T_33_31.lc_trk_g0_1
 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (4 5)  (13 485)  (13 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_4 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 488)  (12 488)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g1_1
 (6 8)  (11 488)  (11 488)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g1_1
 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 489)  (9 489)  routing T_0_30.span4_horz_41 <X> T_0_30.lc_trk_g1_1
 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (13 490)  (13 490)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (4 11)  (13 491)  (13 491)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (6 11)  (11 491)  (11 491)  routing T_0_30.span4_horz_10 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 492)  (13 492)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (5 13)  (12 493)  (12 493)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_1_30

 (9 6)  (27 486)  (27 486)  routing T_1_30.sp4_h_r_1 <X> T_1_30.sp4_h_l_41
 (10 6)  (28 486)  (28 486)  routing T_1_30.sp4_h_r_1 <X> T_1_30.sp4_h_l_41


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (11 6)  (191 486)  (191 486)  routing T_4_30.sp4_h_r_11 <X> T_4_30.sp4_v_t_40
 (13 6)  (193 486)  (193 486)  routing T_4_30.sp4_h_r_11 <X> T_4_30.sp4_v_t_40
 (12 7)  (192 487)  (192 487)  routing T_4_30.sp4_h_r_11 <X> T_4_30.sp4_v_t_40
 (8 14)  (188 494)  (188 494)  routing T_4_30.sp4_h_r_10 <X> T_4_30.sp4_h_l_47
 (9 15)  (189 495)  (189 495)  routing T_4_30.sp4_v_b_10 <X> T_4_30.sp4_v_t_47


LogicTile_5_30

 (9 2)  (243 482)  (243 482)  routing T_5_30.sp4_v_b_1 <X> T_5_30.sp4_h_l_36


LogicTile_6_30

 (8 7)  (296 487)  (296 487)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_v_t_41
 (9 7)  (297 487)  (297 487)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_v_t_41
 (10 7)  (298 487)  (298 487)  routing T_6_30.sp4_h_r_10 <X> T_6_30.sp4_v_t_41
 (8 15)  (296 495)  (296 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47
 (9 15)  (297 495)  (297 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47
 (10 15)  (298 495)  (298 495)  routing T_6_30.sp4_h_r_4 <X> T_6_30.sp4_v_t_47


LogicTile_7_30

 (19 4)  (361 484)  (361 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 7)  (351 487)  (351 487)  routing T_7_30.sp4_v_b_8 <X> T_7_30.sp4_v_t_41
 (10 7)  (352 487)  (352 487)  routing T_7_30.sp4_v_b_8 <X> T_7_30.sp4_v_t_41


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (2 12)  (398 492)  (398 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (9 14)  (405 494)  (405 494)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_h_l_47
 (10 14)  (406 494)  (406 494)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_h_l_47
 (12 14)  (408 494)  (408 494)  routing T_8_30.sp4_v_b_11 <X> T_8_30.sp4_h_l_46


LogicTile_9_30

 (6 8)  (444 488)  (444 488)  routing T_9_30.sp4_h_r_1 <X> T_9_30.sp4_v_b_6
 (6 10)  (444 490)  (444 490)  routing T_9_30.sp4_v_b_3 <X> T_9_30.sp4_v_t_43
 (5 11)  (443 491)  (443 491)  routing T_9_30.sp4_v_b_3 <X> T_9_30.sp4_v_t_43


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0
 (10 6)  (502 486)  (502 486)  routing T_10_30.sp4_v_b_11 <X> T_10_30.sp4_h_l_41
 (19 13)  (511 493)  (511 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (10 14)  (502 494)  (502 494)  routing T_10_30.sp4_v_b_5 <X> T_10_30.sp4_h_l_47


LogicTile_11_30

 (8 8)  (554 488)  (554 488)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_h_r_7
 (10 8)  (556 488)  (556 488)  routing T_11_30.sp4_h_l_46 <X> T_11_30.sp4_h_r_7
 (4 10)  (550 490)  (550 490)  routing T_11_30.sp4_v_b_6 <X> T_11_30.sp4_v_t_43


LogicTile_12_30

 (9 10)  (609 490)  (609 490)  routing T_12_30.sp4_v_b_7 <X> T_12_30.sp4_h_l_42


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_15_30

 (8 9)  (770 489)  (770 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7
 (9 9)  (771 489)  (771 489)  routing T_15_30.sp4_h_l_42 <X> T_15_30.sp4_v_b_7


LogicTile_16_30

 (3 4)  (819 484)  (819 484)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0


LogicTile_17_30

 (3 12)  (877 492)  (877 492)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1
 (3 13)  (877 493)  (877 493)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_r_1


LogicTile_18_30

 (3 4)  (931 484)  (931 484)  routing T_18_30.sp12_v_b_0 <X> T_18_30.sp12_h_r_0
 (3 5)  (931 485)  (931 485)  routing T_18_30.sp12_v_b_0 <X> T_18_30.sp12_h_r_0


LogicTile_20_30

 (6 2)  (1042 482)  (1042 482)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37
 (5 3)  (1041 483)  (1041 483)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_37


LogicTile_22_30

 (3 2)  (1147 482)  (1147 482)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_h_l_23
 (3 3)  (1147 483)  (1147 483)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_h_l_23
 (8 4)  (1152 484)  (1152 484)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_h_r_4
 (9 4)  (1153 484)  (1153 484)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_h_r_4
 (5 8)  (1149 488)  (1149 488)  routing T_22_30.sp4_v_b_6 <X> T_22_30.sp4_h_r_6
 (6 9)  (1150 489)  (1150 489)  routing T_22_30.sp4_v_b_6 <X> T_22_30.sp4_h_r_6


LogicTile_23_30

 (8 1)  (1206 481)  (1206 481)  routing T_23_30.sp4_h_r_1 <X> T_23_30.sp4_v_b_1


LogicTile_24_30

 (2 8)  (1254 488)  (1254 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 12)  (1264 492)  (1264 492)  routing T_24_30.sp4_v_b_5 <X> T_24_30.sp4_h_r_11
 (11 13)  (1263 493)  (1263 493)  routing T_24_30.sp4_v_b_5 <X> T_24_30.sp4_h_r_11
 (13 13)  (1265 493)  (1265 493)  routing T_24_30.sp4_v_b_5 <X> T_24_30.sp4_h_r_11
 (19 13)  (1271 493)  (1271 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_30

 (19 7)  (1325 487)  (1325 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_26_30

 (11 1)  (1359 481)  (1359 481)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_h_r_2
 (13 1)  (1361 481)  (1361 481)  routing T_26_30.sp4_h_l_43 <X> T_26_30.sp4_h_r_2
 (6 14)  (1354 494)  (1354 494)  routing T_26_30.sp4_h_l_41 <X> T_26_30.sp4_v_t_44


LogicTile_27_30

 (11 2)  (1413 482)  (1413 482)  routing T_27_30.sp4_h_l_44 <X> T_27_30.sp4_v_t_39


LogicTile_28_30

 (10 7)  (1466 487)  (1466 487)  routing T_28_30.sp4_h_l_46 <X> T_28_30.sp4_v_t_41


LogicTile_29_30

 (3 13)  (1513 493)  (1513 493)  routing T_29_30.sp12_h_l_22 <X> T_29_30.sp12_h_r_1


LogicTile_30_30

 (3 5)  (1567 485)  (1567 485)  routing T_30_30.sp12_h_l_23 <X> T_30_30.sp12_h_r_0
 (10 11)  (1574 491)  (1574 491)  routing T_30_30.sp4_h_l_39 <X> T_30_30.sp4_v_t_42
 (12 12)  (1576 492)  (1576 492)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_h_r_11
 (11 13)  (1575 493)  (1575 493)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_h_r_11


LogicTile_31_30

 (12 4)  (1630 484)  (1630 484)  routing T_31_30.sp4_v_b_5 <X> T_31_30.sp4_h_r_5
 (11 5)  (1629 485)  (1629 485)  routing T_31_30.sp4_v_b_5 <X> T_31_30.sp4_h_r_5


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (6 2)  (1732 482)  (1732 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (4 4)  (1730 484)  (1730 484)  routing T_33_30.span12_horz_4 <X> T_33_30.lc_trk_g0_4
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (4 5)  (1730 485)  (1730 485)  routing T_33_30.span12_horz_4 <X> T_33_30.lc_trk_g0_4
 (5 5)  (1731 485)  (1731 485)  routing T_33_30.span12_horz_4 <X> T_33_30.lc_trk_g0_4
 (7 5)  (1733 485)  (1733 485)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g0_6 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 6)  (1730 486)  (1730 486)  routing T_33_30.span12_horz_6 <X> T_33_30.lc_trk_g0_6
 (4 7)  (1730 487)  (1730 487)  routing T_33_30.span12_horz_6 <X> T_33_30.lc_trk_g0_6
 (5 7)  (1731 487)  (1731 487)  routing T_33_30.span12_horz_6 <X> T_33_30.lc_trk_g0_6
 (7 7)  (1733 487)  (1733 487)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_horz_16 <X> T_33_30.lc_trk_g1_0
 (6 9)  (1732 489)  (1732 489)  routing T_33_30.span4_horz_16 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (10 10)  (1736 490)  (1736 490)  routing T_33_30.lc_trk_g0_4 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_v_b_5 <X> T_4_29.sp4_v_t_36
 (10 3)  (190 467)  (190 467)  routing T_4_29.sp4_v_b_5 <X> T_4_29.sp4_v_t_36


LogicTile_5_29

 (3 0)  (237 464)  (237 464)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_v_b_0
 (19 1)  (253 465)  (253 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 4)  (237 468)  (237 468)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_h_r_0


LogicTile_6_29

 (4 6)  (292 470)  (292 470)  routing T_6_29.sp4_v_b_7 <X> T_6_29.sp4_v_t_38
 (6 6)  (294 470)  (294 470)  routing T_6_29.sp4_v_b_7 <X> T_6_29.sp4_v_t_38


LogicTile_7_29

 (9 0)  (351 464)  (351 464)  routing T_7_29.sp4_v_t_36 <X> T_7_29.sp4_h_r_1
 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_h_r_0
 (4 10)  (346 474)  (346 474)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_v_t_43
 (6 10)  (348 474)  (348 474)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_v_t_43
 (5 11)  (347 475)  (347 475)  routing T_7_29.sp4_h_r_0 <X> T_7_29.sp4_v_t_43
 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_v_b_9 <X> T_7_29.sp4_v_t_44


LogicTile_11_29

 (8 1)  (554 465)  (554 465)  routing T_11_29.sp4_h_l_36 <X> T_11_29.sp4_v_b_1
 (9 1)  (555 465)  (555 465)  routing T_11_29.sp4_h_l_36 <X> T_11_29.sp4_v_b_1
 (6 3)  (552 467)  (552 467)  routing T_11_29.sp4_h_r_0 <X> T_11_29.sp4_h_l_37
 (9 3)  (555 467)  (555 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36
 (10 3)  (556 467)  (556 467)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_v_t_36
 (11 8)  (557 472)  (557 472)  routing T_11_29.sp4_h_r_3 <X> T_11_29.sp4_v_b_8
 (9 11)  (555 475)  (555 475)  routing T_11_29.sp4_v_b_11 <X> T_11_29.sp4_v_t_42
 (10 11)  (556 475)  (556 475)  routing T_11_29.sp4_v_b_11 <X> T_11_29.sp4_v_t_42


LogicTile_12_29

 (11 12)  (611 476)  (611 476)  routing T_12_29.sp4_h_r_6 <X> T_12_29.sp4_v_b_11
 (19 15)  (619 479)  (619 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1


LogicTile_15_29

 (5 2)  (767 466)  (767 466)  routing T_15_29.sp4_v_b_0 <X> T_15_29.sp4_h_l_37
 (2 8)  (764 472)  (764 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_29

 (5 10)  (821 474)  (821 474)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_43
 (4 11)  (820 475)  (820 475)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_43


LogicTile_17_29

 (3 1)  (877 465)  (877 465)  routing T_17_29.sp12_h_l_23 <X> T_17_29.sp12_v_b_0
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (12 0)  (940 464)  (940 464)  routing T_18_29.sp4_v_b_2 <X> T_18_29.sp4_h_r_2
 (11 1)  (939 465)  (939 465)  routing T_18_29.sp4_v_b_2 <X> T_18_29.sp4_h_r_2
 (8 2)  (936 466)  (936 466)  routing T_18_29.sp4_h_r_1 <X> T_18_29.sp4_h_l_36
 (4 12)  (932 476)  (932 476)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_9
 (8 12)  (936 476)  (936 476)  routing T_18_29.sp4_v_b_4 <X> T_18_29.sp4_h_r_10
 (9 12)  (937 476)  (937 476)  routing T_18_29.sp4_v_b_4 <X> T_18_29.sp4_h_r_10
 (10 12)  (938 476)  (938 476)  routing T_18_29.sp4_v_b_4 <X> T_18_29.sp4_h_r_10
 (5 13)  (933 477)  (933 477)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_9


LogicTile_19_29

 (19 13)  (1001 477)  (1001 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_29

 (12 0)  (1048 464)  (1048 464)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_2
 (11 1)  (1047 465)  (1047 465)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_2
 (4 6)  (1040 470)  (1040 470)  routing T_20_29.sp4_v_b_3 <X> T_20_29.sp4_v_t_38


LogicTile_21_29

 (3 12)  (1093 476)  (1093 476)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1
 (3 13)  (1093 477)  (1093 477)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1


LogicTile_22_29

 (3 3)  (1147 467)  (1147 467)  routing T_22_29.sp12_v_b_0 <X> T_22_29.sp12_h_l_23
 (19 6)  (1163 470)  (1163 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (4 9)  (1148 473)  (1148 473)  routing T_22_29.sp4_h_l_47 <X> T_22_29.sp4_h_r_6
 (6 9)  (1150 473)  (1150 473)  routing T_22_29.sp4_h_l_47 <X> T_22_29.sp4_h_r_6
 (8 12)  (1152 476)  (1152 476)  routing T_22_29.sp4_h_l_39 <X> T_22_29.sp4_h_r_10
 (10 12)  (1154 476)  (1154 476)  routing T_22_29.sp4_h_l_39 <X> T_22_29.sp4_h_r_10


LogicTile_24_29

 (19 5)  (1271 469)  (1271 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 9)  (1260 473)  (1260 473)  routing T_24_29.sp4_h_r_7 <X> T_24_29.sp4_v_b_7
 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_h_l_39 <X> T_24_29.sp4_v_t_42


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_h_l_23
 (1 3)  (1349 467)  (1349 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (6 6)  (1354 470)  (1354 470)  routing T_26_29.sp4_h_l_47 <X> T_26_29.sp4_v_t_38
 (6 9)  (1354 473)  (1354 473)  routing T_26_29.sp4_h_l_43 <X> T_26_29.sp4_h_r_6


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (12 8)  (1414 472)  (1414 472)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_h_r_8
 (11 9)  (1413 473)  (1413 473)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_h_r_8
 (13 9)  (1415 473)  (1415 473)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_h_r_8
 (8 13)  (1410 477)  (1410 477)  routing T_27_29.sp4_h_r_10 <X> T_27_29.sp4_v_b_10


LogicTile_28_29

 (8 10)  (1464 474)  (1464 474)  routing T_28_29.sp4_v_t_36 <X> T_28_29.sp4_h_l_42
 (9 10)  (1465 474)  (1465 474)  routing T_28_29.sp4_v_t_36 <X> T_28_29.sp4_h_l_42
 (10 10)  (1466 474)  (1466 474)  routing T_28_29.sp4_v_t_36 <X> T_28_29.sp4_h_l_42


LogicTile_29_29

 (6 14)  (1516 478)  (1516 478)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_v_t_44
 (11 14)  (1521 478)  (1521 478)  routing T_29_29.sp4_v_b_3 <X> T_29_29.sp4_v_t_46
 (13 14)  (1523 478)  (1523 478)  routing T_29_29.sp4_v_b_3 <X> T_29_29.sp4_v_t_46


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (5 4)  (1569 468)  (1569 468)  routing T_30_29.sp4_v_b_3 <X> T_30_29.sp4_h_r_3
 (6 5)  (1570 469)  (1570 469)  routing T_30_29.sp4_v_b_3 <X> T_30_29.sp4_h_r_3
 (11 14)  (1575 478)  (1575 478)  routing T_30_29.sp4_h_l_43 <X> T_30_29.sp4_v_t_46


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (8 4)  (1626 468)  (1626 468)  routing T_31_29.sp4_h_l_45 <X> T_31_29.sp4_h_r_4
 (10 4)  (1628 468)  (1628 468)  routing T_31_29.sp4_h_l_45 <X> T_31_29.sp4_h_r_4
 (19 5)  (1637 469)  (1637 469)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (8 14)  (1626 478)  (1626 478)  routing T_31_29.sp4_v_t_41 <X> T_31_29.sp4_h_l_47
 (9 14)  (1627 478)  (1627 478)  routing T_31_29.sp4_v_t_41 <X> T_31_29.sp4_h_l_47
 (10 14)  (1628 478)  (1628 478)  routing T_31_29.sp4_v_t_41 <X> T_31_29.sp4_h_l_47


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 466)  (1731 466)  routing T_33_29.span4_horz_27 <X> T_33_29.lc_trk_g0_3
 (6 2)  (1732 466)  (1732 466)  routing T_33_29.span4_horz_27 <X> T_33_29.lc_trk_g0_3
 (7 2)  (1733 466)  (1733 466)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 467)  (1734 467)  routing T_33_29.span4_horz_27 <X> T_33_29.lc_trk_g0_3
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 472)  (1731 472)  routing T_33_29.span4_horz_17 <X> T_33_29.lc_trk_g1_1
 (6 8)  (1732 472)  (1732 472)  routing T_33_29.span4_horz_17 <X> T_33_29.lc_trk_g1_1
 (7 8)  (1733 472)  (1733 472)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (1737 474)  (1737 474)  routing T_33_29.lc_trk_g1_1 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g0_3 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 450)  (12 450)  routing T_0_28.span4_horz_35 <X> T_0_28.lc_trk_g0_3
 (6 2)  (11 450)  (11 450)  routing T_0_28.span4_horz_35 <X> T_0_28.lc_trk_g0_3
 (7 2)  (10 450)  (10 450)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (9 450)  (9 450)  routing T_0_28.span4_horz_35 <X> T_0_28.lc_trk_g0_3
 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (5 4)  (12 452)  (12 452)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (7 4)  (10 452)  (10 452)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_5 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (8 5)  (9 453)  (9 453)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g0_5
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_7 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 455)  (13 455)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g0_6
 (5 7)  (12 455)  (12 455)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g0_6
 (7 7)  (10 455)  (10 455)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 459)  (5 459)  routing T_0_28.lc_trk_g0_3 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (5 14)  (12 462)  (12 462)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7
 (7 14)  (10 462)  (10 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit
 (8 15)  (9 463)  (9 463)  routing T_0_28.span4_vert_b_7 <X> T_0_28.lc_trk_g1_7


LogicTile_2_28

 (12 14)  (84 462)  (84 462)  routing T_2_28.sp4_v_b_11 <X> T_2_28.sp4_h_l_46


LogicTile_4_28

 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_h_r_0


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


RAM_Tile_8_28

 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0


LogicTile_14_28

 (2 4)  (710 452)  (710 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_28

 (19 2)  (781 450)  (781 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_28

 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_b_0


LogicTile_17_28

 (8 1)  (882 449)  (882 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (9 1)  (883 449)  (883 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (10 1)  (884 449)  (884 449)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_1
 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3


LogicTile_27_28

 (4 14)  (1406 462)  (1406 462)  routing T_27_28.sp4_v_b_9 <X> T_27_28.sp4_v_t_44


LogicTile_30_28

 (19 3)  (1583 451)  (1583 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (11 0)  (6 432)  (6 432)  routing T_0_27.span4_vert_b_0 <X> T_0_27.span4_vert_t_12
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_horz_25 <X> T_0_27.lc_trk_g1_1
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_25 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_25 <X> T_0_27.lc_trk_g1_1
 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_5 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 444)  (12 444)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (7 12)  (10 444)  (10 444)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (8 13)  (9 445)  (9 445)  routing T_0_27.span4_vert_b_5 <X> T_0_27.lc_trk_g1_5
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_2_27

 (3 1)  (75 433)  (75 433)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_v_b_0
 (8 2)  (80 434)  (80 434)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_36
 (10 2)  (82 434)  (82 434)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_36
 (19 11)  (91 443)  (91 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_4_27

 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0
 (11 7)  (299 439)  (299 439)  routing T_6_27.sp4_h_r_5 <X> T_6_27.sp4_h_l_40
 (2 8)  (290 440)  (290 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_27

 (6 13)  (444 445)  (444 445)  routing T_9_27.sp4_h_l_44 <X> T_9_27.sp4_h_r_9


LogicTile_10_27

 (11 7)  (503 439)  (503 439)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_h_l_40
 (8 9)  (500 441)  (500 441)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_b_7


LogicTile_11_27

 (8 1)  (554 433)  (554 433)  routing T_11_27.sp4_h_r_1 <X> T_11_27.sp4_v_b_1
 (2 4)  (548 436)  (548 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0


LogicTile_13_27

 (4 4)  (658 436)  (658 436)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (6 4)  (660 436)  (660 436)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (5 5)  (659 437)  (659 437)  routing T_13_27.sp4_h_l_44 <X> T_13_27.sp4_v_b_3
 (6 8)  (660 440)  (660 440)  routing T_13_27.sp4_h_r_1 <X> T_13_27.sp4_v_b_6


LogicTile_14_27

 (11 7)  (719 439)  (719 439)  routing T_14_27.sp4_h_r_5 <X> T_14_27.sp4_h_l_40


LogicTile_15_27

 (8 2)  (770 434)  (770 434)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_h_l_36
 (3 12)  (765 444)  (765 444)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1
 (3 13)  (765 445)  (765 445)  routing T_15_27.sp12_v_b_1 <X> T_15_27.sp12_h_r_1


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0
 (19 13)  (835 445)  (835 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (8 2)  (882 434)  (882 434)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_h_l_36
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (2 4)  (876 436)  (876 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (10 13)  (884 445)  (884 445)  routing T_17_27.sp4_h_r_5 <X> T_17_27.sp4_v_b_10


LogicTile_18_27

 (2 0)  (930 432)  (930 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 6)  (940 438)  (940 438)  routing T_18_27.sp4_v_b_5 <X> T_18_27.sp4_h_l_40
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_27

 (11 0)  (993 432)  (993 432)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_v_b_2
 (13 0)  (995 432)  (995 432)  routing T_19_27.sp4_v_t_43 <X> T_19_27.sp4_v_b_2


LogicTile_20_27

 (6 2)  (1042 434)  (1042 434)  routing T_20_27.sp4_h_l_42 <X> T_20_27.sp4_v_t_37
 (6 10)  (1042 442)  (1042 442)  routing T_20_27.sp4_v_b_3 <X> T_20_27.sp4_v_t_43
 (5 11)  (1041 443)  (1041 443)  routing T_20_27.sp4_v_b_3 <X> T_20_27.sp4_v_t_43


LogicTile_24_27

 (12 0)  (1264 432)  (1264 432)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_2
 (19 0)  (1271 432)  (1271 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 1)  (1263 433)  (1263 433)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_2
 (11 14)  (1263 446)  (1263 446)  routing T_24_27.sp4_v_b_3 <X> T_24_27.sp4_v_t_46
 (13 14)  (1265 446)  (1265 446)  routing T_24_27.sp4_v_b_3 <X> T_24_27.sp4_v_t_46


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_h_l_23
 (2 14)  (1350 446)  (1350 446)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23
 (12 4)  (1468 436)  (1468 436)  routing T_28_27.sp4_h_l_39 <X> T_28_27.sp4_h_r_5
 (13 5)  (1469 437)  (1469 437)  routing T_28_27.sp4_h_l_39 <X> T_28_27.sp4_h_r_5


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23
 (8 15)  (1518 447)  (1518 447)  routing T_29_27.sp4_h_l_47 <X> T_29_27.sp4_v_t_47


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_h_l_23


LogicTile_32_27

 (12 8)  (1684 440)  (1684 440)  routing T_32_27.sp4_h_l_40 <X> T_32_27.sp4_h_r_8
 (13 9)  (1685 441)  (1685 441)  routing T_32_27.sp4_h_l_40 <X> T_32_27.sp4_h_r_8


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 440)  (1730 440)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (4 9)  (1730 441)  (1730 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (6 9)  (1732 441)  (1732 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (7 9)  (1733 441)  (1733 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_0 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_2_26

 (3 14)  (75 430)  (75 430)  routing T_2_26.sp12_h_r_1 <X> T_2_26.sp12_v_t_22
 (3 15)  (75 431)  (75 431)  routing T_2_26.sp12_h_r_1 <X> T_2_26.sp12_v_t_22


LogicTile_4_26

 (8 15)  (188 431)  (188 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (9 15)  (189 431)  (189 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47
 (10 15)  (190 431)  (190 431)  routing T_4_26.sp4_h_r_4 <X> T_4_26.sp4_v_t_47


LogicTile_5_26

 (1 3)  (235 419)  (235 419)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 6)  (237 422)  (237 422)  routing T_5_26.sp12_h_r_0 <X> T_5_26.sp12_v_t_23
 (3 7)  (237 423)  (237 423)  routing T_5_26.sp12_h_r_0 <X> T_5_26.sp12_v_t_23


LogicTile_7_26

 (11 10)  (353 426)  (353 426)  routing T_7_26.sp4_h_r_2 <X> T_7_26.sp4_v_t_45
 (13 10)  (355 426)  (355 426)  routing T_7_26.sp4_h_r_2 <X> T_7_26.sp4_v_t_45
 (12 11)  (354 427)  (354 427)  routing T_7_26.sp4_h_r_2 <X> T_7_26.sp4_v_t_45


RAM_Tile_8_26

 (13 14)  (409 430)  (409 430)  routing T_8_26.sp4_h_r_11 <X> T_8_26.sp4_v_t_46
 (19 14)  (415 430)  (415 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (12 15)  (408 431)  (408 431)  routing T_8_26.sp4_h_r_11 <X> T_8_26.sp4_v_t_46


LogicTile_9_26

 (22 1)  (460 417)  (460 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (4 6)  (442 422)  (442 422)  routing T_9_26.sp4_h_r_3 <X> T_9_26.sp4_v_t_38
 (27 6)  (465 422)  (465 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 422)  (466 422)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 422)  (467 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 422)  (470 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 422)  (474 422)  LC_3 Logic Functioning bit
 (38 6)  (476 422)  (476 422)  LC_3 Logic Functioning bit
 (41 6)  (479 422)  (479 422)  LC_3 Logic Functioning bit
 (43 6)  (481 422)  (481 422)  LC_3 Logic Functioning bit
 (46 6)  (484 422)  (484 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (443 423)  (443 423)  routing T_9_26.sp4_h_r_3 <X> T_9_26.sp4_v_t_38
 (26 7)  (464 423)  (464 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 423)  (465 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 423)  (466 423)  routing T_9_26.lc_trk_g3_2 <X> T_9_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 423)  (467 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 423)  (468 423)  routing T_9_26.lc_trk_g3_3 <X> T_9_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 423)  (469 423)  routing T_9_26.lc_trk_g0_2 <X> T_9_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 423)  (474 423)  LC_3 Logic Functioning bit
 (38 7)  (476 423)  (476 423)  LC_3 Logic Functioning bit
 (40 7)  (478 423)  (478 423)  LC_3 Logic Functioning bit
 (42 7)  (480 423)  (480 423)  LC_3 Logic Functioning bit
 (6 12)  (444 428)  (444 428)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_v_b_9
 (22 12)  (460 428)  (460 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 13)  (443 429)  (443 429)  routing T_9_26.sp4_v_t_43 <X> T_9_26.sp4_v_b_9
 (22 13)  (460 429)  (460 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_10_26

 (13 6)  (505 422)  (505 422)  routing T_10_26.sp4_h_r_5 <X> T_10_26.sp4_v_t_40
 (19 6)  (511 422)  (511 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 7)  (504 423)  (504 423)  routing T_10_26.sp4_h_r_5 <X> T_10_26.sp4_v_t_40
 (13 14)  (505 430)  (505 430)  routing T_10_26.sp4_h_r_11 <X> T_10_26.sp4_v_t_46
 (12 15)  (504 431)  (504 431)  routing T_10_26.sp4_h_r_11 <X> T_10_26.sp4_v_t_46


LogicTile_11_26

 (32 0)  (578 416)  (578 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 416)  (579 416)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 416)  (580 416)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 416)  (586 416)  LC_0 Logic Functioning bit
 (41 0)  (587 416)  (587 416)  LC_0 Logic Functioning bit
 (42 0)  (588 416)  (588 416)  LC_0 Logic Functioning bit
 (43 0)  (589 416)  (589 416)  LC_0 Logic Functioning bit
 (46 0)  (592 416)  (592 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (577 417)  (577 417)  routing T_11_26.lc_trk_g3_2 <X> T_11_26.wire_logic_cluster/lc_0/in_3
 (40 1)  (586 417)  (586 417)  LC_0 Logic Functioning bit
 (41 1)  (587 417)  (587 417)  LC_0 Logic Functioning bit
 (42 1)  (588 417)  (588 417)  LC_0 Logic Functioning bit
 (43 1)  (589 417)  (589 417)  LC_0 Logic Functioning bit
 (14 2)  (560 418)  (560 418)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (14 3)  (560 419)  (560 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 4)  (568 420)  (568 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 6)  (572 422)  (572 422)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 422)  (575 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 422)  (576 422)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 422)  (578 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 422)  (580 422)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 422)  (582 422)  LC_3 Logic Functioning bit
 (38 6)  (584 422)  (584 422)  LC_3 Logic Functioning bit
 (41 6)  (587 422)  (587 422)  LC_3 Logic Functioning bit
 (43 6)  (589 422)  (589 422)  LC_3 Logic Functioning bit
 (46 6)  (592 422)  (592 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (574 423)  (574 423)  routing T_11_26.lc_trk_g2_5 <X> T_11_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 423)  (575 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 423)  (577 423)  routing T_11_26.lc_trk_g1_3 <X> T_11_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 423)  (583 423)  LC_3 Logic Functioning bit
 (39 7)  (585 423)  (585 423)  LC_3 Logic Functioning bit
 (41 7)  (587 423)  (587 423)  LC_3 Logic Functioning bit
 (43 7)  (589 423)  (589 423)  LC_3 Logic Functioning bit
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (37 8)  (583 424)  (583 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (39 8)  (585 424)  (585 424)  LC_4 Logic Functioning bit
 (40 8)  (586 424)  (586 424)  LC_4 Logic Functioning bit
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (42 8)  (588 424)  (588 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (51 8)  (597 424)  (597 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (41 9)  (587 425)  (587 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (43 9)  (589 425)  (589 425)  LC_4 Logic Functioning bit
 (4 10)  (550 426)  (550 426)  routing T_11_26.sp4_v_b_10 <X> T_11_26.sp4_v_t_43
 (6 10)  (552 426)  (552 426)  routing T_11_26.sp4_v_b_10 <X> T_11_26.sp4_v_t_43
 (15 10)  (561 426)  (561 426)  routing T_11_26.sp4_v_t_32 <X> T_11_26.lc_trk_g2_5
 (16 10)  (562 426)  (562 426)  routing T_11_26.sp4_v_t_32 <X> T_11_26.lc_trk_g2_5
 (17 10)  (563 426)  (563 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 13)  (568 429)  (568 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_12_26

 (21 4)  (621 420)  (621 420)  routing T_12_26.sp4_v_b_3 <X> T_12_26.lc_trk_g1_3
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_v_b_3 <X> T_12_26.lc_trk_g1_3
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (28 6)  (628 422)  (628 422)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 422)  (630 422)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (41 6)  (641 422)  (641 422)  LC_3 Logic Functioning bit
 (43 6)  (643 422)  (643 422)  LC_3 Logic Functioning bit
 (19 7)  (619 423)  (619 423)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (27 7)  (627 423)  (627 423)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 423)  (630 423)  routing T_12_26.lc_trk_g2_6 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 423)  (631 423)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 423)  (637 423)  LC_3 Logic Functioning bit
 (39 7)  (639 423)  (639 423)  LC_3 Logic Functioning bit
 (41 7)  (641 423)  (641 423)  LC_3 Logic Functioning bit
 (43 7)  (643 423)  (643 423)  LC_3 Logic Functioning bit
 (47 7)  (647 423)  (647 423)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 10)  (603 426)  (603 426)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_h_l_22
 (3 11)  (603 427)  (603 427)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_h_l_22
 (8 11)  (608 427)  (608 427)  routing T_12_26.sp4_h_r_7 <X> T_12_26.sp4_v_t_42
 (9 11)  (609 427)  (609 427)  routing T_12_26.sp4_h_r_7 <X> T_12_26.sp4_v_t_42
 (22 11)  (622 427)  (622 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 427)  (623 427)  routing T_12_26.sp4_v_b_46 <X> T_12_26.lc_trk_g2_6
 (24 11)  (624 427)  (624 427)  routing T_12_26.sp4_v_b_46 <X> T_12_26.lc_trk_g2_6


LogicTile_13_26

 (26 2)  (680 418)  (680 418)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 418)  (681 418)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 418)  (683 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 418)  (685 418)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 418)  (686 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 418)  (688 418)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 418)  (690 418)  LC_1 Logic Functioning bit
 (38 2)  (692 418)  (692 418)  LC_1 Logic Functioning bit
 (41 2)  (695 418)  (695 418)  LC_1 Logic Functioning bit
 (43 2)  (697 418)  (697 418)  LC_1 Logic Functioning bit
 (46 2)  (700 418)  (700 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (682 419)  (682 419)  routing T_13_26.lc_trk_g2_5 <X> T_13_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 419)  (683 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 419)  (684 419)  routing T_13_26.lc_trk_g1_3 <X> T_13_26.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 419)  (691 419)  LC_1 Logic Functioning bit
 (39 3)  (693 419)  (693 419)  LC_1 Logic Functioning bit
 (41 3)  (695 419)  (695 419)  LC_1 Logic Functioning bit
 (43 3)  (697 419)  (697 419)  LC_1 Logic Functioning bit
 (22 4)  (676 420)  (676 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 420)  (677 420)  routing T_13_26.sp4_v_b_19 <X> T_13_26.lc_trk_g1_3
 (24 4)  (678 420)  (678 420)  routing T_13_26.sp4_v_b_19 <X> T_13_26.lc_trk_g1_3
 (17 5)  (671 421)  (671 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (17 6)  (671 422)  (671 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (17 10)  (671 426)  (671 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (668 427)  (668 427)  routing T_13_26.sp4_r_v_b_36 <X> T_13_26.lc_trk_g2_4
 (17 11)  (671 427)  (671 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 14)  (682 430)  (682 430)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 430)  (683 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 430)  (684 430)  routing T_13_26.lc_trk_g2_4 <X> T_13_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 430)  (685 430)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 430)  (686 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 430)  (688 430)  routing T_13_26.lc_trk_g1_5 <X> T_13_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 430)  (690 430)  LC_7 Logic Functioning bit
 (38 14)  (692 430)  (692 430)  LC_7 Logic Functioning bit
 (41 14)  (695 430)  (695 430)  LC_7 Logic Functioning bit
 (43 14)  (697 430)  (697 430)  LC_7 Logic Functioning bit
 (48 14)  (702 430)  (702 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (681 431)  (681 431)  routing T_13_26.lc_trk_g1_0 <X> T_13_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 431)  (683 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 431)  (691 431)  LC_7 Logic Functioning bit
 (39 15)  (693 431)  (693 431)  LC_7 Logic Functioning bit
 (41 15)  (695 431)  (695 431)  LC_7 Logic Functioning bit
 (43 15)  (697 431)  (697 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (19 0)  (727 416)  (727 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (12 4)  (720 420)  (720 420)  routing T_14_26.sp4_v_b_5 <X> T_14_26.sp4_h_r_5
 (11 5)  (719 421)  (719 421)  routing T_14_26.sp4_v_b_5 <X> T_14_26.sp4_h_r_5


LogicTile_15_26

 (25 0)  (787 416)  (787 416)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g0_2
 (22 1)  (784 417)  (784 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 417)  (785 417)  routing T_15_26.sp4_v_b_2 <X> T_15_26.lc_trk_g0_2
 (37 4)  (799 420)  (799 420)  LC_2 Logic Functioning bit
 (39 4)  (801 420)  (801 420)  LC_2 Logic Functioning bit
 (40 4)  (802 420)  (802 420)  LC_2 Logic Functioning bit
 (42 4)  (804 420)  (804 420)  LC_2 Logic Functioning bit
 (52 4)  (814 420)  (814 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 421)  (788 421)  routing T_15_26.lc_trk_g0_2 <X> T_15_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 421)  (791 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 421)  (798 421)  LC_2 Logic Functioning bit
 (38 5)  (800 421)  (800 421)  LC_2 Logic Functioning bit
 (41 5)  (803 421)  (803 421)  LC_2 Logic Functioning bit
 (43 5)  (805 421)  (805 421)  LC_2 Logic Functioning bit
 (9 8)  (771 424)  (771 424)  routing T_15_26.sp4_v_t_42 <X> T_15_26.sp4_h_r_7


LogicTile_16_26

 (8 4)  (824 420)  (824 420)  routing T_16_26.sp4_v_b_10 <X> T_16_26.sp4_h_r_4
 (9 4)  (825 420)  (825 420)  routing T_16_26.sp4_v_b_10 <X> T_16_26.sp4_h_r_4
 (10 4)  (826 420)  (826 420)  routing T_16_26.sp4_v_b_10 <X> T_16_26.sp4_h_r_4
 (21 4)  (837 420)  (837 420)  routing T_16_26.sp4_v_b_3 <X> T_16_26.lc_trk_g1_3
 (22 4)  (838 420)  (838 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 420)  (839 420)  routing T_16_26.sp4_v_b_3 <X> T_16_26.lc_trk_g1_3
 (14 6)  (830 422)  (830 422)  routing T_16_26.sp12_h_l_3 <X> T_16_26.lc_trk_g1_4
 (14 7)  (830 423)  (830 423)  routing T_16_26.sp12_h_l_3 <X> T_16_26.lc_trk_g1_4
 (15 7)  (831 423)  (831 423)  routing T_16_26.sp12_h_l_3 <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 430)  (843 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 430)  (846 430)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 430)  (850 430)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (48 14)  (864 430)  (864 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (843 431)  (843 431)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 431)  (847 431)  routing T_16_26.lc_trk_g1_3 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 431)  (853 431)  LC_7 Logic Functioning bit
 (39 15)  (855 431)  (855 431)  LC_7 Logic Functioning bit
 (41 15)  (857 431)  (857 431)  LC_7 Logic Functioning bit
 (43 15)  (859 431)  (859 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (22 0)  (896 416)  (896 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 416)  (897 416)  routing T_17_26.sp4_v_b_19 <X> T_17_26.lc_trk_g0_3
 (24 0)  (898 416)  (898 416)  routing T_17_26.sp4_v_b_19 <X> T_17_26.lc_trk_g0_3
 (3 2)  (877 418)  (877 418)  routing T_17_26.sp12_h_r_0 <X> T_17_26.sp12_h_l_23
 (27 2)  (901 418)  (901 418)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 418)  (904 418)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 418)  (905 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 418)  (907 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 418)  (908 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (38 2)  (912 418)  (912 418)  LC_1 Logic Functioning bit
 (47 2)  (921 418)  (921 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (877 419)  (877 419)  routing T_17_26.sp12_h_r_0 <X> T_17_26.sp12_h_l_23
 (27 3)  (901 419)  (901 419)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 419)  (902 419)  routing T_17_26.lc_trk_g3_0 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 419)  (904 419)  routing T_17_26.lc_trk_g3_7 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (37 3)  (911 419)  (911 419)  LC_1 Logic Functioning bit
 (38 3)  (912 419)  (912 419)  LC_1 Logic Functioning bit
 (39 3)  (913 419)  (913 419)  LC_1 Logic Functioning bit
 (41 3)  (915 419)  (915 419)  LC_1 Logic Functioning bit
 (43 3)  (917 419)  (917 419)  LC_1 Logic Functioning bit
 (15 4)  (889 420)  (889 420)  routing T_17_26.sp4_h_l_4 <X> T_17_26.lc_trk_g1_1
 (16 4)  (890 420)  (890 420)  routing T_17_26.sp4_h_l_4 <X> T_17_26.lc_trk_g1_1
 (17 4)  (891 420)  (891 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 420)  (892 420)  routing T_17_26.sp4_h_l_4 <X> T_17_26.lc_trk_g1_1
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (37 4)  (911 420)  (911 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (39 4)  (913 420)  (913 420)  LC_2 Logic Functioning bit
 (41 4)  (915 420)  (915 420)  LC_2 Logic Functioning bit
 (43 4)  (917 420)  (917 420)  LC_2 Logic Functioning bit
 (46 4)  (920 420)  (920 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (892 421)  (892 421)  routing T_17_26.sp4_h_l_4 <X> T_17_26.lc_trk_g1_1
 (27 5)  (901 421)  (901 421)  routing T_17_26.lc_trk_g1_1 <X> T_17_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 421)  (904 421)  routing T_17_26.lc_trk_g0_3 <X> T_17_26.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g2_0 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 422)  (908 422)  routing T_17_26.lc_trk_g1_1 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (43 6)  (917 422)  (917 422)  LC_3 Logic Functioning bit
 (27 7)  (901 423)  (901 423)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 423)  (902 423)  routing T_17_26.lc_trk_g3_4 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 423)  (910 423)  LC_3 Logic Functioning bit
 (38 7)  (912 423)  (912 423)  LC_3 Logic Functioning bit
 (40 7)  (914 423)  (914 423)  LC_3 Logic Functioning bit
 (42 7)  (916 423)  (916 423)  LC_3 Logic Functioning bit
 (53 7)  (927 423)  (927 423)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (895 424)  (895 424)  routing T_17_26.sp4_v_t_14 <X> T_17_26.lc_trk_g2_3
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 424)  (897 424)  routing T_17_26.sp4_v_t_14 <X> T_17_26.lc_trk_g2_3
 (27 8)  (901 424)  (901 424)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 424)  (902 424)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 424)  (903 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 424)  (904 424)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 424)  (905 424)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 424)  (906 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 424)  (907 424)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 424)  (910 424)  LC_4 Logic Functioning bit
 (37 8)  (911 424)  (911 424)  LC_4 Logic Functioning bit
 (38 8)  (912 424)  (912 424)  LC_4 Logic Functioning bit
 (39 8)  (913 424)  (913 424)  LC_4 Logic Functioning bit
 (41 8)  (915 424)  (915 424)  LC_4 Logic Functioning bit
 (43 8)  (917 424)  (917 424)  LC_4 Logic Functioning bit
 (16 9)  (890 425)  (890 425)  routing T_17_26.sp12_v_b_8 <X> T_17_26.lc_trk_g2_0
 (17 9)  (891 425)  (891 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (901 425)  (901 425)  routing T_17_26.lc_trk_g1_1 <X> T_17_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 425)  (903 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 425)  (904 425)  routing T_17_26.lc_trk_g3_6 <X> T_17_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 425)  (905 425)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 425)  (910 425)  LC_4 Logic Functioning bit
 (38 9)  (912 425)  (912 425)  LC_4 Logic Functioning bit
 (53 9)  (927 425)  (927 425)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 426)  (897 426)  routing T_17_26.sp4_h_r_31 <X> T_17_26.lc_trk_g2_7
 (24 10)  (898 426)  (898 426)  routing T_17_26.sp4_h_r_31 <X> T_17_26.lc_trk_g2_7
 (21 11)  (895 427)  (895 427)  routing T_17_26.sp4_h_r_31 <X> T_17_26.lc_trk_g2_7
 (14 12)  (888 428)  (888 428)  routing T_17_26.sp4_h_r_40 <X> T_17_26.lc_trk_g3_0
 (14 13)  (888 429)  (888 429)  routing T_17_26.sp4_h_r_40 <X> T_17_26.lc_trk_g3_0
 (15 13)  (889 429)  (889 429)  routing T_17_26.sp4_h_r_40 <X> T_17_26.lc_trk_g3_0
 (16 13)  (890 429)  (890 429)  routing T_17_26.sp4_h_r_40 <X> T_17_26.lc_trk_g3_0
 (17 13)  (891 429)  (891 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (896 430)  (896 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (897 430)  (897 430)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g3_7
 (25 14)  (899 430)  (899 430)  routing T_17_26.sp12_v_b_6 <X> T_17_26.lc_trk_g3_6
 (14 15)  (888 431)  (888 431)  routing T_17_26.sp4_r_v_b_44 <X> T_17_26.lc_trk_g3_4
 (17 15)  (891 431)  (891 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (895 431)  (895 431)  routing T_17_26.sp12_v_b_23 <X> T_17_26.lc_trk_g3_7
 (22 15)  (896 431)  (896 431)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (898 431)  (898 431)  routing T_17_26.sp12_v_b_6 <X> T_17_26.lc_trk_g3_6
 (25 15)  (899 431)  (899 431)  routing T_17_26.sp12_v_b_6 <X> T_17_26.lc_trk_g3_6


LogicTile_18_26

 (19 8)  (947 424)  (947 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_20_26

 (5 15)  (1041 431)  (1041 431)  routing T_20_26.sp4_h_l_44 <X> T_20_26.sp4_v_t_44


LogicTile_22_26

 (8 7)  (1152 423)  (1152 423)  routing T_22_26.sp4_v_b_1 <X> T_22_26.sp4_v_t_41
 (10 7)  (1154 423)  (1154 423)  routing T_22_26.sp4_v_b_1 <X> T_22_26.sp4_v_t_41


LogicTile_23_26

 (17 1)  (1215 417)  (1215 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (14 4)  (1212 420)  (1212 420)  routing T_23_26.sp4_v_b_8 <X> T_23_26.lc_trk_g1_0
 (27 4)  (1225 420)  (1225 420)  routing T_23_26.lc_trk_g3_2 <X> T_23_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 420)  (1226 420)  routing T_23_26.lc_trk_g3_2 <X> T_23_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 420)  (1227 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 420)  (1230 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 420)  (1232 420)  routing T_23_26.lc_trk_g1_0 <X> T_23_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 420)  (1234 420)  LC_2 Logic Functioning bit
 (38 4)  (1236 420)  (1236 420)  LC_2 Logic Functioning bit
 (41 4)  (1239 420)  (1239 420)  LC_2 Logic Functioning bit
 (43 4)  (1241 420)  (1241 420)  LC_2 Logic Functioning bit
 (47 4)  (1245 420)  (1245 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (1212 421)  (1212 421)  routing T_23_26.sp4_v_b_8 <X> T_23_26.lc_trk_g1_0
 (16 5)  (1214 421)  (1214 421)  routing T_23_26.sp4_v_b_8 <X> T_23_26.lc_trk_g1_0
 (17 5)  (1215 421)  (1215 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 5)  (1227 421)  (1227 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 421)  (1228 421)  routing T_23_26.lc_trk_g3_2 <X> T_23_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (1235 421)  (1235 421)  LC_2 Logic Functioning bit
 (39 5)  (1237 421)  (1237 421)  LC_2 Logic Functioning bit
 (41 5)  (1239 421)  (1239 421)  LC_2 Logic Functioning bit
 (43 5)  (1241 421)  (1241 421)  LC_2 Logic Functioning bit
 (8 9)  (1206 425)  (1206 425)  routing T_23_26.sp4_h_r_7 <X> T_23_26.sp4_v_b_7
 (4 12)  (1202 428)  (1202 428)  routing T_23_26.sp4_v_t_36 <X> T_23_26.sp4_v_b_9
 (6 12)  (1204 428)  (1204 428)  routing T_23_26.sp4_v_t_36 <X> T_23_26.sp4_v_b_9
 (22 13)  (1220 429)  (1220 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1223 429)  (1223 429)  routing T_23_26.sp4_r_v_b_42 <X> T_23_26.lc_trk_g3_2


LogicTile_24_26

 (19 2)  (1271 418)  (1271 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (1254 420)  (1254 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23


LogicTile_30_26

 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23
 (11 14)  (1575 430)  (1575 430)  routing T_30_26.sp4_v_b_3 <X> T_30_26.sp4_v_t_46
 (13 14)  (1577 430)  (1577 430)  routing T_30_26.sp4_v_b_3 <X> T_30_26.sp4_v_t_46


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (1 0)  (16 400)  (16 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 400)  (9 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (12 2)  (5 402)  (5 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (12 6)  (5 406)  (5 406)  routing T_0_25.span4_horz_37 <X> T_0_25.span4_vert_t_14
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (10 11)  (7 411)  (7 411)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 412)  (6 412)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_t_15
 (12 12)  (5 412)  (5 412)  routing T_0_25.span4_horz_19 <X> T_0_25.span4_vert_t_15
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (5 14)  (12 414)  (12 414)  routing T_0_25.span4_vert_b_7 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit
 (8 15)  (9 415)  (9 415)  routing T_0_25.span4_vert_b_7 <X> T_0_25.lc_trk_g1_7


LogicTile_1_25

 (4 3)  (22 403)  (22 403)  routing T_1_25.sp4_h_r_4 <X> T_1_25.sp4_h_l_37
 (6 3)  (24 403)  (24 403)  routing T_1_25.sp4_h_r_4 <X> T_1_25.sp4_h_l_37


LogicTile_2_25

 (5 4)  (77 404)  (77 404)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_h_r_3
 (4 5)  (76 405)  (76 405)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_h_r_3
 (3 14)  (75 414)  (75 414)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22
 (3 15)  (75 415)  (75 415)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22


LogicTile_3_25

 (4 11)  (130 411)  (130 411)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_h_l_43
 (6 11)  (132 411)  (132 411)  routing T_3_25.sp4_h_r_10 <X> T_3_25.sp4_h_l_43
 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0
 (11 6)  (191 406)  (191 406)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (13 6)  (193 406)  (193 406)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (12 7)  (192 407)  (192 407)  routing T_4_25.sp4_h_r_11 <X> T_4_25.sp4_v_t_40
 (10 10)  (190 410)  (190 410)  routing T_4_25.sp4_v_b_2 <X> T_4_25.sp4_h_l_42
 (3 14)  (183 414)  (183 414)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22
 (3 15)  (183 415)  (183 415)  routing T_4_25.sp12_h_r_1 <X> T_4_25.sp12_v_t_22


LogicTile_5_25

 (10 6)  (244 406)  (244 406)  routing T_5_25.sp4_v_b_11 <X> T_5_25.sp4_h_l_41
 (17 6)  (251 406)  (251 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (265 406)  (265 406)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 406)  (266 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 406)  (268 406)  routing T_5_25.lc_trk_g1_5 <X> T_5_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 406)  (274 406)  LC_3 Logic Functioning bit
 (41 6)  (275 406)  (275 406)  LC_3 Logic Functioning bit
 (42 6)  (276 406)  (276 406)  LC_3 Logic Functioning bit
 (43 6)  (277 406)  (277 406)  LC_3 Logic Functioning bit
 (46 6)  (280 406)  (280 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (274 407)  (274 407)  LC_3 Logic Functioning bit
 (41 7)  (275 407)  (275 407)  LC_3 Logic Functioning bit
 (42 7)  (276 407)  (276 407)  LC_3 Logic Functioning bit
 (43 7)  (277 407)  (277 407)  LC_3 Logic Functioning bit


LogicTile_6_25

 (6 5)  (294 405)  (294 405)  routing T_6_25.sp4_h_l_38 <X> T_6_25.sp4_h_r_3
 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 11)  (296 411)  (296 411)  routing T_6_25.sp4_h_r_7 <X> T_6_25.sp4_v_t_42
 (9 11)  (297 411)  (297 411)  routing T_6_25.sp4_h_r_7 <X> T_6_25.sp4_v_t_42


LogicTile_7_25

 (4 14)  (346 414)  (346 414)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_44
 (8 14)  (350 414)  (350 414)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_h_l_47
 (10 14)  (352 414)  (352 414)  routing T_7_25.sp4_h_r_2 <X> T_7_25.sp4_h_l_47
 (5 15)  (347 415)  (347 415)  routing T_7_25.sp4_h_r_9 <X> T_7_25.sp4_v_t_44


RAM_Tile_8_25

 (19 14)  (415 414)  (415 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15


LogicTile_9_25

 (25 0)  (463 400)  (463 400)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (22 1)  (460 401)  (460 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (461 401)  (461 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (24 1)  (462 401)  (462 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (25 1)  (463 401)  (463 401)  routing T_9_25.sp4_h_l_7 <X> T_9_25.lc_trk_g0_2
 (5 5)  (443 405)  (443 405)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_v_b_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (478 410)  (478 410)  LC_5 Logic Functioning bit
 (41 10)  (479 410)  (479 410)  LC_5 Logic Functioning bit
 (42 10)  (480 410)  (480 410)  LC_5 Logic Functioning bit
 (43 10)  (481 410)  (481 410)  LC_5 Logic Functioning bit
 (31 11)  (469 411)  (469 411)  routing T_9_25.lc_trk_g0_2 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (40 11)  (478 411)  (478 411)  LC_5 Logic Functioning bit
 (41 11)  (479 411)  (479 411)  LC_5 Logic Functioning bit
 (42 11)  (480 411)  (480 411)  LC_5 Logic Functioning bit
 (43 11)  (481 411)  (481 411)  LC_5 Logic Functioning bit
 (47 11)  (485 411)  (485 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (4 12)  (442 412)  (442 412)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_9
 (5 13)  (443 413)  (443 413)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_9


LogicTile_10_25

 (4 4)  (496 404)  (496 404)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_3
 (5 5)  (497 405)  (497 405)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_v_b_3
 (15 6)  (507 406)  (507 406)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g1_5
 (16 6)  (508 406)  (508 406)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g1_5
 (17 6)  (509 406)  (509 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 406)  (510 406)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g1_5
 (18 7)  (510 407)  (510 407)  routing T_10_25.sp4_h_r_21 <X> T_10_25.lc_trk_g1_5
 (26 12)  (518 412)  (518 412)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (37 12)  (529 412)  (529 412)  LC_6 Logic Functioning bit
 (39 12)  (531 412)  (531 412)  LC_6 Logic Functioning bit
 (40 12)  (532 412)  (532 412)  LC_6 Logic Functioning bit
 (42 12)  (534 412)  (534 412)  LC_6 Logic Functioning bit
 (27 13)  (519 413)  (519 413)  routing T_10_25.lc_trk_g1_5 <X> T_10_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 413)  (521 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (41 13)  (533 413)  (533 413)  LC_6 Logic Functioning bit
 (43 13)  (535 413)  (535 413)  LC_6 Logic Functioning bit
 (47 13)  (539 413)  (539 413)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (19 15)  (511 415)  (511 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_25

 (8 5)  (554 405)  (554 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4
 (10 5)  (556 405)  (556 405)  routing T_11_25.sp4_v_t_36 <X> T_11_25.sp4_v_b_4
 (32 6)  (578 406)  (578 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 406)  (579 406)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 406)  (580 406)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 406)  (586 406)  LC_3 Logic Functioning bit
 (41 6)  (587 406)  (587 406)  LC_3 Logic Functioning bit
 (42 6)  (588 406)  (588 406)  LC_3 Logic Functioning bit
 (43 6)  (589 406)  (589 406)  LC_3 Logic Functioning bit
 (47 6)  (593 406)  (593 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (40 7)  (586 407)  (586 407)  LC_3 Logic Functioning bit
 (41 7)  (587 407)  (587 407)  LC_3 Logic Functioning bit
 (42 7)  (588 407)  (588 407)  LC_3 Logic Functioning bit
 (43 7)  (589 407)  (589 407)  LC_3 Logic Functioning bit
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (13 14)  (559 414)  (559 414)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_46
 (12 15)  (558 415)  (558 415)  routing T_11_25.sp4_h_r_11 <X> T_11_25.sp4_v_t_46


LogicTile_12_25

 (22 6)  (622 406)  (622 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (631 406)  (631 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 406)  (632 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 406)  (634 406)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 406)  (640 406)  LC_3 Logic Functioning bit
 (41 6)  (641 406)  (641 406)  LC_3 Logic Functioning bit
 (42 6)  (642 406)  (642 406)  LC_3 Logic Functioning bit
 (43 6)  (643 406)  (643 406)  LC_3 Logic Functioning bit
 (46 6)  (646 406)  (646 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (631 407)  (631 407)  routing T_12_25.lc_trk_g1_7 <X> T_12_25.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 407)  (640 407)  LC_3 Logic Functioning bit
 (41 7)  (641 407)  (641 407)  LC_3 Logic Functioning bit
 (42 7)  (642 407)  (642 407)  LC_3 Logic Functioning bit
 (43 7)  (643 407)  (643 407)  LC_3 Logic Functioning bit
 (9 10)  (609 410)  (609 410)  routing T_12_25.sp4_v_b_7 <X> T_12_25.sp4_h_l_42


LogicTile_13_25

 (13 11)  (667 411)  (667 411)  routing T_13_25.sp4_v_b_3 <X> T_13_25.sp4_h_l_45


LogicTile_14_25

 (3 10)  (711 410)  (711 410)  routing T_14_25.sp12_h_r_1 <X> T_14_25.sp12_h_l_22
 (3 11)  (711 411)  (711 411)  routing T_14_25.sp12_h_r_1 <X> T_14_25.sp12_h_l_22
 (2 12)  (710 412)  (710 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_25

 (12 0)  (774 400)  (774 400)  routing T_15_25.sp4_v_t_39 <X> T_15_25.sp4_h_r_2
 (4 2)  (766 402)  (766 402)  routing T_15_25.sp4_v_b_0 <X> T_15_25.sp4_v_t_37


LogicTile_16_25

 (3 5)  (819 405)  (819 405)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_h_r_0
 (12 5)  (828 405)  (828 405)  routing T_16_25.sp4_h_r_5 <X> T_16_25.sp4_v_b_5
 (16 9)  (832 409)  (832 409)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g2_0
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 10)  (842 410)  (842 410)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (32 10)  (848 410)  (848 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 410)  (849 410)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 410)  (853 410)  LC_5 Logic Functioning bit
 (39 10)  (855 410)  (855 410)  LC_5 Logic Functioning bit
 (26 11)  (842 411)  (842 411)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 411)  (843 411)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 411)  (844 411)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 411)  (845 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 411)  (852 411)  LC_5 Logic Functioning bit
 (38 11)  (854 411)  (854 411)  LC_5 Logic Functioning bit
 (46 11)  (862 411)  (862 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_25

 (2 0)  (876 400)  (876 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 2)  (899 402)  (899 402)  routing T_17_25.sp4_v_b_6 <X> T_17_25.lc_trk_g0_6
 (22 3)  (896 403)  (896 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 403)  (897 403)  routing T_17_25.sp4_v_b_6 <X> T_17_25.lc_trk_g0_6
 (11 4)  (885 404)  (885 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (22 4)  (896 404)  (896 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (12 5)  (886 405)  (886 405)  routing T_17_25.sp4_h_l_46 <X> T_17_25.sp4_v_b_5
 (26 5)  (900 405)  (900 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 405)  (901 405)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g2_3 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 405)  (905 405)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (3 6)  (877 406)  (877 406)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_v_t_23
 (3 7)  (877 407)  (877 407)  routing T_17_25.sp12_h_r_0 <X> T_17_25.sp12_v_t_23
 (21 8)  (895 408)  (895 408)  routing T_17_25.sp12_v_t_0 <X> T_17_25.lc_trk_g2_3
 (22 8)  (896 408)  (896 408)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (898 408)  (898 408)  routing T_17_25.sp12_v_t_0 <X> T_17_25.lc_trk_g2_3
 (21 9)  (895 409)  (895 409)  routing T_17_25.sp12_v_t_0 <X> T_17_25.lc_trk_g2_3
 (3 10)  (877 410)  (877 410)  routing T_17_25.sp12_h_r_1 <X> T_17_25.sp12_h_l_22
 (26 10)  (900 410)  (900 410)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 410)  (904 410)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 410)  (908 410)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (41 10)  (915 410)  (915 410)  LC_5 Logic Functioning bit
 (43 10)  (917 410)  (917 410)  LC_5 Logic Functioning bit
 (52 10)  (926 410)  (926 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (877 411)  (877 411)  routing T_17_25.sp12_h_r_1 <X> T_17_25.sp12_h_l_22
 (27 11)  (901 411)  (901 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 411)  (902 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 411)  (904 411)  routing T_17_25.lc_trk_g0_6 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 411)  (905 411)  routing T_17_25.lc_trk_g1_3 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (40 11)  (914 411)  (914 411)  LC_5 Logic Functioning bit
 (42 11)  (916 411)  (916 411)  LC_5 Logic Functioning bit
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 413)  (897 413)  routing T_17_25.sp4_h_l_15 <X> T_17_25.lc_trk_g3_2
 (24 13)  (898 413)  (898 413)  routing T_17_25.sp4_h_l_15 <X> T_17_25.lc_trk_g3_2
 (25 13)  (899 413)  (899 413)  routing T_17_25.sp4_h_l_15 <X> T_17_25.lc_trk_g3_2
 (14 14)  (888 414)  (888 414)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (14 15)  (888 415)  (888 415)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (16 15)  (890 415)  (890 415)  routing T_17_25.sp4_v_b_36 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_18_25

 (6 0)  (934 400)  (934 400)  routing T_18_25.sp4_v_t_44 <X> T_18_25.sp4_v_b_0
 (5 1)  (933 401)  (933 401)  routing T_18_25.sp4_v_t_44 <X> T_18_25.sp4_v_b_0
 (21 4)  (949 404)  (949 404)  routing T_18_25.sp4_v_b_3 <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (951 404)  (951 404)  routing T_18_25.sp4_v_b_3 <X> T_18_25.lc_trk_g1_3
 (14 6)  (942 406)  (942 406)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (14 7)  (942 407)  (942 407)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (15 7)  (943 407)  (943 407)  routing T_18_25.sp12_h_l_3 <X> T_18_25.lc_trk_g1_4
 (17 7)  (945 407)  (945 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (25 8)  (953 408)  (953 408)  routing T_18_25.sp4_v_t_23 <X> T_18_25.lc_trk_g2_2
 (22 9)  (950 409)  (950 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 409)  (951 409)  routing T_18_25.sp4_v_t_23 <X> T_18_25.lc_trk_g2_2
 (25 9)  (953 409)  (953 409)  routing T_18_25.sp4_v_t_23 <X> T_18_25.lc_trk_g2_2
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 414)  (956 414)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 414)  (964 414)  LC_7 Logic Functioning bit
 (38 14)  (966 414)  (966 414)  LC_7 Logic Functioning bit
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (43 14)  (971 414)  (971 414)  LC_7 Logic Functioning bit
 (47 14)  (975 414)  (975 414)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (955 415)  (955 415)  routing T_18_25.lc_trk_g1_4 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 415)  (958 415)  routing T_18_25.lc_trk_g2_2 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 415)  (959 415)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 415)  (964 415)  LC_7 Logic Functioning bit
 (38 15)  (966 415)  (966 415)  LC_7 Logic Functioning bit
 (40 15)  (968 415)  (968 415)  LC_7 Logic Functioning bit
 (42 15)  (970 415)  (970 415)  LC_7 Logic Functioning bit


LogicTile_19_25



LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (3 2)  (1039 402)  (1039 402)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_h_l_23
 (11 2)  (1047 402)  (1047 402)  routing T_20_25.sp4_h_l_44 <X> T_20_25.sp4_v_t_39
 (3 3)  (1039 403)  (1039 403)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_h_l_23
 (8 4)  (1044 404)  (1044 404)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_r_4
 (9 4)  (1045 404)  (1045 404)  routing T_20_25.sp4_v_b_4 <X> T_20_25.sp4_h_r_4
 (6 6)  (1042 406)  (1042 406)  routing T_20_25.sp4_h_l_47 <X> T_20_25.sp4_v_t_38


LogicTile_21_25



LogicTile_22_25

 (26 2)  (1170 402)  (1170 402)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 402)  (1172 402)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 402)  (1173 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 402)  (1174 402)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 402)  (1175 402)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 402)  (1176 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 402)  (1178 402)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 402)  (1180 402)  LC_1 Logic Functioning bit
 (38 2)  (1182 402)  (1182 402)  LC_1 Logic Functioning bit
 (41 2)  (1185 402)  (1185 402)  LC_1 Logic Functioning bit
 (43 2)  (1187 402)  (1187 402)  LC_1 Logic Functioning bit
 (47 2)  (1191 402)  (1191 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1171 403)  (1171 403)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 403)  (1172 403)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 403)  (1173 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 403)  (1180 403)  LC_1 Logic Functioning bit
 (38 3)  (1182 403)  (1182 403)  LC_1 Logic Functioning bit
 (40 3)  (1184 403)  (1184 403)  LC_1 Logic Functioning bit
 (42 3)  (1186 403)  (1186 403)  LC_1 Logic Functioning bit
 (16 6)  (1160 406)  (1160 406)  routing T_22_25.sp4_v_b_13 <X> T_22_25.lc_trk_g1_5
 (17 6)  (1161 406)  (1161 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 406)  (1162 406)  routing T_22_25.sp4_v_b_13 <X> T_22_25.lc_trk_g1_5
 (18 7)  (1162 407)  (1162 407)  routing T_22_25.sp4_v_b_13 <X> T_22_25.lc_trk_g1_5
 (14 11)  (1158 411)  (1158 411)  routing T_22_25.sp4_h_l_17 <X> T_22_25.lc_trk_g2_4
 (15 11)  (1159 411)  (1159 411)  routing T_22_25.sp4_h_l_17 <X> T_22_25.lc_trk_g2_4
 (16 11)  (1160 411)  (1160 411)  routing T_22_25.sp4_h_l_17 <X> T_22_25.lc_trk_g2_4
 (17 11)  (1161 411)  (1161 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (17 15)  (1161 415)  (1161 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_23_25

 (22 1)  (1220 401)  (1220 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1221 401)  (1221 401)  routing T_23_25.sp4_v_b_18 <X> T_23_25.lc_trk_g0_2
 (24 1)  (1222 401)  (1222 401)  routing T_23_25.sp4_v_b_18 <X> T_23_25.lc_trk_g0_2
 (15 6)  (1213 406)  (1213 406)  routing T_23_25.sp4_v_b_21 <X> T_23_25.lc_trk_g1_5
 (16 6)  (1214 406)  (1214 406)  routing T_23_25.sp4_v_b_21 <X> T_23_25.lc_trk_g1_5
 (17 6)  (1215 406)  (1215 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (14 7)  (1212 407)  (1212 407)  routing T_23_25.sp4_h_r_4 <X> T_23_25.lc_trk_g1_4
 (15 7)  (1213 407)  (1213 407)  routing T_23_25.sp4_h_r_4 <X> T_23_25.lc_trk_g1_4
 (16 7)  (1214 407)  (1214 407)  routing T_23_25.sp4_h_r_4 <X> T_23_25.lc_trk_g1_4
 (17 7)  (1215 407)  (1215 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 10)  (1224 410)  (1224 410)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 410)  (1227 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 410)  (1229 410)  routing T_23_25.lc_trk_g1_5 <X> T_23_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 410)  (1230 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 410)  (1232 410)  routing T_23_25.lc_trk_g1_5 <X> T_23_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 410)  (1234 410)  LC_5 Logic Functioning bit
 (38 10)  (1236 410)  (1236 410)  LC_5 Logic Functioning bit
 (41 10)  (1239 410)  (1239 410)  LC_5 Logic Functioning bit
 (43 10)  (1241 410)  (1241 410)  LC_5 Logic Functioning bit
 (48 10)  (1246 410)  (1246 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (1225 411)  (1225 411)  routing T_23_25.lc_trk_g1_4 <X> T_23_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 411)  (1227 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 411)  (1228 411)  routing T_23_25.lc_trk_g0_2 <X> T_23_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 411)  (1234 411)  LC_5 Logic Functioning bit
 (38 11)  (1236 411)  (1236 411)  LC_5 Logic Functioning bit
 (40 11)  (1238 411)  (1238 411)  LC_5 Logic Functioning bit
 (42 11)  (1240 411)  (1240 411)  LC_5 Logic Functioning bit


LogicTile_24_25



RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23


LogicTile_26_25

 (2 14)  (1350 414)  (1350 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_25

 (11 2)  (1413 402)  (1413 402)  routing T_27_25.sp4_v_b_6 <X> T_27_25.sp4_v_t_39
 (13 2)  (1415 402)  (1415 402)  routing T_27_25.sp4_v_b_6 <X> T_27_25.sp4_v_t_39
 (22 4)  (1424 404)  (1424 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (8 6)  (1410 406)  (1410 406)  routing T_27_25.sp4_v_t_47 <X> T_27_25.sp4_h_l_41
 (9 6)  (1411 406)  (1411 406)  routing T_27_25.sp4_v_t_47 <X> T_27_25.sp4_h_l_41
 (10 6)  (1412 406)  (1412 406)  routing T_27_25.sp4_v_t_47 <X> T_27_25.sp4_h_l_41
 (37 8)  (1439 408)  (1439 408)  LC_4 Logic Functioning bit
 (39 8)  (1441 408)  (1441 408)  LC_4 Logic Functioning bit
 (40 8)  (1442 408)  (1442 408)  LC_4 Logic Functioning bit
 (42 8)  (1444 408)  (1444 408)  LC_4 Logic Functioning bit
 (48 8)  (1450 408)  (1450 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1428 409)  (1428 409)  routing T_27_25.lc_trk_g1_3 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (1429 409)  (1429 409)  routing T_27_25.lc_trk_g1_3 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 409)  (1431 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1438 409)  (1438 409)  LC_4 Logic Functioning bit
 (38 9)  (1440 409)  (1440 409)  LC_4 Logic Functioning bit
 (41 9)  (1443 409)  (1443 409)  LC_4 Logic Functioning bit
 (43 9)  (1445 409)  (1445 409)  LC_4 Logic Functioning bit


LogicTile_28_25



LogicTile_29_25

 (3 2)  (1513 402)  (1513 402)  routing T_29_25.sp12_v_t_23 <X> T_29_25.sp12_h_l_23
 (6 6)  (1516 406)  (1516 406)  routing T_29_25.sp4_h_l_47 <X> T_29_25.sp4_v_t_38


LogicTile_30_25



LogicTile_31_25

 (3 7)  (1621 407)  (1621 407)  routing T_31_25.sp12_h_l_23 <X> T_31_25.sp12_v_t_23


LogicTile_32_25

 (3 3)  (1675 403)  (1675 403)  routing T_32_25.sp12_v_b_0 <X> T_32_25.sp12_h_l_23


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_31 <X> T_0_24.span4_vert_t_13
 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15
 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24

 (8 10)  (80 394)  (80 394)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_h_l_42


LogicTile_3_24

 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43


LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_5 <X> T_4_24.sp4_h_l_36
 (10 2)  (190 386)  (190 386)  routing T_4_24.sp4_h_r_5 <X> T_4_24.sp4_h_l_36


LogicTile_5_24

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (8 10)  (296 394)  (296 394)  routing T_6_24.sp4_h_r_7 <X> T_6_24.sp4_h_l_42


LogicTile_7_24

 (37 2)  (379 386)  (379 386)  LC_1 Logic Functioning bit
 (39 2)  (381 386)  (381 386)  LC_1 Logic Functioning bit
 (40 2)  (382 386)  (382 386)  LC_1 Logic Functioning bit
 (42 2)  (384 386)  (384 386)  LC_1 Logic Functioning bit
 (46 2)  (388 386)  (388 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (368 387)  (368 387)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 387)  (369 387)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 387)  (370 387)  routing T_7_24.lc_trk_g3_2 <X> T_7_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 387)  (371 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (378 387)  (378 387)  LC_1 Logic Functioning bit
 (38 3)  (380 387)  (380 387)  LC_1 Logic Functioning bit
 (41 3)  (383 387)  (383 387)  LC_1 Logic Functioning bit
 (43 3)  (385 387)  (385 387)  LC_1 Logic Functioning bit
 (19 8)  (361 392)  (361 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (4 11)  (346 395)  (346 395)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_h_l_43
 (6 11)  (348 395)  (348 395)  routing T_7_24.sp4_h_r_10 <X> T_7_24.sp4_h_l_43
 (22 13)  (364 397)  (364 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


RAM_Tile_8_24

 (12 6)  (408 390)  (408 390)  routing T_8_24.sp4_h_r_2 <X> T_8_24.sp4_h_l_40
 (13 7)  (409 391)  (409 391)  routing T_8_24.sp4_h_r_2 <X> T_8_24.sp4_h_l_40


LogicTile_9_24

 (25 2)  (463 386)  (463 386)  routing T_9_24.sp4_v_t_3 <X> T_9_24.lc_trk_g0_6
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 386)  (468 386)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 386)  (471 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 386)  (472 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 386)  (474 386)  LC_1 Logic Functioning bit
 (37 2)  (475 386)  (475 386)  LC_1 Logic Functioning bit
 (38 2)  (476 386)  (476 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (41 2)  (479 386)  (479 386)  LC_1 Logic Functioning bit
 (43 2)  (481 386)  (481 386)  LC_1 Logic Functioning bit
 (22 3)  (460 387)  (460 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 387)  (461 387)  routing T_9_24.sp4_v_t_3 <X> T_9_24.lc_trk_g0_6
 (25 3)  (463 387)  (463 387)  routing T_9_24.sp4_v_t_3 <X> T_9_24.lc_trk_g0_6
 (26 3)  (464 387)  (464 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 387)  (466 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 387)  (468 387)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 387)  (474 387)  LC_1 Logic Functioning bit
 (38 3)  (476 387)  (476 387)  LC_1 Logic Functioning bit
 (47 3)  (485 387)  (485 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (16 12)  (454 396)  (454 396)  routing T_9_24.sp4_v_b_33 <X> T_9_24.lc_trk_g3_1
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.sp4_v_b_33 <X> T_9_24.lc_trk_g3_1
 (18 13)  (456 397)  (456 397)  routing T_9_24.sp4_v_b_33 <X> T_9_24.lc_trk_g3_1


LogicTile_10_24

 (11 2)  (503 386)  (503 386)  routing T_10_24.sp4_v_b_11 <X> T_10_24.sp4_v_t_39
 (12 3)  (504 387)  (504 387)  routing T_10_24.sp4_v_b_11 <X> T_10_24.sp4_v_t_39
 (17 10)  (509 394)  (509 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (518 394)  (518 394)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (37 10)  (529 394)  (529 394)  LC_5 Logic Functioning bit
 (39 10)  (531 394)  (531 394)  LC_5 Logic Functioning bit
 (40 10)  (532 394)  (532 394)  LC_5 Logic Functioning bit
 (42 10)  (534 394)  (534 394)  LC_5 Logic Functioning bit
 (46 10)  (538 394)  (538 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (520 395)  (520 395)  routing T_10_24.lc_trk_g2_5 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 395)  (528 395)  LC_5 Logic Functioning bit
 (38 11)  (530 395)  (530 395)  LC_5 Logic Functioning bit
 (41 11)  (533 395)  (533 395)  LC_5 Logic Functioning bit
 (43 11)  (535 395)  (535 395)  LC_5 Logic Functioning bit


LogicTile_11_24

 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (40 2)  (586 386)  (586 386)  LC_1 Logic Functioning bit
 (42 2)  (588 386)  (588 386)  LC_1 Logic Functioning bit
 (27 3)  (573 387)  (573 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 387)  (574 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (51 3)  (597 387)  (597 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_24



LogicTile_13_24

 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (3 4)  (765 388)  (765 388)  routing T_15_24.sp12_v_t_23 <X> T_15_24.sp12_h_r_0
 (31 6)  (793 390)  (793 390)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 390)  (802 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (43 6)  (805 390)  (805 390)  LC_3 Logic Functioning bit
 (51 6)  (813 390)  (813 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (40 7)  (802 391)  (802 391)  LC_3 Logic Functioning bit
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (42 7)  (804 391)  (804 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (779 395)  (779 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (25 0)  (841 384)  (841 384)  routing T_16_24.sp4_v_b_2 <X> T_16_24.lc_trk_g0_2
 (22 1)  (838 385)  (838 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 385)  (839 385)  routing T_16_24.sp4_v_b_2 <X> T_16_24.lc_trk_g0_2
 (25 4)  (841 388)  (841 388)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 388)  (849 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (38 4)  (854 388)  (854 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (43 4)  (859 388)  (859 388)  LC_2 Logic Functioning bit
 (47 4)  (863 388)  (863 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 389)  (839 389)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 389)  (844 389)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 389)  (847 389)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (38 5)  (854 389)  (854 389)  LC_2 Logic Functioning bit
 (40 5)  (856 389)  (856 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (22 10)  (838 394)  (838 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 395)  (839 395)  routing T_16_24.sp12_v_b_14 <X> T_16_24.lc_trk_g2_6
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (841 396)  (841 396)  routing T_16_24.sp4_v_t_23 <X> T_16_24.lc_trk_g3_2
 (26 12)  (842 396)  (842 396)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 396)  (846 396)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 396)  (849 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 396)  (850 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (38 12)  (854 396)  (854 396)  LC_6 Logic Functioning bit
 (41 12)  (857 396)  (857 396)  LC_6 Logic Functioning bit
 (43 12)  (859 396)  (859 396)  LC_6 Logic Functioning bit
 (52 12)  (868 396)  (868 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 397)  (839 397)  routing T_16_24.sp4_v_t_23 <X> T_16_24.lc_trk_g3_2
 (25 13)  (841 397)  (841 397)  routing T_16_24.sp4_v_t_23 <X> T_16_24.lc_trk_g3_2
 (26 13)  (842 397)  (842 397)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 397)  (844 397)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g2_7 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 397)  (847 397)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 397)  (853 397)  LC_6 Logic Functioning bit
 (39 13)  (855 397)  (855 397)  LC_6 Logic Functioning bit
 (41 13)  (857 397)  (857 397)  LC_6 Logic Functioning bit
 (43 13)  (859 397)  (859 397)  LC_6 Logic Functioning bit
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (856 398)  (856 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (42 14)  (858 398)  (858 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (47 14)  (863 398)  (863 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g0_2 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (41 15)  (857 399)  (857 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit
 (43 15)  (859 399)  (859 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (4 4)  (878 388)  (878 388)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_3
 (19 4)  (893 388)  (893 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 392)  (905 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 392)  (907 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 392)  (908 392)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (38 8)  (912 392)  (912 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (43 8)  (917 392)  (917 392)  LC_4 Logic Functioning bit
 (47 8)  (921 392)  (921 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 393)  (902 393)  routing T_17_24.lc_trk_g2_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 393)  (904 393)  routing T_17_24.lc_trk_g3_2 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 393)  (905 393)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (38 9)  (912 393)  (912 393)  LC_4 Logic Functioning bit
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (896 395)  (896 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 12)  (899 396)  (899 396)  routing T_17_24.sp12_v_t_1 <X> T_17_24.lc_trk_g3_2
 (22 13)  (896 397)  (896 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (898 397)  (898 397)  routing T_17_24.sp12_v_t_1 <X> T_17_24.lc_trk_g3_2
 (25 13)  (899 397)  (899 397)  routing T_17_24.sp12_v_t_1 <X> T_17_24.lc_trk_g3_2
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_v_b_46 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_v_b_46 <X> T_17_24.lc_trk_g3_6


LogicTile_18_24

 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 392)  (961 392)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g3_0 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (41 8)  (969 392)  (969 392)  LC_4 Logic Functioning bit
 (43 8)  (971 392)  (971 392)  LC_4 Logic Functioning bit
 (51 8)  (979 392)  (979 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 393)  (965 393)  LC_4 Logic Functioning bit
 (39 9)  (967 393)  (967 393)  LC_4 Logic Functioning bit
 (41 9)  (969 393)  (969 393)  LC_4 Logic Functioning bit
 (43 9)  (971 393)  (971 393)  LC_4 Logic Functioning bit
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (950 394)  (950 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (7 11)  (935 395)  (935 395)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (949 395)  (949 395)  routing T_18_24.sp4_r_v_b_39 <X> T_18_24.lc_trk_g2_7
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 395)  (951 395)  routing T_18_24.sp4_h_r_30 <X> T_18_24.lc_trk_g2_6
 (24 11)  (952 395)  (952 395)  routing T_18_24.sp4_h_r_30 <X> T_18_24.lc_trk_g2_6
 (25 11)  (953 395)  (953 395)  routing T_18_24.sp4_h_r_30 <X> T_18_24.lc_trk_g2_6
 (14 12)  (942 396)  (942 396)  routing T_18_24.sp4_v_t_21 <X> T_18_24.lc_trk_g3_0
 (14 13)  (942 397)  (942 397)  routing T_18_24.sp4_v_t_21 <X> T_18_24.lc_trk_g3_0
 (16 13)  (944 397)  (944 397)  routing T_18_24.sp4_v_t_21 <X> T_18_24.lc_trk_g3_0
 (17 13)  (945 397)  (945 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (31 2)  (1013 386)  (1013 386)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 386)  (1022 386)  LC_1 Logic Functioning bit
 (41 2)  (1023 386)  (1023 386)  LC_1 Logic Functioning bit
 (42 2)  (1024 386)  (1024 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (52 2)  (1034 386)  (1034 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (997 387)  (997 387)  routing T_19_24.sp4_v_t_9 <X> T_19_24.lc_trk_g0_4
 (16 3)  (998 387)  (998 387)  routing T_19_24.sp4_v_t_9 <X> T_19_24.lc_trk_g0_4
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (40 3)  (1022 387)  (1022 387)  LC_1 Logic Functioning bit
 (41 3)  (1023 387)  (1023 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (43 3)  (1025 387)  (1025 387)  LC_1 Logic Functioning bit


LogicTile_20_24

 (19 4)  (1055 388)  (1055 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 10)  (1041 394)  (1041 394)  routing T_20_24.sp4_v_b_6 <X> T_20_24.sp4_h_l_43
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (31 10)  (1121 394)  (1121 394)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 394)  (1122 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 394)  (1123 394)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 394)  (1124 394)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (1130 394)  (1130 394)  LC_5 Logic Functioning bit
 (41 10)  (1131 394)  (1131 394)  LC_5 Logic Functioning bit
 (42 10)  (1132 394)  (1132 394)  LC_5 Logic Functioning bit
 (43 10)  (1133 394)  (1133 394)  LC_5 Logic Functioning bit
 (52 10)  (1142 394)  (1142 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (40 11)  (1130 395)  (1130 395)  LC_5 Logic Functioning bit
 (41 11)  (1131 395)  (1131 395)  LC_5 Logic Functioning bit
 (42 11)  (1132 395)  (1132 395)  LC_5 Logic Functioning bit
 (43 11)  (1133 395)  (1133 395)  LC_5 Logic Functioning bit
 (15 14)  (1105 398)  (1105 398)  routing T_21_24.sp4_v_t_32 <X> T_21_24.lc_trk_g3_5
 (16 14)  (1106 398)  (1106 398)  routing T_21_24.sp4_v_t_32 <X> T_21_24.lc_trk_g3_5
 (17 14)  (1107 398)  (1107 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_22_24

 (3 7)  (1147 391)  (1147 391)  routing T_22_24.sp12_h_l_23 <X> T_22_24.sp12_v_t_23


LogicTile_23_24



LogicTile_24_24

 (31 4)  (1283 388)  (1283 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 388)  (1284 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 388)  (1285 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 388)  (1286 388)  routing T_24_24.lc_trk_g3_4 <X> T_24_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (1292 388)  (1292 388)  LC_2 Logic Functioning bit
 (41 4)  (1293 388)  (1293 388)  LC_2 Logic Functioning bit
 (42 4)  (1294 388)  (1294 388)  LC_2 Logic Functioning bit
 (43 4)  (1295 388)  (1295 388)  LC_2 Logic Functioning bit
 (46 4)  (1298 388)  (1298 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (40 5)  (1292 389)  (1292 389)  LC_2 Logic Functioning bit
 (41 5)  (1293 389)  (1293 389)  LC_2 Logic Functioning bit
 (42 5)  (1294 389)  (1294 389)  LC_2 Logic Functioning bit
 (43 5)  (1295 389)  (1295 389)  LC_2 Logic Functioning bit
 (15 15)  (1267 399)  (1267 399)  routing T_24_24.sp4_v_t_33 <X> T_24_24.lc_trk_g3_4
 (16 15)  (1268 399)  (1268 399)  routing T_24_24.sp4_v_t_33 <X> T_24_24.lc_trk_g3_4
 (17 15)  (1269 399)  (1269 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


RAM_Tile_25_24

 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_l_22 <X> T_25_24.sp12_v_t_22


LogicTile_26_24



LogicTile_27_24

 (3 7)  (1405 391)  (1405 391)  routing T_27_24.sp12_h_l_23 <X> T_27_24.sp12_v_t_23
 (5 15)  (1407 399)  (1407 399)  routing T_27_24.sp4_h_l_44 <X> T_27_24.sp4_v_t_44


LogicTile_28_24



LogicTile_29_24

 (3 7)  (1513 391)  (1513 391)  routing T_29_24.sp12_h_l_23 <X> T_29_24.sp12_v_t_23


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (11 0)  (6 368)  (6 368)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_t_12
 (12 0)  (5 368)  (5 368)  routing T_0_23.span4_horz_1 <X> T_0_23.span4_vert_t_12
 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 370)  (6 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (12 2)  (5 370)  (5 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (8 2)  (188 370)  (188 370)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_h_l_36
 (10 2)  (190 370)  (190 370)  routing T_4_23.sp4_h_r_5 <X> T_4_23.sp4_h_l_36
 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (9 10)  (189 378)  (189 378)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_h_l_42
 (10 10)  (190 378)  (190 378)  routing T_4_23.sp4_h_r_4 <X> T_4_23.sp4_h_l_42
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (19 15)  (307 383)  (307 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_23

 (3 6)  (345 374)  (345 374)  routing T_7_23.sp12_h_r_0 <X> T_7_23.sp12_v_t_23
 (3 7)  (345 375)  (345 375)  routing T_7_23.sp12_h_r_0 <X> T_7_23.sp12_v_t_23


RAM_Tile_8_23

 (9 6)  (405 374)  (405 374)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_h_l_41
 (10 6)  (406 374)  (406 374)  routing T_8_23.sp4_h_r_1 <X> T_8_23.sp4_h_l_41
 (11 7)  (407 375)  (407 375)  routing T_8_23.sp4_h_r_9 <X> T_8_23.sp4_h_l_40
 (13 7)  (409 375)  (409 375)  routing T_8_23.sp4_h_r_9 <X> T_8_23.sp4_h_l_40


LogicTile_9_23

 (31 4)  (469 372)  (469 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 372)  (472 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 372)  (478 372)  LC_2 Logic Functioning bit
 (41 4)  (479 372)  (479 372)  LC_2 Logic Functioning bit
 (42 4)  (480 372)  (480 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (46 4)  (484 372)  (484 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (41 5)  (479 373)  (479 373)  LC_2 Logic Functioning bit
 (42 5)  (480 373)  (480 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (14 7)  (452 375)  (452 375)  routing T_9_23.sp4_r_v_b_28 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (459 375)  (459 375)  routing T_9_23.sp4_r_v_b_31 <X> T_9_23.lc_trk_g1_7
 (4 12)  (442 380)  (442 380)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_v_b_9
 (6 12)  (444 380)  (444 380)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_v_b_9
 (26 12)  (464 380)  (464 380)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (37 12)  (475 380)  (475 380)  LC_6 Logic Functioning bit
 (39 12)  (477 380)  (477 380)  LC_6 Logic Functioning bit
 (40 12)  (478 380)  (478 380)  LC_6 Logic Functioning bit
 (42 12)  (480 380)  (480 380)  LC_6 Logic Functioning bit
 (5 13)  (443 381)  (443 381)  routing T_9_23.sp4_h_l_38 <X> T_9_23.sp4_v_b_9
 (26 13)  (464 381)  (464 381)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 381)  (465 381)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 381)  (467 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 381)  (474 381)  LC_6 Logic Functioning bit
 (38 13)  (476 381)  (476 381)  LC_6 Logic Functioning bit
 (41 13)  (479 381)  (479 381)  LC_6 Logic Functioning bit
 (43 13)  (481 381)  (481 381)  LC_6 Logic Functioning bit
 (46 13)  (484 381)  (484 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_13_23

 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.bot_op_6 <X> T_13_23.lc_trk_g0_6
 (26 4)  (680 372)  (680 372)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (40 4)  (694 372)  (694 372)  LC_2 Logic Functioning bit
 (42 4)  (696 372)  (696 372)  LC_2 Logic Functioning bit
 (47 4)  (701 372)  (701 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (13 9)  (667 377)  (667 377)  routing T_13_23.sp4_v_t_38 <X> T_13_23.sp4_h_r_8


LogicTile_14_23

 (26 0)  (734 368)  (734 368)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (38 0)  (746 368)  (746 368)  LC_0 Logic Functioning bit
 (40 0)  (748 368)  (748 368)  LC_0 Logic Functioning bit
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (46 0)  (754 368)  (754 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (735 369)  (735 369)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (43 1)  (751 369)  (751 369)  LC_0 Logic Functioning bit
 (44 1)  (752 369)  (752 369)  LC_0 Logic Functioning bit
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_2 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 373)  (708 373)  routing T_14_23.glb_netwk_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (14 5)  (722 373)  (722 373)  routing T_14_23.sp4_r_v_b_24 <X> T_14_23.lc_trk_g1_0
 (17 5)  (725 373)  (725 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (16 6)  (724 374)  (724 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g1_5
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 374)  (726 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.lc_trk_g1_5
 (19 6)  (727 374)  (727 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (38 6)  (746 374)  (746 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (40 6)  (748 374)  (748 374)  LC_3 Logic Functioning bit
 (42 6)  (750 374)  (750 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (27 7)  (735 375)  (735 375)  routing T_14_23.lc_trk_g1_0 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (44 7)  (752 375)  (752 375)  LC_3 Logic Functioning bit
 (53 7)  (761 375)  (761 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (708 382)  (708 382)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 383)  (708 383)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_2 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 373)  (762 373)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (14 6)  (776 374)  (776 374)  routing T_15_23.sp4_v_b_4 <X> T_15_23.lc_trk_g1_4
 (16 7)  (778 375)  (778 375)  routing T_15_23.sp4_v_b_4 <X> T_15_23.lc_trk_g1_4
 (17 7)  (779 375)  (779 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (14 12)  (776 380)  (776 380)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g3_0
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 380)  (796 380)  routing T_15_23.lc_trk_g1_4 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (37 12)  (799 380)  (799 380)  LC_6 Logic Functioning bit
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (40 12)  (802 380)  (802 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (47 12)  (809 380)  (809 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (778 381)  (778 381)  routing T_15_23.sp4_v_b_24 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (37 13)  (799 381)  (799 381)  LC_6 Logic Functioning bit
 (38 13)  (800 381)  (800 381)  LC_6 Logic Functioning bit
 (39 13)  (801 381)  (801 381)  LC_6 Logic Functioning bit
 (40 13)  (802 381)  (802 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (44 13)  (806 381)  (806 381)  LC_6 Logic Functioning bit
 (0 14)  (762 382)  (762 382)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 383)  (762 383)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/s_r


LogicTile_16_23

 (16 6)  (832 374)  (832 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 374)  (834 374)  routing T_16_23.sp4_v_b_5 <X> T_16_23.lc_trk_g1_5
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (52 6)  (868 374)  (868 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g2_5 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (15 10)  (831 378)  (831 378)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g2_5
 (16 10)  (832 378)  (832 378)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g2_5
 (17 10)  (833 378)  (833 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 378)  (834 378)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g2_5
 (18 11)  (834 379)  (834 379)  routing T_16_23.sp4_h_r_45 <X> T_16_23.lc_trk_g2_5
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 382)  (839 382)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g3_7
 (24 14)  (840 382)  (840 382)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g3_7


LogicTile_17_23

 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (13 0)  (887 368)  (887 368)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_h_l_45 <X> T_17_23.sp4_v_b_2
 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (13 4)  (887 372)  (887 372)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (12 5)  (886 373)  (886 373)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_5
 (12 8)  (886 376)  (886 376)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (13 9)  (887 377)  (887 377)  routing T_17_23.sp4_h_l_40 <X> T_17_23.sp4_h_r_8
 (4 10)  (878 378)  (878 378)  routing T_17_23.sp4_v_b_6 <X> T_17_23.sp4_v_t_43
 (12 15)  (886 383)  (886 383)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_t_46


LogicTile_18_23

 (3 6)  (931 374)  (931 374)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23
 (3 7)  (931 375)  (931 375)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_t_23
 (9 15)  (937 383)  (937 383)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_v_t_47


LogicTile_20_23

 (4 6)  (1040 374)  (1040 374)  routing T_20_23.sp4_v_b_3 <X> T_20_23.sp4_v_t_38
 (19 6)  (1055 374)  (1055 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_21_23

 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1108 375)  (1108 375)  routing T_21_23.sp4_r_v_b_29 <X> T_21_23.lc_trk_g1_5
 (2 8)  (1092 376)  (1092 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 11)  (1102 379)  (1102 379)  routing T_21_23.sp4_h_l_45 <X> T_21_23.sp4_v_t_45
 (31 14)  (1121 382)  (1121 382)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 382)  (1124 382)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 382)  (1130 382)  LC_7 Logic Functioning bit
 (41 14)  (1131 382)  (1131 382)  LC_7 Logic Functioning bit
 (42 14)  (1132 382)  (1132 382)  LC_7 Logic Functioning bit
 (43 14)  (1133 382)  (1133 382)  LC_7 Logic Functioning bit
 (40 15)  (1130 383)  (1130 383)  LC_7 Logic Functioning bit
 (41 15)  (1131 383)  (1131 383)  LC_7 Logic Functioning bit
 (42 15)  (1132 383)  (1132 383)  LC_7 Logic Functioning bit
 (43 15)  (1133 383)  (1133 383)  LC_7 Logic Functioning bit
 (46 15)  (1136 383)  (1136 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_23

 (31 2)  (1175 370)  (1175 370)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 370)  (1176 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 370)  (1177 370)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 370)  (1184 370)  LC_1 Logic Functioning bit
 (41 2)  (1185 370)  (1185 370)  LC_1 Logic Functioning bit
 (42 2)  (1186 370)  (1186 370)  LC_1 Logic Functioning bit
 (43 2)  (1187 370)  (1187 370)  LC_1 Logic Functioning bit
 (52 2)  (1196 370)  (1196 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (1175 371)  (1175 371)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (40 3)  (1184 371)  (1184 371)  LC_1 Logic Functioning bit
 (41 3)  (1185 371)  (1185 371)  LC_1 Logic Functioning bit
 (42 3)  (1186 371)  (1186 371)  LC_1 Logic Functioning bit
 (43 3)  (1187 371)  (1187 371)  LC_1 Logic Functioning bit
 (31 4)  (1175 372)  (1175 372)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 372)  (1176 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 372)  (1177 372)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 372)  (1178 372)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 372)  (1184 372)  LC_2 Logic Functioning bit
 (41 4)  (1185 372)  (1185 372)  LC_2 Logic Functioning bit
 (42 4)  (1186 372)  (1186 372)  LC_2 Logic Functioning bit
 (43 4)  (1187 372)  (1187 372)  LC_2 Logic Functioning bit
 (31 5)  (1175 373)  (1175 373)  routing T_22_23.lc_trk_g3_6 <X> T_22_23.wire_logic_cluster/lc_2/in_3
 (40 5)  (1184 373)  (1184 373)  LC_2 Logic Functioning bit
 (41 5)  (1185 373)  (1185 373)  LC_2 Logic Functioning bit
 (42 5)  (1186 373)  (1186 373)  LC_2 Logic Functioning bit
 (43 5)  (1187 373)  (1187 373)  LC_2 Logic Functioning bit
 (51 5)  (1195 373)  (1195 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 10)  (1169 378)  (1169 378)  routing T_22_23.sp4_v_b_30 <X> T_22_23.lc_trk_g2_6
 (22 11)  (1166 379)  (1166 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 379)  (1167 379)  routing T_22_23.sp4_v_b_30 <X> T_22_23.lc_trk_g2_6
 (22 15)  (1166 383)  (1166 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 383)  (1167 383)  routing T_22_23.sp4_v_b_46 <X> T_22_23.lc_trk_g3_6
 (24 15)  (1168 383)  (1168 383)  routing T_22_23.sp4_v_b_46 <X> T_22_23.lc_trk_g3_6


LogicTile_24_23

 (5 7)  (1257 375)  (1257 375)  routing T_24_23.sp4_h_l_38 <X> T_24_23.sp4_v_t_38
 (5 15)  (1257 383)  (1257 383)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_t_44


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (8 4)  (1356 372)  (1356 372)  routing T_26_23.sp4_v_b_4 <X> T_26_23.sp4_h_r_4
 (9 4)  (1357 372)  (1357 372)  routing T_26_23.sp4_v_b_4 <X> T_26_23.sp4_h_r_4


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (8 4)  (1572 372)  (1572 372)  routing T_30_23.sp4_h_l_41 <X> T_30_23.sp4_h_r_4


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_horz_28 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_horz_28 <X> T_33_23.lc_trk_g0_4
 (6 5)  (1732 373)  (1732 373)  routing T_33_23.span4_horz_28 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g1_6 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (4 14)  (1730 382)  (1730 382)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (5 15)  (1731 383)  (1731 383)  routing T_33_23.span4_vert_b_14 <X> T_33_23.lc_trk_g1_6
 (7 15)  (1733 383)  (1733 383)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_22

 (5 0)  (12 352)  (12 352)  routing T_0_22.span4_horz_17 <X> T_0_22.lc_trk_g0_1
 (6 0)  (11 352)  (11 352)  routing T_0_22.span4_horz_17 <X> T_0_22.lc_trk_g0_1
 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 360)  (13 360)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g1_0
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 361)  (11 361)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g1_0
 (7 9)  (10 361)  (10 361)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 362)  (6 362)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_0 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 364)  (12 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (7 12)  (10 364)  (10 364)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 364)  (9 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (11 12)  (6 364)  (6 364)  routing T_0_22.span4_horz_19 <X> T_0_22.span4_vert_t_15
 (12 12)  (5 364)  (5 364)  routing T_0_22.span4_horz_19 <X> T_0_22.span4_vert_t_15
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_3_22

 (8 6)  (134 358)  (134 358)  routing T_3_22.sp4_h_r_4 <X> T_3_22.sp4_h_l_41
 (6 11)  (132 363)  (132 363)  routing T_3_22.sp4_h_r_6 <X> T_3_22.sp4_h_l_43


LogicTile_4_22

 (4 3)  (184 355)  (184 355)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_h_l_37
 (6 3)  (186 355)  (186 355)  routing T_4_22.sp4_h_r_4 <X> T_4_22.sp4_h_l_37


LogicTile_5_22

 (25 2)  (259 354)  (259 354)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g0_6
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (258 355)  (258 355)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.sp12_h_l_5 <X> T_5_22.lc_trk_g0_6
 (3 14)  (237 366)  (237 366)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_v_t_22
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (274 366)  (274 366)  LC_7 Logic Functioning bit
 (41 14)  (275 366)  (275 366)  LC_7 Logic Functioning bit
 (42 14)  (276 366)  (276 366)  LC_7 Logic Functioning bit
 (43 14)  (277 366)  (277 366)  LC_7 Logic Functioning bit
 (51 14)  (285 366)  (285 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (237 367)  (237 367)  routing T_5_22.sp12_h_r_1 <X> T_5_22.sp12_v_t_22
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 367)  (274 367)  LC_7 Logic Functioning bit
 (41 15)  (275 367)  (275 367)  LC_7 Logic Functioning bit
 (42 15)  (276 367)  (276 367)  LC_7 Logic Functioning bit
 (43 15)  (277 367)  (277 367)  LC_7 Logic Functioning bit


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0


LogicTile_7_22

 (10 6)  (352 358)  (352 358)  routing T_7_22.sp4_v_b_11 <X> T_7_22.sp4_h_l_41
 (4 11)  (346 363)  (346 363)  routing T_7_22.sp4_h_r_10 <X> T_7_22.sp4_h_l_43
 (6 11)  (348 363)  (348 363)  routing T_7_22.sp4_h_r_10 <X> T_7_22.sp4_h_l_43


RAM_Tile_8_22

 (9 6)  (405 358)  (405 358)  routing T_8_22.sp4_h_r_1 <X> T_8_22.sp4_h_l_41
 (10 6)  (406 358)  (406 358)  routing T_8_22.sp4_h_r_1 <X> T_8_22.sp4_h_l_41
 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_9_22

 (15 3)  (453 355)  (453 355)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g0_4
 (16 3)  (454 355)  (454 355)  routing T_9_22.sp4_v_t_9 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (452 356)  (452 356)  routing T_9_22.sp4_h_l_5 <X> T_9_22.lc_trk_g1_0
 (14 5)  (452 357)  (452 357)  routing T_9_22.sp4_h_l_5 <X> T_9_22.lc_trk_g1_0
 (15 5)  (453 357)  (453 357)  routing T_9_22.sp4_h_l_5 <X> T_9_22.lc_trk_g1_0
 (16 5)  (454 357)  (454 357)  routing T_9_22.sp4_h_l_5 <X> T_9_22.lc_trk_g1_0
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 11)  (453 363)  (453 363)  routing T_9_22.sp4_v_t_33 <X> T_9_22.lc_trk_g2_4
 (16 11)  (454 363)  (454 363)  routing T_9_22.sp4_v_t_33 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 366)  (471 366)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 366)  (474 366)  LC_7 Logic Functioning bit
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (41 14)  (479 366)  (479 366)  LC_7 Logic Functioning bit
 (43 14)  (481 366)  (481 366)  LC_7 Logic Functioning bit
 (47 14)  (485 366)  (485 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (465 367)  (465 367)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 367)  (474 367)  LC_7 Logic Functioning bit
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit


LogicTile_10_22

 (37 2)  (529 354)  (529 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (40 2)  (532 354)  (532 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (47 2)  (539 354)  (539 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (38 3)  (530 355)  (530 355)  LC_1 Logic Functioning bit
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (3 5)  (495 357)  (495 357)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_h_r_0
 (16 5)  (508 357)  (508 357)  routing T_10_22.sp12_h_r_8 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 362)  (520 362)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 362)  (525 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 362)  (526 362)  routing T_10_22.lc_trk_g3_5 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (38 10)  (530 362)  (530 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (43 10)  (535 362)  (535 362)  LC_5 Logic Functioning bit
 (47 10)  (539 362)  (539 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (518 363)  (518 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 363)  (519 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 363)  (520 363)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (38 11)  (530 363)  (530 363)  LC_5 Logic Functioning bit
 (40 11)  (532 363)  (532 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (510 365)  (510 365)  routing T_10_22.sp4_r_v_b_41 <X> T_10_22.lc_trk_g3_1
 (15 14)  (507 366)  (507 366)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (16 14)  (508 366)  (508 366)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (17 14)  (509 366)  (509 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (517 366)  (517 366)  routing T_10_22.sp4_v_b_38 <X> T_10_22.lc_trk_g3_6
 (18 15)  (510 367)  (510 367)  routing T_10_22.sp4_h_l_16 <X> T_10_22.lc_trk_g3_5
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 367)  (515 367)  routing T_10_22.sp4_v_b_38 <X> T_10_22.lc_trk_g3_6
 (25 15)  (517 367)  (517 367)  routing T_10_22.sp4_v_b_38 <X> T_10_22.lc_trk_g3_6


LogicTile_11_22

 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 354)  (579 354)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 354)  (586 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (42 2)  (588 354)  (588 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 355)  (586 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (43 3)  (589 355)  (589 355)  LC_1 Logic Functioning bit
 (46 3)  (592 355)  (592 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (4 4)  (550 356)  (550 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (25 10)  (571 362)  (571 362)  routing T_11_22.sp4_v_b_30 <X> T_11_22.lc_trk_g2_6
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 363)  (569 363)  routing T_11_22.sp4_v_b_30 <X> T_11_22.lc_trk_g2_6
 (8 14)  (554 366)  (554 366)  routing T_11_22.sp4_h_r_2 <X> T_11_22.sp4_h_l_47
 (10 14)  (556 366)  (556 366)  routing T_11_22.sp4_h_r_2 <X> T_11_22.sp4_h_l_47


LogicTile_12_22

 (8 2)  (608 354)  (608 354)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_h_l_36
 (6 6)  (606 358)  (606 358)  routing T_12_22.sp4_v_b_0 <X> T_12_22.sp4_v_t_38
 (5 7)  (605 359)  (605 359)  routing T_12_22.sp4_v_b_0 <X> T_12_22.sp4_v_t_38
 (8 7)  (608 359)  (608 359)  routing T_12_22.sp4_h_r_4 <X> T_12_22.sp4_v_t_41
 (9 7)  (609 359)  (609 359)  routing T_12_22.sp4_h_r_4 <X> T_12_22.sp4_v_t_41
 (13 7)  (613 359)  (613 359)  routing T_12_22.sp4_v_b_0 <X> T_12_22.sp4_h_l_40


LogicTile_13_22

 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_2 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (658 354)  (658 354)  routing T_13_22.sp4_h_r_6 <X> T_13_22.sp4_v_t_37
 (6 2)  (660 354)  (660 354)  routing T_13_22.sp4_h_r_6 <X> T_13_22.sp4_v_t_37
 (5 3)  (659 355)  (659 355)  routing T_13_22.sp4_h_r_6 <X> T_13_22.sp4_v_t_37
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 357)  (654 357)  routing T_13_22.glb_netwk_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (45 6)  (699 358)  (699 358)  LC_3 Logic Functioning bit
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 359)  (690 359)  LC_3 Logic Functioning bit
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (38 7)  (692 359)  (692 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (42 7)  (696 359)  (696 359)  LC_3 Logic Functioning bit
 (44 7)  (698 359)  (698 359)  LC_3 Logic Functioning bit
 (51 7)  (705 359)  (705 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 11)  (669 363)  (669 363)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g2_4
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp4_v_t_33 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 12)  (680 364)  (680 364)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 364)  (688 364)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (43 12)  (697 364)  (697 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (682 365)  (682 365)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (38 13)  (692 365)  (692 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (40 13)  (694 365)  (694 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (44 13)  (698 365)  (698 365)  LC_6 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (48 14)  (702 366)  (702 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (654 367)  (654 367)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (40 15)  (694 367)  (694 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit
 (44 15)  (698 367)  (698 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_2 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (712 354)  (712 354)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_v_t_37
 (1 4)  (709 356)  (709 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 357)  (708 357)  routing T_14_22.glb_netwk_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (15 5)  (723 357)  (723 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (16 5)  (724 357)  (724 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (17 5)  (725 357)  (725 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (11 6)  (719 358)  (719 358)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_v_t_40
 (19 6)  (727 358)  (727 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (12 7)  (720 359)  (720 359)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_v_t_40
 (12 8)  (720 360)  (720 360)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_r_8
 (28 8)  (736 360)  (736 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 360)  (738 360)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (45 8)  (753 360)  (753 360)  LC_4 Logic Functioning bit
 (48 8)  (756 360)  (756 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (11 9)  (719 361)  (719 361)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_r_8
 (13 9)  (721 361)  (721 361)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_r_8
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (44 9)  (752 361)  (752 361)  LC_4 Logic Functioning bit
 (17 10)  (725 362)  (725 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (726 363)  (726 363)  routing T_14_22.sp4_r_v_b_37 <X> T_14_22.lc_trk_g2_5
 (28 12)  (736 364)  (736 364)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 364)  (737 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 364)  (738 364)  routing T_14_22.lc_trk_g2_5 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 364)  (740 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 364)  (742 364)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 364)  (744 364)  LC_6 Logic Functioning bit
 (37 12)  (745 364)  (745 364)  LC_6 Logic Functioning bit
 (38 12)  (746 364)  (746 364)  LC_6 Logic Functioning bit
 (39 12)  (747 364)  (747 364)  LC_6 Logic Functioning bit
 (41 12)  (749 364)  (749 364)  LC_6 Logic Functioning bit
 (43 12)  (751 364)  (751 364)  LC_6 Logic Functioning bit
 (45 12)  (753 364)  (753 364)  LC_6 Logic Functioning bit
 (46 12)  (754 364)  (754 364)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (36 13)  (744 365)  (744 365)  LC_6 Logic Functioning bit
 (37 13)  (745 365)  (745 365)  LC_6 Logic Functioning bit
 (38 13)  (746 365)  (746 365)  LC_6 Logic Functioning bit
 (39 13)  (747 365)  (747 365)  LC_6 Logic Functioning bit
 (41 13)  (749 365)  (749 365)  LC_6 Logic Functioning bit
 (43 13)  (751 365)  (751 365)  LC_6 Logic Functioning bit
 (44 13)  (752 365)  (752 365)  LC_6 Logic Functioning bit
 (0 14)  (708 366)  (708 366)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 367)  (708 367)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r


LogicTile_15_22

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_2 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (777 356)  (777 356)  routing T_15_22.sp4_v_b_17 <X> T_15_22.lc_trk_g1_1
 (16 4)  (778 356)  (778 356)  routing T_15_22.sp4_v_b_17 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (0 5)  (762 357)  (762 357)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (16 10)  (778 362)  (778 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (18 11)  (780 363)  (780 363)  routing T_15_22.sp4_v_b_37 <X> T_15_22.lc_trk_g2_5
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (40 14)  (802 366)  (802 366)  LC_7 Logic Functioning bit
 (42 14)  (804 366)  (804 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (47 14)  (809 366)  (809 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (762 367)  (762 367)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit
 (44 15)  (806 367)  (806 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (25 0)  (841 352)  (841 352)  routing T_16_22.sp4_v_b_2 <X> T_16_22.lc_trk_g0_2
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp4_v_b_2 <X> T_16_22.lc_trk_g0_2
 (9 2)  (825 354)  (825 354)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_l_36
 (2 4)  (818 356)  (818 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (830 356)  (830 356)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g1_0
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_0 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (52 4)  (868 356)  (868 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (830 357)  (830 357)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g1_0
 (16 5)  (832 357)  (832 357)  routing T_16_22.sp4_v_b_8 <X> T_16_22.lc_trk_g1_0
 (17 5)  (833 357)  (833 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (6 6)  (822 358)  (822 358)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_v_t_38
 (5 7)  (821 359)  (821 359)  routing T_16_22.sp4_v_b_0 <X> T_16_22.sp4_v_t_38
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp12_v_b_11 <X> T_16_22.lc_trk_g2_3
 (3 12)  (819 364)  (819 364)  routing T_16_22.sp12_v_t_22 <X> T_16_22.sp12_h_r_1
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_v_t_47
 (10 15)  (826 367)  (826 367)  routing T_16_22.sp4_v_b_2 <X> T_16_22.sp4_v_t_47


LogicTile_17_22

 (4 11)  (878 363)  (878 363)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_l_43
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_h_r_9 <X> T_17_22.sp4_v_b_9
 (13 14)  (887 366)  (887 366)  routing T_17_22.sp4_v_b_11 <X> T_17_22.sp4_v_t_46


LogicTile_18_22

 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 352)  (968 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (52 0)  (980 352)  (980 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (2 8)  (930 360)  (930 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 8)  (947 360)  (947 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (15 10)  (943 362)  (943 362)  routing T_18_22.sp4_v_t_32 <X> T_18_22.lc_trk_g2_5
 (16 10)  (944 362)  (944 362)  routing T_18_22.sp4_v_t_32 <X> T_18_22.lc_trk_g2_5
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (12 11)  (940 363)  (940 363)  routing T_18_22.sp4_h_l_45 <X> T_18_22.sp4_v_t_45
 (3 13)  (931 365)  (931 365)  routing T_18_22.sp12_h_l_22 <X> T_18_22.sp12_h_r_1


LogicTile_19_22

 (2 6)  (984 358)  (984 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 9)  (990 361)  (990 361)  routing T_19_22.sp4_h_l_42 <X> T_19_22.sp4_v_b_7
 (9 9)  (991 361)  (991 361)  routing T_19_22.sp4_h_l_42 <X> T_19_22.sp4_v_b_7


LogicTile_21_22

 (3 13)  (1093 365)  (1093 365)  routing T_21_22.sp12_h_l_22 <X> T_21_22.sp12_h_r_1


LogicTile_22_22

 (4 2)  (1148 354)  (1148 354)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_v_t_37
 (6 2)  (1150 354)  (1150 354)  routing T_22_22.sp4_v_b_4 <X> T_22_22.sp4_v_t_37
 (11 14)  (1155 366)  (1155 366)  routing T_22_22.sp4_h_l_43 <X> T_22_22.sp4_v_t_46


LogicTile_23_22

 (11 10)  (1209 362)  (1209 362)  routing T_23_22.sp4_v_b_0 <X> T_23_22.sp4_v_t_45
 (13 10)  (1211 362)  (1211 362)  routing T_23_22.sp4_v_b_0 <X> T_23_22.sp4_v_t_45


LogicTile_26_22

 (1 3)  (1349 355)  (1349 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_27_22

 (2 14)  (1404 366)  (1404 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_22

 (4 1)  (1514 353)  (1514 353)  routing T_29_22.sp4_h_l_41 <X> T_29_22.sp4_h_r_0
 (6 1)  (1516 353)  (1516 353)  routing T_29_22.sp4_h_l_41 <X> T_29_22.sp4_h_r_0
 (2 14)  (1512 366)  (1512 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_22

 (6 6)  (1570 358)  (1570 358)  routing T_30_22.sp4_h_l_47 <X> T_30_22.sp4_v_t_38


LogicTile_32_22

 (9 0)  (1681 352)  (1681 352)  routing T_32_22.sp4_h_l_47 <X> T_32_22.sp4_h_r_1
 (10 0)  (1682 352)  (1682 352)  routing T_32_22.sp4_h_l_47 <X> T_32_22.sp4_h_r_1


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 353)  (1739 353)  routing T_33_22.span4_horz_1 <X> T_33_22.span4_vert_b_0
 (14 1)  (1740 353)  (1740 353)  routing T_33_22.span4_horz_1 <X> T_33_22.span4_vert_b_0
 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 358)  (1738 358)  routing T_33_22.span4_horz_37 <X> T_33_22.span4_vert_t_14


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (11 2)  (191 338)  (191 338)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_v_t_39
 (13 2)  (193 338)  (193 338)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_v_t_39
 (12 3)  (192 339)  (192 339)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_v_t_39
 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_7 <X> T_4_21.sp4_h_l_42
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_21

 (31 0)  (319 336)  (319 336)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 336)  (322 336)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (328 336)  (328 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (40 1)  (328 337)  (328 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (42 1)  (330 337)  (330 337)  LC_0 Logic Functioning bit
 (43 1)  (331 337)  (331 337)  LC_0 Logic Functioning bit
 (47 1)  (335 337)  (335 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0
 (11 6)  (299 342)  (299 342)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_v_t_40
 (13 6)  (301 342)  (301 342)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_v_t_40
 (14 6)  (302 342)  (302 342)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g1_4
 (12 7)  (300 343)  (300 343)  routing T_6_21.sp4_h_r_11 <X> T_6_21.sp4_v_t_40
 (14 7)  (302 343)  (302 343)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g1_4
 (15 7)  (303 343)  (303 343)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4


LogicTile_7_21

 (10 0)  (352 336)  (352 336)  routing T_7_21.sp4_v_t_45 <X> T_7_21.sp4_h_r_1
 (16 0)  (358 336)  (358 336)  routing T_7_21.sp12_h_r_9 <X> T_7_21.lc_trk_g0_1
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 342)  (375 342)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g3_1 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (382 342)  (382 342)  LC_3 Logic Functioning bit
 (41 6)  (383 342)  (383 342)  LC_3 Logic Functioning bit
 (42 6)  (384 342)  (384 342)  LC_3 Logic Functioning bit
 (43 6)  (385 342)  (385 342)  LC_3 Logic Functioning bit
 (40 7)  (382 343)  (382 343)  LC_3 Logic Functioning bit
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (42 7)  (384 343)  (384 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (48 7)  (390 343)  (390 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (39 10)  (381 346)  (381 346)  LC_5 Logic Functioning bit
 (40 10)  (382 346)  (382 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (38 11)  (380 347)  (380 347)  LC_5 Logic Functioning bit
 (41 11)  (383 347)  (383 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (47 11)  (389 347)  (389 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (359 348)  (359 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (360 349)  (360 349)  routing T_7_21.sp4_r_v_b_41 <X> T_7_21.lc_trk_g3_1


RAM_Tile_8_21

 (8 5)  (404 341)  (404 341)  routing T_8_21.sp4_h_r_4 <X> T_8_21.sp4_v_b_4
 (8 11)  (404 347)  (404 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (9 11)  (405 347)  (405 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (10 11)  (406 347)  (406 347)  routing T_8_21.sp4_h_r_1 <X> T_8_21.sp4_v_t_42
 (19 15)  (415 351)  (415 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_10_21

 (3 6)  (495 342)  (495 342)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_v_t_23
 (3 7)  (495 343)  (495 343)  routing T_10_21.sp12_h_r_0 <X> T_10_21.sp12_v_t_23
 (8 7)  (500 343)  (500 343)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_t_41
 (9 7)  (501 343)  (501 343)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_t_41
 (10 7)  (502 343)  (502 343)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_t_41
 (8 11)  (500 347)  (500 347)  routing T_10_21.sp4_h_r_7 <X> T_10_21.sp4_v_t_42
 (9 11)  (501 347)  (501 347)  routing T_10_21.sp4_h_r_7 <X> T_10_21.sp4_v_t_42
 (11 15)  (503 351)  (503 351)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_h_l_46
 (13 15)  (505 351)  (505 351)  routing T_10_21.sp4_h_r_3 <X> T_10_21.sp4_h_l_46


LogicTile_11_21

 (4 2)  (550 338)  (550 338)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_v_t_37
 (5 3)  (551 339)  (551 339)  routing T_11_21.sp4_h_r_0 <X> T_11_21.sp4_v_t_37
 (8 9)  (554 345)  (554 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (9 9)  (555 345)  (555 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (10 9)  (556 345)  (556 345)  routing T_11_21.sp4_h_l_36 <X> T_11_21.sp4_v_b_7
 (4 12)  (550 348)  (550 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (6 12)  (552 348)  (552 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (5 13)  (551 349)  (551 349)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9


LogicTile_12_21

 (9 2)  (609 338)  (609 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (10 2)  (610 338)  (610 338)  routing T_12_21.sp4_h_r_10 <X> T_12_21.sp4_h_l_36
 (9 6)  (609 342)  (609 342)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_41
 (10 6)  (610 342)  (610 342)  routing T_12_21.sp4_h_r_1 <X> T_12_21.sp4_h_l_41
 (8 11)  (608 347)  (608 347)  routing T_12_21.sp4_h_r_7 <X> T_12_21.sp4_v_t_42
 (9 11)  (609 347)  (609 347)  routing T_12_21.sp4_h_r_7 <X> T_12_21.sp4_v_t_42
 (4 14)  (604 350)  (604 350)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_v_t_44
 (6 14)  (606 350)  (606 350)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_v_t_44
 (5 15)  (605 351)  (605 351)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_v_t_44


LogicTile_13_21

 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_2 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g0_4
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 338)  (685 338)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (41 2)  (695 338)  (695 338)  LC_1 Logic Functioning bit
 (43 2)  (697 338)  (697 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (46 2)  (700 338)  (700 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (668 339)  (668 339)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (41 3)  (695 339)  (695 339)  LC_1 Logic Functioning bit
 (43 3)  (697 339)  (697 339)  LC_1 Logic Functioning bit
 (44 3)  (698 339)  (698 339)  LC_1 Logic Functioning bit
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 340)  (675 340)  routing T_13_21.sp12_h_r_3 <X> T_13_21.lc_trk_g1_3
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.sp12_h_r_3 <X> T_13_21.lc_trk_g1_3
 (0 5)  (654 341)  (654 341)  routing T_13_21.glb_netwk_3 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (21 5)  (675 341)  (675 341)  routing T_13_21.sp12_h_r_3 <X> T_13_21.lc_trk_g1_3
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (45 6)  (699 342)  (699 342)  LC_3 Logic Functioning bit
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (44 7)  (698 343)  (698 343)  LC_3 Logic Functioning bit
 (47 7)  (701 343)  (701 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (11 8)  (665 344)  (665 344)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_b_8
 (26 8)  (680 344)  (680 344)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (41 8)  (695 344)  (695 344)  LC_4 Logic Functioning bit
 (42 8)  (696 344)  (696 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (46 8)  (700 344)  (700 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (688 345)  (688 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_4
 (35 9)  (689 345)  (689 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_4
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (40 9)  (694 345)  (694 345)  LC_4 Logic Functioning bit
 (42 9)  (696 345)  (696 345)  LC_4 Logic Functioning bit
 (43 9)  (697 345)  (697 345)  LC_4 Logic Functioning bit
 (44 9)  (698 345)  (698 345)  LC_4 Logic Functioning bit
 (27 10)  (681 346)  (681 346)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 346)  (683 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (39 10)  (693 346)  (693 346)  LC_5 Logic Functioning bit
 (41 10)  (695 346)  (695 346)  LC_5 Logic Functioning bit
 (43 10)  (697 346)  (697 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (9 11)  (663 347)  (663 347)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_42
 (10 11)  (664 347)  (664 347)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_42
 (30 11)  (684 347)  (684 347)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (41 11)  (695 347)  (695 347)  LC_5 Logic Functioning bit
 (43 11)  (697 347)  (697 347)  LC_5 Logic Functioning bit
 (44 11)  (698 347)  (698 347)  LC_5 Logic Functioning bit
 (47 11)  (701 347)  (701 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (26 12)  (680 348)  (680 348)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (41 12)  (695 348)  (695 348)  LC_6 Logic Functioning bit
 (42 12)  (696 348)  (696 348)  LC_6 Logic Functioning bit
 (43 12)  (697 348)  (697 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (29 13)  (683 349)  (683 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 349)  (686 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 349)  (688 349)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_6
 (35 13)  (689 349)  (689 349)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.input_2_6
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (40 13)  (694 349)  (694 349)  LC_6 Logic Functioning bit
 (42 13)  (696 349)  (696 349)  LC_6 Logic Functioning bit
 (43 13)  (697 349)  (697 349)  LC_6 Logic Functioning bit
 (44 13)  (698 349)  (698 349)  LC_6 Logic Functioning bit
 (46 13)  (700 349)  (700 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 350)  (654 350)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 350)  (658 350)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_t_44
 (6 14)  (660 350)  (660 350)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_t_44
 (27 14)  (681 350)  (681 350)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 350)  (685 350)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (39 14)  (693 350)  (693 350)  LC_7 Logic Functioning bit
 (41 14)  (695 350)  (695 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (0 15)  (654 351)  (654 351)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 351)  (659 351)  routing T_13_21.sp4_h_r_3 <X> T_13_21.sp4_v_t_44
 (30 15)  (684 351)  (684 351)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (38 15)  (692 351)  (692 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit
 (41 15)  (695 351)  (695 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit
 (44 15)  (698 351)  (698 351)  LC_7 Logic Functioning bit
 (46 15)  (700 351)  (700 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_21

 (19 0)  (727 336)  (727 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (44 1)  (752 337)  (752 337)  LC_0 Logic Functioning bit
 (47 1)  (755 337)  (755 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_2 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (43 2)  (751 338)  (751 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (15 3)  (723 339)  (723 339)  routing T_14_21.bot_op_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (40 3)  (748 339)  (748 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (44 3)  (752 339)  (752 339)  LC_1 Logic Functioning bit
 (47 3)  (755 339)  (755 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (40 4)  (748 340)  (748 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (43 4)  (751 340)  (751 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (52 4)  (760 340)  (760 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (708 341)  (708 341)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (40 5)  (748 341)  (748 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (44 5)  (752 341)  (752 341)  LC_2 Logic Functioning bit
 (14 6)  (722 342)  (722 342)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g1_4
 (26 6)  (734 342)  (734 342)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (14 7)  (722 343)  (722 343)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g1_4
 (15 7)  (723 343)  (723 343)  routing T_14_21.sp12_h_l_3 <X> T_14_21.lc_trk_g1_4
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (43 7)  (751 343)  (751 343)  LC_3 Logic Functioning bit
 (44 7)  (752 343)  (752 343)  LC_3 Logic Functioning bit
 (46 7)  (754 343)  (754 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (2 8)  (710 344)  (710 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (38 8)  (746 344)  (746 344)  LC_4 Logic Functioning bit
 (40 8)  (748 344)  (748 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (40 9)  (748 345)  (748 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (44 9)  (752 345)  (752 345)  LC_4 Logic Functioning bit
 (46 9)  (754 345)  (754 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (44 11)  (752 347)  (752 347)  LC_5 Logic Functioning bit
 (46 11)  (754 347)  (754 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (48 12)  (756 348)  (756 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (44 13)  (752 349)  (752 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 350)  (716 350)  routing T_14_21.sp4_h_r_10 <X> T_14_21.sp4_h_l_47
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (48 14)  (756 350)  (756 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (708 351)  (708 351)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (19 15)  (727 351)  (727 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (44 15)  (752 351)  (752 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (40 0)  (802 336)  (802 336)  LC_0 Logic Functioning bit
 (42 0)  (804 336)  (804 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (46 0)  (808 336)  (808 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (5 1)  (767 337)  (767 337)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_b_0
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (44 1)  (806 337)  (806 337)  LC_0 Logic Functioning bit
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_2 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (4 2)  (766 338)  (766 338)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_t_37
 (21 2)  (783 338)  (783 338)  routing T_15_21.sp12_h_l_4 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.sp12_h_l_4 <X> T_15_21.lc_trk_g0_7
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (35 2)  (797 338)  (797 338)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_1
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (40 2)  (802 338)  (802 338)  LC_1 Logic Functioning bit
 (41 2)  (803 338)  (803 338)  LC_1 Logic Functioning bit
 (43 2)  (805 338)  (805 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (47 2)  (809 338)  (809 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (767 339)  (767 339)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_t_37
 (21 3)  (783 339)  (783 339)  routing T_15_21.sp12_h_l_4 <X> T_15_21.lc_trk_g0_7
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 339)  (790 339)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 339)  (797 339)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_1
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (44 3)  (806 339)  (806 339)  LC_1 Logic Functioning bit
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 340)  (793 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (40 4)  (802 340)  (802 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (0 5)  (762 341)  (762 341)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (38 5)  (800 341)  (800 341)  LC_2 Logic Functioning bit
 (39 5)  (801 341)  (801 341)  LC_2 Logic Functioning bit
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (44 5)  (806 341)  (806 341)  LC_2 Logic Functioning bit
 (46 5)  (808 341)  (808 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (35 6)  (797 342)  (797 342)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (40 6)  (802 342)  (802 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 343)  (797 343)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_3
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (44 7)  (806 343)  (806 343)  LC_3 Logic Functioning bit
 (53 7)  (815 343)  (815 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (47 10)  (809 346)  (809 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_5
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (44 11)  (806 347)  (806 347)  LC_5 Logic Functioning bit
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (47 12)  (809 348)  (809 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (44 13)  (806 349)  (806 349)  LC_6 Logic Functioning bit
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 350)  (776 350)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g3_4
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (35 14)  (797 350)  (797 350)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_7
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (40 14)  (802 350)  (802 350)  LC_7 Logic Functioning bit
 (41 14)  (803 350)  (803 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (0 15)  (762 351)  (762 351)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 351)  (776 351)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.input_2_7
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (44 15)  (806 351)  (806 351)  LC_7 Logic Functioning bit
 (46 15)  (808 351)  (808 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_21

 (16 2)  (832 338)  (832 338)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g0_5
 (10 3)  (826 339)  (826 339)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_v_t_36
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (834 339)  (834 339)  routing T_16_21.sp4_v_b_13 <X> T_16_21.lc_trk_g0_5
 (13 4)  (829 340)  (829 340)  routing T_16_21.sp4_v_t_40 <X> T_16_21.sp4_v_b_5
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 6)  (816 342)  (816 342)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_0
 (1 6)  (817 342)  (817 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 343)  (816 343)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_0
 (1 7)  (817 343)  (817 343)  routing T_16_21.glb_netwk_7 <X> T_16_21.glb2local_0
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp12_v_b_11 <X> T_16_21.lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (47 8)  (863 344)  (863 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (868 344)  (868 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 345)  (853 345)  LC_4 Logic Functioning bit
 (39 9)  (855 345)  (855 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (40 10)  (856 346)  (856 346)  LC_5 Logic Functioning bit
 (42 10)  (858 346)  (858 346)  LC_5 Logic Functioning bit
 (47 10)  (863 346)  (863 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (14 12)  (830 348)  (830 348)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_h_l_21 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (48 13)  (864 349)  (864 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_17_21

 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (895 337)  (895 337)  routing T_17_21.sp4_r_v_b_32 <X> T_17_21.lc_trk_g0_3
 (11 2)  (885 338)  (885 338)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_t_39
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (47 2)  (921 338)  (921 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.bot_op_3 <X> T_17_21.lc_trk_g1_3
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_8
 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_v_t_41 <X> T_17_21.sp4_v_b_7
 (10 9)  (884 345)  (884 345)  routing T_17_21.sp4_v_t_41 <X> T_17_21.sp4_v_b_7
 (12 9)  (886 345)  (886 345)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_8
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_v_t_43
 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_l_44 <X> T_17_21.sp4_v_b_9


LogicTile_18_21

 (4 0)  (932 336)  (932 336)  routing T_18_21.sp4_v_t_37 <X> T_18_21.sp4_v_b_0
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (43 2)  (971 338)  (971 338)  LC_1 Logic Functioning bit
 (52 2)  (980 338)  (980 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 339)  (955 339)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 339)  (964 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (11 5)  (939 341)  (939 341)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_h_r_5
 (4 6)  (932 342)  (932 342)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_v_t_38
 (6 6)  (934 342)  (934 342)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_v_t_38
 (21 6)  (949 342)  (949 342)  routing T_18_21.sp4_v_b_7 <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (951 342)  (951 342)  routing T_18_21.sp4_v_b_7 <X> T_18_21.lc_trk_g1_7
 (6 9)  (934 345)  (934 345)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_6
 (11 10)  (939 346)  (939 346)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_t_45
 (25 10)  (953 346)  (953 346)  routing T_18_21.bnl_op_6 <X> T_18_21.lc_trk_g2_6
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 347)  (953 347)  routing T_18_21.bnl_op_6 <X> T_18_21.lc_trk_g2_6
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_19_21

 (5 2)  (987 338)  (987 338)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_h_l_37
 (4 3)  (986 339)  (986 339)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_h_l_37
 (3 12)  (985 348)  (985 348)  routing T_19_21.sp12_v_t_22 <X> T_19_21.sp12_h_r_1
 (5 13)  (987 349)  (987 349)  routing T_19_21.sp4_h_r_9 <X> T_19_21.sp4_v_b_9
 (6 14)  (988 350)  (988 350)  routing T_19_21.sp4_h_l_41 <X> T_19_21.sp4_v_t_44


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (2 8)  (1038 344)  (1038 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_21

 (3 2)  (1147 338)  (1147 338)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (3 3)  (1147 339)  (1147 339)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_h_l_23
 (12 7)  (1156 343)  (1156 343)  routing T_22_21.sp4_h_l_40 <X> T_22_21.sp4_v_t_40
 (5 11)  (1149 347)  (1149 347)  routing T_22_21.sp4_h_l_43 <X> T_22_21.sp4_v_t_43
 (3 13)  (1147 349)  (1147 349)  routing T_22_21.sp12_h_l_22 <X> T_22_21.sp12_h_r_1


LogicTile_23_21

 (2 12)  (1200 348)  (1200 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (15 6)  (1267 342)  (1267 342)  routing T_24_21.sp12_h_r_5 <X> T_24_21.lc_trk_g1_5
 (17 6)  (1269 342)  (1269 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1270 342)  (1270 342)  routing T_24_21.sp12_h_r_5 <X> T_24_21.lc_trk_g1_5
 (18 7)  (1270 343)  (1270 343)  routing T_24_21.sp12_h_r_5 <X> T_24_21.lc_trk_g1_5
 (26 12)  (1278 348)  (1278 348)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (37 12)  (1289 348)  (1289 348)  LC_6 Logic Functioning bit
 (39 12)  (1291 348)  (1291 348)  LC_6 Logic Functioning bit
 (40 12)  (1292 348)  (1292 348)  LC_6 Logic Functioning bit
 (42 12)  (1294 348)  (1294 348)  LC_6 Logic Functioning bit
 (27 13)  (1279 349)  (1279 349)  routing T_24_21.lc_trk_g1_5 <X> T_24_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 349)  (1281 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 349)  (1288 349)  LC_6 Logic Functioning bit
 (38 13)  (1290 349)  (1290 349)  LC_6 Logic Functioning bit
 (41 13)  (1293 349)  (1293 349)  LC_6 Logic Functioning bit
 (43 13)  (1295 349)  (1295 349)  LC_6 Logic Functioning bit
 (46 13)  (1298 349)  (1298 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (3 15)  (1255 351)  (1255 351)  routing T_24_21.sp12_h_l_22 <X> T_24_21.sp12_v_t_22


RAM_Tile_25_21

 (2 14)  (1308 350)  (1308 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (2 12)  (1350 348)  (1350 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 12)  (1361 348)  (1361 348)  routing T_26_21.sp4_h_l_46 <X> T_26_21.sp4_v_b_11
 (31 12)  (1379 348)  (1379 348)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 348)  (1380 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1381 348)  (1381 348)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 348)  (1382 348)  routing T_26_21.lc_trk_g3_4 <X> T_26_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (1388 348)  (1388 348)  LC_6 Logic Functioning bit
 (41 12)  (1389 348)  (1389 348)  LC_6 Logic Functioning bit
 (42 12)  (1390 348)  (1390 348)  LC_6 Logic Functioning bit
 (43 12)  (1391 348)  (1391 348)  LC_6 Logic Functioning bit
 (12 13)  (1360 349)  (1360 349)  routing T_26_21.sp4_h_l_46 <X> T_26_21.sp4_v_b_11
 (40 13)  (1388 349)  (1388 349)  LC_6 Logic Functioning bit
 (41 13)  (1389 349)  (1389 349)  LC_6 Logic Functioning bit
 (42 13)  (1390 349)  (1390 349)  LC_6 Logic Functioning bit
 (43 13)  (1391 349)  (1391 349)  LC_6 Logic Functioning bit
 (51 13)  (1399 349)  (1399 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 15)  (1362 351)  (1362 351)  routing T_26_21.sp12_v_b_20 <X> T_26_21.lc_trk_g3_4
 (16 15)  (1364 351)  (1364 351)  routing T_26_21.sp12_v_b_20 <X> T_26_21.lc_trk_g3_4
 (17 15)  (1365 351)  (1365 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_27_21

 (6 10)  (1408 346)  (1408 346)  routing T_27_21.sp4_h_l_36 <X> T_27_21.sp4_v_t_43
 (3 15)  (1405 351)  (1405 351)  routing T_27_21.sp12_h_l_22 <X> T_27_21.sp12_v_t_22


LogicTile_28_21

 (6 6)  (1462 342)  (1462 342)  routing T_28_21.sp4_h_l_47 <X> T_28_21.sp4_v_t_38


LogicTile_29_21

 (11 4)  (1521 340)  (1521 340)  routing T_29_21.sp4_h_l_46 <X> T_29_21.sp4_v_b_5
 (13 4)  (1523 340)  (1523 340)  routing T_29_21.sp4_h_l_46 <X> T_29_21.sp4_v_b_5
 (12 5)  (1522 341)  (1522 341)  routing T_29_21.sp4_h_l_46 <X> T_29_21.sp4_v_b_5


LogicTile_31_21

 (3 15)  (1621 351)  (1621 351)  routing T_31_21.sp12_h_l_22 <X> T_31_21.sp12_v_t_22


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_5 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 348)  (1731 348)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g1_5
 (7 12)  (1733 348)  (1733 348)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 348)  (1734 348)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g1_5
 (4 13)  (1730 349)  (1730 349)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g1_4
 (5 13)  (1731 349)  (1731 349)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g1_4
 (7 13)  (1733 349)  (1733 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 324)  (4 324)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g0_6 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 327)  (13 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (5 7)  (12 327)  (12 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (6 7)  (11 327)  (11 327)  routing T_0_20.span4_horz_30 <X> T_0_20.lc_trk_g0_6
 (7 7)  (10 327)  (10 327)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
 (6 8)  (11 328)  (11 328)  routing T_0_20.span4_horz_9 <X> T_0_20.lc_trk_g1_1
 (7 8)  (10 328)  (10 328)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 328)  (9 328)  routing T_0_20.span4_horz_9 <X> T_0_20.lc_trk_g1_1
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 329)  (9 329)  routing T_0_20.span4_horz_9 <X> T_0_20.lc_trk_g1_1
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 330)  (6 330)  routing T_0_20.lc_trk_g1_1 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 332)  (13 332)  routing T_0_20.span12_horz_4 <X> T_0_20.lc_trk_g1_4
 (4 13)  (13 333)  (13 333)  routing T_0_20.span12_horz_4 <X> T_0_20.lc_trk_g1_4
 (5 13)  (12 333)  (12 333)  routing T_0_20.span12_horz_4 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (5 15)  (12 335)  (12 335)  routing T_0_20.span4_horz_22 <X> T_0_20.lc_trk_g1_6
 (6 15)  (11 335)  (11 335)  routing T_0_20.span4_horz_22 <X> T_0_20.lc_trk_g1_6
 (7 15)  (10 335)  (10 335)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_22 lc_trk_g1_6


LogicTile_2_20

 (5 10)  (77 330)  (77 330)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_43


LogicTile_3_20

 (13 15)  (139 335)  (139 335)  routing T_3_20.sp4_v_b_6 <X> T_3_20.sp4_h_l_46


LogicTile_4_20

 (4 15)  (184 335)  (184 335)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_h_l_44
 (6 15)  (186 335)  (186 335)  routing T_4_20.sp4_h_r_1 <X> T_4_20.sp4_h_l_44


LogicTile_5_20

 (14 7)  (248 327)  (248 327)  routing T_5_20.sp12_h_r_20 <X> T_5_20.lc_trk_g1_4
 (16 7)  (250 327)  (250 327)  routing T_5_20.sp12_h_r_20 <X> T_5_20.lc_trk_g1_4
 (17 7)  (251 327)  (251 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (31 12)  (265 332)  (265 332)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 332)  (266 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 332)  (268 332)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 332)  (274 332)  LC_6 Logic Functioning bit
 (41 12)  (275 332)  (275 332)  LC_6 Logic Functioning bit
 (42 12)  (276 332)  (276 332)  LC_6 Logic Functioning bit
 (43 12)  (277 332)  (277 332)  LC_6 Logic Functioning bit
 (40 13)  (274 333)  (274 333)  LC_6 Logic Functioning bit
 (41 13)  (275 333)  (275 333)  LC_6 Logic Functioning bit
 (42 13)  (276 333)  (276 333)  LC_6 Logic Functioning bit
 (43 13)  (277 333)  (277 333)  LC_6 Logic Functioning bit
 (46 13)  (280 333)  (280 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_6_20

 (12 1)  (300 321)  (300 321)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_v_b_2
 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (3 2)  (345 322)  (345 322)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_h_l_23
 (3 3)  (345 323)  (345 323)  routing T_7_20.sp12_h_r_0 <X> T_7_20.sp12_h_l_23


RAM_Tile_8_20

 (8 7)  (404 327)  (404 327)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_v_t_41
 (9 7)  (405 327)  (405 327)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_v_t_41
 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_20

 (3 2)  (495 322)  (495 322)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_h_l_23
 (12 2)  (504 322)  (504 322)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_h_l_39
 (3 3)  (495 323)  (495 323)  routing T_10_20.sp12_h_r_0 <X> T_10_20.sp12_h_l_23
 (13 3)  (505 323)  (505 323)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_h_l_39
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_r_v_b_27 <X> T_10_20.lc_trk_g1_3
 (15 6)  (507 326)  (507 326)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (510 327)  (510 327)  routing T_10_20.sp4_h_r_5 <X> T_10_20.lc_trk_g1_5
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (40 8)  (532 328)  (532 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (47 8)  (539 328)  (539 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (14 10)  (506 330)  (506 330)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (15 11)  (507 331)  (507 331)  routing T_10_20.rgt_op_4 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (11 14)  (503 334)  (503 334)  routing T_10_20.sp4_h_r_5 <X> T_10_20.sp4_v_t_46
 (13 14)  (505 334)  (505 334)  routing T_10_20.sp4_h_r_5 <X> T_10_20.sp4_v_t_46
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (52 14)  (544 334)  (544 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (504 335)  (504 335)  routing T_10_20.sp4_h_r_5 <X> T_10_20.sp4_v_t_46
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp12_v_b_20 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_2 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (571 322)  (571 322)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g0_6
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g0_6
 (25 3)  (571 323)  (571 323)  routing T_11_20.sp4_v_t_3 <X> T_11_20.lc_trk_g0_6
 (1 4)  (547 324)  (547 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 325)  (546 325)  routing T_11_20.glb_netwk_3 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (15 6)  (561 326)  (561 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (16 6)  (562 326)  (562 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (45 6)  (591 326)  (591 326)  LC_3 Logic Functioning bit
 (46 6)  (592 326)  (592 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (564 327)  (564 327)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (44 7)  (590 327)  (590 327)  LC_3 Logic Functioning bit
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (44 9)  (590 329)  (590 329)  LC_4 Logic Functioning bit
 (4 10)  (550 330)  (550 330)  routing T_11_20.sp4_h_r_0 <X> T_11_20.sp4_v_t_43
 (6 10)  (552 330)  (552 330)  routing T_11_20.sp4_h_r_0 <X> T_11_20.sp4_v_t_43
 (5 11)  (551 331)  (551 331)  routing T_11_20.sp4_h_r_0 <X> T_11_20.sp4_v_t_43
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 335)  (546 335)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (9 6)  (609 326)  (609 326)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_h_l_41
 (10 6)  (610 326)  (610 326)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_h_l_41
 (3 14)  (603 334)  (603 334)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22
 (3 15)  (603 335)  (603 335)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22


LogicTile_13_20

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_2 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (44 3)  (698 323)  (698 323)  LC_1 Logic Functioning bit
 (48 3)  (702 323)  (702 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_2
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (47 4)  (701 324)  (701 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (654 325)  (654 325)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (44 5)  (698 325)  (698 325)  LC_2 Logic Functioning bit
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (51 6)  (705 326)  (705 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (44 7)  (698 327)  (698 327)  LC_3 Logic Functioning bit
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_4
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (46 8)  (700 328)  (700 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (688 329)  (688 329)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_4
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (43 9)  (697 329)  (697 329)  LC_4 Logic Functioning bit
 (44 9)  (698 329)  (698 329)  LC_4 Logic Functioning bit
 (14 10)  (668 330)  (668 330)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (41 10)  (695 330)  (695 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (47 10)  (701 330)  (701 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (669 331)  (669 331)  routing T_13_20.rgt_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (41 11)  (695 331)  (695 331)  LC_5 Logic Functioning bit
 (43 11)  (697 331)  (697 331)  LC_5 Logic Functioning bit
 (44 11)  (698 331)  (698 331)  LC_5 Logic Functioning bit
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (35 12)  (689 332)  (689 332)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_6
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (37 12)  (691 332)  (691 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (42 12)  (696 332)  (696 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (688 333)  (688 333)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.input_2_6
 (36 13)  (690 333)  (690 333)  LC_6 Logic Functioning bit
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit
 (44 13)  (698 333)  (698 333)  LC_6 Logic Functioning bit
 (46 13)  (700 333)  (700 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 335)  (654 335)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/s_r


LogicTile_14_20

 (14 2)  (722 322)  (722 322)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (15 2)  (723 322)  (723 322)  routing T_14_20.bot_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (723 323)  (723 323)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (16 3)  (724 323)  (724 323)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g0_4
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (13 7)  (721 327)  (721 327)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_h_l_40
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (40 8)  (748 328)  (748 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (47 8)  (755 328)  (755 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 328)  (759 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (760 328)  (760 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (38 9)  (746 329)  (746 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (47 9)  (755 329)  (755 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (756 329)  (756 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (760 329)  (760 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (761 329)  (761 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 13)  (721 333)  (721 333)  routing T_14_20.sp4_v_t_43 <X> T_14_20.sp4_h_r_11
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_15_20

 (14 0)  (776 320)  (776 320)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g0_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 320)  (792 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.input_2_0
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.input_2_0
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (40 1)  (802 321)  (802 321)  LC_0 Logic Functioning bit
 (42 1)  (804 321)  (804 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (48 1)  (810 321)  (810 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_2 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 6)  (776 326)  (776 326)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (25 6)  (787 326)  (787 326)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (15 7)  (777 327)  (777 327)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_v_b_13 <X> T_15_20.lc_trk_g1_5
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g1_6
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 335)  (762 335)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.bot_op_2 <X> T_16_20.lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (51 1)  (867 321)  (867 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_2 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (53 2)  (869 322)  (869 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (46 5)  (862 325)  (862 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (52 6)  (868 326)  (868 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (51 8)  (867 328)  (867 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp4_r_v_b_39 <X> T_16_20.lc_trk_g2_7
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_h_r_38 <X> T_16_20.lc_trk_g2_6
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (53 11)  (869 331)  (869 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp12_v_b_16 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp12_v_b_16 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 334)  (831 334)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g3_5
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_v_t_32 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (838 334)  (838 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 334)  (839 334)  routing T_16_20.sp12_v_t_12 <X> T_16_20.lc_trk_g3_7
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 335)  (824 335)  routing T_16_20.sp4_h_r_4 <X> T_16_20.sp4_v_t_47
 (9 15)  (825 335)  (825 335)  routing T_16_20.sp4_h_r_4 <X> T_16_20.sp4_v_t_47
 (10 15)  (826 335)  (826 335)  routing T_16_20.sp4_h_r_4 <X> T_16_20.sp4_v_t_47
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_20

 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_2 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (8 2)  (882 322)  (882 322)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_h_l_36
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (52 2)  (926 322)  (926 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (52 4)  (926 324)  (926 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (5 6)  (879 326)  (879 326)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_h_l_38
 (15 6)  (889 326)  (889 326)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g1_5
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_v_b_21 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (6 7)  (880 327)  (880 327)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_h_l_38
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (25 8)  (899 328)  (899 328)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (18 9)  (892 329)  (892 329)  routing T_17_20.sp4_v_b_33 <X> T_17_20.lc_trk_g2_1
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g2_2
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (899 330)  (899 330)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (52 10)  (926 330)  (926 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (888 331)  (888 331)  routing T_17_20.sp4_r_v_b_36 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_h_r_46 <X> T_17_20.lc_trk_g2_6
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (16 13)  (890 333)  (890 333)  routing T_17_20.sp4_v_t_29 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_r_v_b_45 <X> T_17_20.lc_trk_g3_5
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (53 15)  (927 335)  (927 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_20

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_2 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (35 2)  (963 322)  (963 322)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (40 2)  (968 322)  (968 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (48 2)  (976 322)  (976 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 323)  (961 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (34 3)  (962 323)  (962 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (44 3)  (972 323)  (972 323)  LC_1 Logic Functioning bit
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (40 4)  (968 324)  (968 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (51 4)  (979 324)  (979 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (928 325)  (928 325)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp12_h_r_8 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (44 5)  (972 325)  (972 325)  LC_2 Logic Functioning bit
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (40 10)  (968 330)  (968 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (52 10)  (980 330)  (980 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (955 331)  (955 331)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 331)  (961 331)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (40 11)  (968 331)  (968 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (44 11)  (972 331)  (972 331)  LC_5 Logic Functioning bit
 (19 13)  (947 333)  (947 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (35 14)  (963 334)  (963 334)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_7
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (40 14)  (968 334)  (968 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (47 14)  (975 334)  (975 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (928 335)  (928 335)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (955 335)  (955 335)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 335)  (961 335)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_7
 (34 15)  (962 335)  (962 335)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_7
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (40 15)  (968 335)  (968 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit
 (44 15)  (972 335)  (972 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_2 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 322)  (1063 322)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (45 2)  (1081 322)  (1081 322)  LC_1 Logic Functioning bit
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp12_h_r_12 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (40 3)  (1076 323)  (1076 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (44 3)  (1080 323)  (1080 323)  LC_1 Logic Functioning bit
 (52 3)  (1088 323)  (1088 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (40 4)  (1076 324)  (1076 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (0 5)  (1036 325)  (1036 325)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 325)  (1068 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1069 325)  (1069 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (34 5)  (1070 325)  (1070 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (35 5)  (1071 325)  (1071 325)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_2
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (41 5)  (1077 325)  (1077 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (44 5)  (1080 325)  (1080 325)  LC_2 Logic Functioning bit
 (46 5)  (1082 325)  (1082 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (40 10)  (1076 330)  (1076 330)  LC_5 Logic Functioning bit
 (42 10)  (1078 330)  (1078 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (47 10)  (1083 330)  (1083 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (40 11)  (1076 331)  (1076 331)  LC_5 Logic Functioning bit
 (42 11)  (1078 331)  (1078 331)  LC_5 Logic Functioning bit
 (44 11)  (1080 331)  (1080 331)  LC_5 Logic Functioning bit
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp12_v_t_0 <X> T_20_20.lc_trk_g3_3
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 335)  (1036 335)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r


LogicTile_22_20

 (25 2)  (1169 322)  (1169 322)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g0_6
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (37 2)  (1181 322)  (1181 322)  LC_1 Logic Functioning bit
 (39 2)  (1183 322)  (1183 322)  LC_1 Logic Functioning bit
 (40 2)  (1184 322)  (1184 322)  LC_1 Logic Functioning bit
 (42 2)  (1186 322)  (1186 322)  LC_1 Logic Functioning bit
 (52 2)  (1196 322)  (1196 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (1166 323)  (1166 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1168 323)  (1168 323)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g0_6
 (25 3)  (1169 323)  (1169 323)  routing T_22_20.sp12_h_l_5 <X> T_22_20.lc_trk_g0_6
 (26 3)  (1170 323)  (1170 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (38 3)  (1182 323)  (1182 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (43 3)  (1187 323)  (1187 323)  LC_1 Logic Functioning bit
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 327)  (1167 327)  routing T_22_20.sp12_h_r_14 <X> T_22_20.lc_trk_g1_6
 (26 8)  (1170 328)  (1170 328)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (41 9)  (1185 329)  (1185 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (46 9)  (1190 329)  (1190 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8


LogicTile_24_20

 (9 8)  (1261 328)  (1261 328)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_h_r_7
 (10 8)  (1262 328)  (1262 328)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_h_r_7


LogicTile_26_20

 (8 4)  (1356 324)  (1356 324)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_h_r_4
 (10 4)  (1358 324)  (1358 324)  routing T_26_20.sp4_h_l_45 <X> T_26_20.sp4_h_r_4


LogicTile_27_20

 (32 4)  (1434 324)  (1434 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1435 324)  (1435 324)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 324)  (1436 324)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (1442 324)  (1442 324)  LC_2 Logic Functioning bit
 (41 4)  (1443 324)  (1443 324)  LC_2 Logic Functioning bit
 (42 4)  (1444 324)  (1444 324)  LC_2 Logic Functioning bit
 (43 4)  (1445 324)  (1445 324)  LC_2 Logic Functioning bit
 (31 5)  (1433 325)  (1433 325)  routing T_27_20.lc_trk_g3_2 <X> T_27_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (1442 325)  (1442 325)  LC_2 Logic Functioning bit
 (41 5)  (1443 325)  (1443 325)  LC_2 Logic Functioning bit
 (42 5)  (1444 325)  (1444 325)  LC_2 Logic Functioning bit
 (43 5)  (1445 325)  (1445 325)  LC_2 Logic Functioning bit
 (46 5)  (1448 325)  (1448 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 12)  (1427 332)  (1427 332)  routing T_27_20.sp4_h_r_42 <X> T_27_20.lc_trk_g3_2
 (22 13)  (1424 333)  (1424 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1425 333)  (1425 333)  routing T_27_20.sp4_h_r_42 <X> T_27_20.lc_trk_g3_2
 (24 13)  (1426 333)  (1426 333)  routing T_27_20.sp4_h_r_42 <X> T_27_20.lc_trk_g3_2
 (25 13)  (1427 333)  (1427 333)  routing T_27_20.sp4_h_r_42 <X> T_27_20.lc_trk_g3_2


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (9 8)  (1573 328)  (1573 328)  routing T_30_20.sp4_h_l_41 <X> T_30_20.sp4_h_r_7
 (10 8)  (1574 328)  (1574 328)  routing T_30_20.sp4_h_l_41 <X> T_30_20.sp4_h_r_7


LogicTile_31_20

 (4 1)  (1622 321)  (1622 321)  routing T_31_20.sp4_h_l_41 <X> T_31_20.sp4_h_r_0
 (6 1)  (1624 321)  (1624 321)  routing T_31_20.sp4_h_l_41 <X> T_31_20.sp4_h_r_0


IO_Tile_33_20

 (12 2)  (1738 322)  (1738 322)  routing T_33_20.span4_horz_31 <X> T_33_20.span4_vert_t_13
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 327)  (1739 327)  routing T_33_20.span4_horz_13 <X> T_33_20.span4_vert_b_2
 (14 7)  (1740 327)  (1740 327)  routing T_33_20.span4_horz_13 <X> T_33_20.span4_vert_b_2
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15
 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0
 (4 11)  (130 315)  (130 315)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_l_43


LogicTile_4_19

 (10 9)  (190 313)  (190 313)  routing T_4_19.sp4_h_r_2 <X> T_4_19.sp4_v_b_7


LogicTile_6_19

 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (311 308)  (311 308)  routing T_6_19.sp12_h_l_16 <X> T_6_19.lc_trk_g1_3
 (21 5)  (309 309)  (309 309)  routing T_6_19.sp12_h_l_16 <X> T_6_19.lc_trk_g1_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 314)  (328 314)  LC_5 Logic Functioning bit
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (42 10)  (330 314)  (330 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (46 10)  (334 314)  (334 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (42 11)  (330 315)  (330 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit


LogicTile_7_19

 (11 4)  (353 308)  (353 308)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_b_5


LogicTile_9_19

 (3 2)  (441 306)  (441 306)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_h_l_23
 (3 3)  (441 307)  (441 307)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_h_l_23
 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_19

 (6 3)  (552 307)  (552 307)  routing T_11_19.sp4_h_r_0 <X> T_11_19.sp4_h_l_37
 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 314)  (574 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (52 10)  (598 314)  (598 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (564 315)  (564 315)  routing T_11_19.sp4_r_v_b_37 <X> T_11_19.lc_trk_g2_5
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 315)  (576 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_v_t_18 <X> T_11_19.lc_trk_g3_7


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 5)  (610 309)  (610 309)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_v_b_4
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_b_7


LogicTile_13_19

 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (47 0)  (701 304)  (701 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (44 1)  (698 305)  (698 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_2 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 306)  (687 306)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (44 3)  (698 307)  (698 307)  LC_1 Logic Functioning bit
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (52 4)  (706 308)  (706 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (654 309)  (654 309)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (44 5)  (698 309)  (698 309)  LC_2 Logic Functioning bit
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (46 6)  (700 310)  (700 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (44 7)  (698 311)  (698 311)  LC_3 Logic Functioning bit
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (46 8)  (700 312)  (700 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (44 9)  (698 313)  (698 313)  LC_4 Logic Functioning bit
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (52 10)  (706 314)  (706 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (669 315)  (669 315)  routing T_13_19.tnr_op_4 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (44 11)  (698 315)  (698 315)  LC_5 Logic Functioning bit
 (14 12)  (668 316)  (668 316)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (668 317)  (668 317)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (40 13)  (694 317)  (694 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (44 13)  (698 317)  (698 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (52 14)  (706 318)  (706 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (44 15)  (698 319)  (698 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (9 1)  (717 305)  (717 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (12 4)  (720 308)  (720 308)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_h_r_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp12_h_l_12 <X> T_14_19.lc_trk_g1_7
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (44 11)  (752 315)  (752 315)  LC_5 Logic Functioning bit
 (6 13)  (714 317)  (714 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_h_r_9
 (13 13)  (721 317)  (721 317)  routing T_14_19.sp4_v_t_43 <X> T_14_19.sp4_h_r_11
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 319)  (708 319)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r


LogicTile_15_19

 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_0
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (45 0)  (807 304)  (807 304)  LC_0 Logic Functioning bit
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_0
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_2 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (780 307)  (780 307)  routing T_15_19.sp4_r_v_b_29 <X> T_15_19.lc_trk_g0_5
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (25 3)  (787 307)  (787 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (14 4)  (776 308)  (776 308)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g1_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_r_v_b_29 <X> T_15_19.lc_trk_g1_5
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 312)  (780 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (25 10)  (787 314)  (787 314)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g2_6
 (14 11)  (776 315)  (776 315)  routing T_15_19.tnl_op_4 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.tnl_op_4 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g2_6
 (14 12)  (776 316)  (776 316)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (25 12)  (787 316)  (787 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (42 12)  (804 316)  (804 316)  LC_6 Logic Functioning bit
 (45 12)  (807 316)  (807 316)  LC_6 Logic Functioning bit
 (15 13)  (777 317)  (777 317)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_6
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (46 13)  (808 317)  (808 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (0 15)  (762 319)  (762 319)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (40 15)  (802 319)  (802 319)  LC_7 Logic Functioning bit
 (53 15)  (815 319)  (815 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g0_0
 (21 0)  (837 304)  (837 304)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g0_3
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 304)  (839 304)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g0_3
 (25 0)  (841 304)  (841 304)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (15 1)  (831 305)  (831 305)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.lft_op_2 <X> T_16_19.lc_trk_g0_2
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_2 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (50 2)  (866 306)  (866 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 307)  (831 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (842 307)  (842 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (46 3)  (862 307)  (862 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (863 307)  (863 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (818 308)  (818 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (830 308)  (830 308)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g1_0
 (15 4)  (831 308)  (831 308)  routing T_16_19.bot_op_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp4_v_b_3 <X> T_16_19.lc_trk_g1_3
 (25 4)  (841 308)  (841 308)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (821 309)  (821 309)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_b_3
 (14 5)  (830 309)  (830 309)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g1_0
 (16 5)  (832 309)  (832 309)  routing T_16_19.sp4_v_b_8 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (14 6)  (830 310)  (830 310)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g1_4
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.bot_op_6 <X> T_16_19.lc_trk_g1_6
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_r_8
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 313)  (830 313)  routing T_16_19.tnl_op_0 <X> T_16_19.lc_trk_g2_0
 (15 9)  (831 313)  (831 313)  routing T_16_19.tnl_op_0 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g2_1
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (11 10)  (827 314)  (827 314)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (13 10)  (829 314)  (829 314)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (15 10)  (831 314)  (831 314)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (12 11)  (828 315)  (828 315)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_v_t_45
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g2_5
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.input_2_5
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (51 13)  (867 317)  (867 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (40 14)  (856 318)  (856 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp12_v_b_14 <X> T_16_19.lc_trk_g3_6
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (25 0)  (899 304)  (899 304)  routing T_17_19.lft_op_2 <X> T_17_19.lc_trk_g0_2
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.lft_op_2 <X> T_17_19.lc_trk_g0_2
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_2 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (15 6)  (889 310)  (889 310)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g1_5
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g1_5
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g1_5
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (897 317)  (897 317)  routing T_17_19.sp4_v_b_42 <X> T_17_19.lc_trk_g3_2
 (24 13)  (898 317)  (898 317)  routing T_17_19.sp4_v_b_42 <X> T_17_19.lc_trk_g3_2
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 319)  (874 319)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (19 15)  (893 319)  (893 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_19

 (9 0)  (937 304)  (937 304)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_1
 (10 0)  (938 304)  (938 304)  routing T_18_19.sp4_h_l_47 <X> T_18_19.sp4_h_r_1
 (14 0)  (942 304)  (942 304)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g0_0
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (47 0)  (975 304)  (975 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (936 305)  (936 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_b_1
 (15 1)  (943 305)  (943 305)  routing T_18_19.lft_op_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (8 3)  (936 307)  (936 307)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_36
 (9 3)  (937 307)  (937 307)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_36
 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (6 4)  (934 308)  (934 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (21 10)  (949 314)  (949 314)  routing T_18_19.sp4_v_t_18 <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp4_v_t_18 <X> T_18_19.lc_trk_g2_7
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_r_v_b_44 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_l_23


LogicTile_20_19

 (5 7)  (1041 311)  (1041 311)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_v_t_38


LogicTile_21_19

 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_6


LogicTile_22_19

 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_v_b_0 <X> T_22_19.sp12_h_l_23
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_19

 (3 5)  (1351 309)  (1351 309)  routing T_26_19.sp12_h_l_23 <X> T_26_19.sp12_h_r_0


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g1_5 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_5 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 316)  (1731 316)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g1_5
 (7 12)  (1733 316)  (1733 316)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 316)  (1734 316)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g1_5
 (6 13)  (1732 317)  (1732 317)  routing T_33_19.span12_horz_12 <X> T_33_19.lc_trk_g1_4
 (7 13)  (1733 317)  (1733 317)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 288)  (9 288)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 289)  (9 289)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g0_1
 (13 1)  (4 289)  (4 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (14 1)  (3 289)  (3 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (6 5)  (11 293)  (11 293)  routing T_0_18.span12_horz_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (10 11)  (7 299)  (7 299)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (5 14)  (12 302)  (12 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit
 (4 15)  (13 303)  (13 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (5 15)  (12 303)  (12 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (7 15)  (10 303)  (10 303)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
 (8 15)  (9 303)  (9 303)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7


LogicTile_4_18

 (9 2)  (189 290)  (189 290)  routing T_4_18.sp4_h_r_10 <X> T_4_18.sp4_h_l_36
 (10 2)  (190 290)  (190 290)  routing T_4_18.sp4_h_r_10 <X> T_4_18.sp4_h_l_36


LogicTile_5_18

 (19 10)  (253 298)  (253 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_18

 (3 2)  (291 290)  (291 290)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (328 290)  (328 290)  LC_1 Logic Functioning bit
 (41 2)  (329 290)  (329 290)  LC_1 Logic Functioning bit
 (42 2)  (330 290)  (330 290)  LC_1 Logic Functioning bit
 (43 2)  (331 290)  (331 290)  LC_1 Logic Functioning bit
 (3 3)  (291 291)  (291 291)  routing T_6_18.sp12_h_r_0 <X> T_6_18.sp12_h_l_23
 (31 3)  (319 291)  (319 291)  routing T_6_18.lc_trk_g2_2 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (328 291)  (328 291)  LC_1 Logic Functioning bit
 (41 3)  (329 291)  (329 291)  LC_1 Logic Functioning bit
 (42 3)  (330 291)  (330 291)  LC_1 Logic Functioning bit
 (43 3)  (331 291)  (331 291)  LC_1 Logic Functioning bit
 (47 3)  (335 291)  (335 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (25 8)  (313 296)  (313 296)  routing T_6_18.sp4_v_b_26 <X> T_6_18.lc_trk_g2_2
 (22 9)  (310 297)  (310 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (311 297)  (311 297)  routing T_6_18.sp4_v_b_26 <X> T_6_18.lc_trk_g2_2


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_9_18

 (3 2)  (441 290)  (441 290)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_h_l_23
 (3 3)  (441 291)  (441 291)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_h_l_23


LogicTile_10_18

 (3 5)  (495 293)  (495 293)  routing T_10_18.sp12_h_l_23 <X> T_10_18.sp12_h_r_0


LogicTile_11_18

 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (569 290)  (569 290)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (21 3)  (567 291)  (567 291)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (15 6)  (561 294)  (561 294)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g1_5
 (16 6)  (562 294)  (562 294)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (564 295)  (564 295)  routing T_11_18.sp4_h_r_5 <X> T_11_18.lc_trk_g1_5
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (48 8)  (594 296)  (594 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 297)  (577 297)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (47 12)  (593 300)  (593 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (15 15)  (561 303)  (561 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_t_33 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_12_18

 (4 2)  (604 290)  (604 290)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (5 3)  (605 291)  (605 291)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_t_37
 (11 4)  (611 292)  (611 292)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_v_b_5
 (3 10)  (603 298)  (603 298)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_h_l_22
 (3 11)  (603 299)  (603 299)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_h_l_22


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_b_0
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_v_b_42 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_v_b_42 <X> T_13_18.lc_trk_g2_2
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 298)  (694 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (47 10)  (701 298)  (701 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (4 12)  (658 300)  (658 300)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_v_b_9
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_v_t_21 <X> T_13_18.lc_trk_g3_0
 (14 13)  (668 301)  (668 301)  routing T_13_18.sp4_v_t_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_v_t_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (15 14)  (669 302)  (669 302)  routing T_13_18.tnr_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (52 14)  (706 302)  (706 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g3_6
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (35 15)  (689 303)  (689 303)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (2 0)  (710 288)  (710 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (711 288)  (711 288)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_b_0
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_r_0 <X> T_14_18.sp12_v_b_0
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_h_r_2 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_2 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (11 2)  (719 290)  (719 290)  routing T_14_18.sp4_h_r_8 <X> T_14_18.sp4_v_t_39
 (13 2)  (721 290)  (721 290)  routing T_14_18.sp4_h_r_8 <X> T_14_18.sp4_v_t_39
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g0_5
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (51 2)  (759 290)  (759 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (12 3)  (720 291)  (720 291)  routing T_14_18.sp4_h_r_8 <X> T_14_18.sp4_v_t_39
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (46 6)  (754 294)  (754 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_3
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (25 8)  (733 296)  (733 296)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (46 8)  (754 296)  (754 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (755 296)  (755 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g2_2
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (46 9)  (754 297)  (754 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (755 297)  (755 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (759 297)  (759 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (729 298)  (729 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.input_2_5
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (46 10)  (754 298)  (754 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (3 12)  (711 300)  (711 300)  routing T_14_18.sp12_v_b_1 <X> T_14_18.sp12_h_r_1
 (15 12)  (723 300)  (723 300)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (729 300)  (729 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.rgt_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (3 13)  (711 301)  (711 301)  routing T_14_18.sp12_v_b_1 <X> T_14_18.sp12_h_r_1
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp4_v_t_23 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.input_2_6
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (15 14)  (723 302)  (723 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g3_5
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 303)  (723 303)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (3 1)  (765 289)  (765 289)  routing T_15_18.sp12_h_l_23 <X> T_15_18.sp12_v_b_0
 (18 1)  (780 289)  (780 289)  routing T_15_18.top_op_1 <X> T_15_18.lc_trk_g0_1
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_2 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (16 2)  (778 290)  (778 290)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (18 3)  (780 291)  (780 291)  routing T_15_18.sp4_v_b_13 <X> T_15_18.lc_trk_g0_5
 (21 3)  (783 291)  (783 291)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (14 5)  (776 293)  (776 293)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g1_0
 (15 5)  (777 293)  (777 293)  routing T_15_18.top_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (52 9)  (814 297)  (814 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (776 298)  (776 298)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g2_5
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (15 11)  (777 299)  (777 299)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.tnr_op_6 <X> T_15_18.lc_trk_g2_6
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (15 13)  (777 301)  (777 301)  routing T_15_18.tnr_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp12_v_t_0 <X> T_15_18.lc_trk_g3_3
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_v_t_16 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_v_t_16 <X> T_15_18.lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_v_b_47 <X> T_15_18.lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.sp4_v_b_47 <X> T_15_18.lc_trk_g3_7
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 302)  (795 302)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (21 0)  (837 288)  (837 288)  routing T_16_18.sp4_v_b_3 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_v_b_3 <X> T_16_18.lc_trk_g0_3
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_0
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_0
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (41 1)  (857 289)  (857 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (15 2)  (831 290)  (831 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (16 2)  (832 290)  (832 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g0_7
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (821 291)  (821 291)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_t_37
 (12 3)  (828 291)  (828 291)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_v_t_39
 (15 3)  (831 291)  (831 291)  routing T_16_18.lft_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (837 291)  (837 291)  routing T_16_18.top_op_7 <X> T_16_18.lc_trk_g0_7
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (5 4)  (821 292)  (821 292)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_h_r_3
 (4 5)  (820 293)  (820 293)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_h_r_3
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp4_r_v_b_24 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (15 6)  (831 294)  (831 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.input_2_3
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (6 8)  (822 296)  (822 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (821 297)  (821 297)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (46 10)  (862 298)  (862 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (46 12)  (862 300)  (862 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (9 13)  (825 301)  (825 301)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_v_b_10
 (14 13)  (830 301)  (830 301)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g3_0
 (15 13)  (831 301)  (831 301)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 302)  (849 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (40 14)  (856 302)  (856 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (52 0)  (926 288)  (926 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_2 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (8 3)  (882 291)  (882 291)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_t_36
 (9 3)  (883 291)  (883 291)  routing T_17_18.sp4_h_r_1 <X> T_17_18.sp4_v_t_36
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 294)  (897 294)  routing T_17_18.sp12_h_l_12 <X> T_17_18.lc_trk_g1_7
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (8 11)  (882 299)  (882 299)  routing T_17_18.sp4_h_l_42 <X> T_17_18.sp4_v_t_42
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (21 12)  (895 300)  (895 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 300)  (897 300)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g3_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 301)  (901 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 303)  (886 303)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_46


LogicTile_18_18

 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (951 289)  (951 289)  routing T_18_18.sp12_h_r_10 <X> T_18_18.lc_trk_g0_2
 (15 2)  (943 290)  (943 290)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g0_5
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.lft_op_5 <X> T_18_18.lc_trk_g0_5
 (3 3)  (931 291)  (931 291)  routing T_18_18.sp12_v_b_0 <X> T_18_18.sp12_h_l_23
 (8 4)  (936 292)  (936 292)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_h_r_4
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_h_r_4
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 292)  (958 292)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (46 4)  (974 292)  (974 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (942 293)  (942 293)  routing T_18_18.sp12_h_r_16 <X> T_18_18.lc_trk_g1_0
 (16 5)  (944 293)  (944 293)  routing T_18_18.sp12_h_r_16 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (954 293)  (954 293)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (38 5)  (966 293)  (966 293)  LC_2 Logic Functioning bit
 (13 8)  (941 296)  (941 296)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_v_b_8
 (12 9)  (940 297)  (940 297)  routing T_18_18.sp4_h_l_45 <X> T_18_18.sp4_v_b_8
 (3 12)  (931 300)  (931 300)  routing T_18_18.sp12_v_t_22 <X> T_18_18.sp12_h_r_1
 (19 13)  (947 301)  (947 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_18

 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp12_h_r_10 <X> T_19_18.lc_trk_g0_2
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (40 8)  (1022 296)  (1022 296)  LC_4 Logic Functioning bit
 (42 8)  (1024 296)  (1024 296)  LC_4 Logic Functioning bit
 (47 8)  (1029 296)  (1029 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1008 297)  (1008 297)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (41 9)  (1023 297)  (1023 297)  LC_4 Logic Functioning bit
 (43 9)  (1025 297)  (1025 297)  LC_4 Logic Functioning bit
 (5 15)  (987 303)  (987 303)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_t_44


LogicTile_20_18

 (2 4)  (1038 292)  (1038 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (1039 294)  (1039 294)  routing T_20_18.sp12_v_b_0 <X> T_20_18.sp12_v_t_23
 (4 12)  (1040 300)  (1040 300)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_b_9
 (6 12)  (1042 300)  (1042 300)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_b_9
 (5 13)  (1041 301)  (1041 301)  routing T_20_18.sp4_h_l_38 <X> T_20_18.sp4_v_b_9


LogicTile_21_18

 (5 0)  (1095 288)  (1095 288)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_0
 (4 1)  (1094 289)  (1094 289)  routing T_21_18.sp4_h_l_44 <X> T_21_18.sp4_h_r_0


LogicTile_22_18

 (8 5)  (1152 293)  (1152 293)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_b_4
 (9 5)  (1153 293)  (1153 293)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_b_4
 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_t_41


LogicTile_23_18

 (6 2)  (1204 290)  (1204 290)  routing T_23_18.sp4_h_l_42 <X> T_23_18.sp4_v_t_37


RAM_Tile_25_18

 (5 4)  (1311 292)  (1311 292)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_h_r_3
 (4 5)  (1310 293)  (1310 293)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_h_r_3


LogicTile_26_18

 (31 6)  (1379 294)  (1379 294)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1380 294)  (1380 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 294)  (1381 294)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (1388 294)  (1388 294)  LC_3 Logic Functioning bit
 (41 6)  (1389 294)  (1389 294)  LC_3 Logic Functioning bit
 (42 6)  (1390 294)  (1390 294)  LC_3 Logic Functioning bit
 (43 6)  (1391 294)  (1391 294)  LC_3 Logic Functioning bit
 (31 7)  (1379 295)  (1379 295)  routing T_26_18.lc_trk_g2_6 <X> T_26_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (1388 295)  (1388 295)  LC_3 Logic Functioning bit
 (41 7)  (1389 295)  (1389 295)  LC_3 Logic Functioning bit
 (42 7)  (1390 295)  (1390 295)  LC_3 Logic Functioning bit
 (43 7)  (1391 295)  (1391 295)  LC_3 Logic Functioning bit
 (48 7)  (1396 295)  (1396 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 11)  (1370 299)  (1370 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1371 299)  (1371 299)  routing T_26_18.sp4_v_b_46 <X> T_26_18.lc_trk_g2_6
 (24 11)  (1372 299)  (1372 299)  routing T_26_18.sp4_v_b_46 <X> T_26_18.lc_trk_g2_6


LogicTile_29_18

 (5 8)  (1515 296)  (1515 296)  routing T_29_18.sp4_h_l_38 <X> T_29_18.sp4_h_r_6
 (4 9)  (1514 297)  (1514 297)  routing T_29_18.sp4_h_l_38 <X> T_29_18.sp4_h_r_6
 (2 12)  (1512 300)  (1512 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_18

 (3 3)  (1567 291)  (1567 291)  routing T_30_18.sp12_v_b_0 <X> T_30_18.sp12_h_l_23
 (3 15)  (1567 303)  (1567 303)  routing T_30_18.sp12_h_l_22 <X> T_30_18.sp12_v_t_22


LogicTile_32_18

 (8 8)  (1680 296)  (1680 296)  routing T_32_18.sp4_h_l_46 <X> T_32_18.sp4_h_r_7
 (10 8)  (1682 296)  (1682 296)  routing T_32_18.sp4_h_l_46 <X> T_32_18.sp4_h_r_7


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (11 2)  (1737 290)  (1737 290)  routing T_33_18.span4_horz_7 <X> T_33_18.span4_vert_t_13
 (12 2)  (1738 290)  (1738 290)  routing T_33_18.span4_horz_7 <X> T_33_18.span4_vert_t_13
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0

 (13 13)  (1739 301)  (1739 301)  routing T_33_18.span4_horz_43 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (5 4)  (12 276)  (12 276)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (7 4)  (10 276)  (10 276)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 276)  (9 276)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (9 277)  (9 277)  routing T_0_17.span12_horz_5 <X> T_0_17.lc_trk_g0_5
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_5 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 284)  (11 284)  routing T_0_17.span12_horz_13 <X> T_0_17.lc_trk_g1_5
 (7 12)  (10 284)  (10 284)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_4_17

 (12 0)  (192 272)  (192 272)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_r_2
 (11 1)  (191 273)  (191 273)  routing T_4_17.sp4_v_b_2 <X> T_4_17.sp4_h_r_2


LogicTile_5_17

 (25 0)  (259 272)  (259 272)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g0_2
 (22 1)  (256 273)  (256 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 273)  (257 273)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g0_2
 (24 1)  (258 273)  (258 273)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g0_2
 (25 1)  (259 273)  (259 273)  routing T_5_17.sp4_h_l_7 <X> T_5_17.lc_trk_g0_2
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 274)  (268 274)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 274)  (274 274)  LC_1 Logic Functioning bit
 (41 2)  (275 274)  (275 274)  LC_1 Logic Functioning bit
 (42 2)  (276 274)  (276 274)  LC_1 Logic Functioning bit
 (43 2)  (277 274)  (277 274)  LC_1 Logic Functioning bit
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (265 275)  (265 275)  routing T_5_17.lc_trk_g1_7 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 275)  (274 275)  LC_1 Logic Functioning bit
 (41 3)  (275 275)  (275 275)  LC_1 Logic Functioning bit
 (42 3)  (276 275)  (276 275)  LC_1 Logic Functioning bit
 (43 3)  (277 275)  (277 275)  LC_1 Logic Functioning bit
 (53 3)  (287 275)  (287 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 6)  (234 278)  (234 278)  routing T_5_17.glb_netwk_6 <X> T_5_17.glb2local_0
 (1 6)  (235 278)  (235 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (21 6)  (255 278)  (255 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (22 6)  (256 278)  (256 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (257 278)  (257 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (24 6)  (258 278)  (258 278)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 278)  (264 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (270 278)  (270 278)  LC_3 Logic Functioning bit
 (37 6)  (271 278)  (271 278)  LC_3 Logic Functioning bit
 (38 6)  (272 278)  (272 278)  LC_3 Logic Functioning bit
 (39 6)  (273 278)  (273 278)  LC_3 Logic Functioning bit
 (41 6)  (275 278)  (275 278)  LC_3 Logic Functioning bit
 (43 6)  (277 278)  (277 278)  LC_3 Logic Functioning bit
 (47 6)  (281 278)  (281 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (235 279)  (235 279)  routing T_5_17.glb_netwk_6 <X> T_5_17.glb2local_0
 (21 7)  (255 279)  (255 279)  routing T_5_17.sp4_h_l_10 <X> T_5_17.lc_trk_g1_7
 (31 7)  (265 279)  (265 279)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 279)  (270 279)  LC_3 Logic Functioning bit
 (37 7)  (271 279)  (271 279)  LC_3 Logic Functioning bit
 (38 7)  (272 279)  (272 279)  LC_3 Logic Functioning bit
 (39 7)  (273 279)  (273 279)  LC_3 Logic Functioning bit
 (41 7)  (275 279)  (275 279)  LC_3 Logic Functioning bit
 (43 7)  (277 279)  (277 279)  LC_3 Logic Functioning bit
 (3 14)  (237 286)  (237 286)  routing T_5_17.sp12_h_r_1 <X> T_5_17.sp12_v_t_22
 (3 15)  (237 287)  (237 287)  routing T_5_17.sp12_h_r_1 <X> T_5_17.sp12_v_t_22


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0
 (3 10)  (291 282)  (291 282)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22
 (3 11)  (291 283)  (291 283)  routing T_6_17.sp12_h_r_1 <X> T_6_17.sp12_h_l_22


LogicTile_7_17

 (31 10)  (373 282)  (373 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 282)  (375 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 282)  (376 282)  routing T_7_17.lc_trk_g3_5 <X> T_7_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 282)  (382 282)  LC_5 Logic Functioning bit
 (41 10)  (383 282)  (383 282)  LC_5 Logic Functioning bit
 (42 10)  (384 282)  (384 282)  LC_5 Logic Functioning bit
 (43 10)  (385 282)  (385 282)  LC_5 Logic Functioning bit
 (40 11)  (382 283)  (382 283)  LC_5 Logic Functioning bit
 (41 11)  (383 283)  (383 283)  LC_5 Logic Functioning bit
 (42 11)  (384 283)  (384 283)  LC_5 Logic Functioning bit
 (43 11)  (385 283)  (385 283)  LC_5 Logic Functioning bit
 (48 11)  (390 283)  (390 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 14)  (358 286)  (358 286)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g3_5
 (17 14)  (359 286)  (359 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 286)  (360 286)  routing T_7_17.sp4_v_t_16 <X> T_7_17.lc_trk_g3_5


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (8 10)  (404 282)  (404 282)  routing T_8_17.sp4_h_r_7 <X> T_8_17.sp4_h_l_42
 (8 12)  (404 284)  (404 284)  routing T_8_17.sp4_h_l_39 <X> T_8_17.sp4_h_r_10
 (10 12)  (406 284)  (406 284)  routing T_8_17.sp4_h_l_39 <X> T_8_17.sp4_h_r_10
 (8 14)  (404 286)  (404 286)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_l_47
 (9 14)  (405 286)  (405 286)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_l_47
 (10 14)  (406 286)  (406 286)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_l_47


LogicTile_9_17

 (21 2)  (459 274)  (459 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 274)  (461 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (21 3)  (459 275)  (459 275)  routing T_9_17.sp4_h_l_10 <X> T_9_17.lc_trk_g0_7
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g1_3
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (53 5)  (491 277)  (491 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37


LogicTile_10_17

 (2 0)  (494 272)  (494 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_17

 (8 1)  (554 273)  (554 273)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (47 2)  (593 274)  (593 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (4 6)  (550 278)  (550 278)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (5 7)  (551 279)  (551 279)  routing T_11_17.sp4_h_r_3 <X> T_11_17.sp4_v_t_38
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp4_r_v_b_31 <X> T_11_17.lc_trk_g1_7


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 10)  (609 282)  (609 282)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_42
 (10 10)  (610 282)  (610 282)  routing T_12_17.sp4_h_r_4 <X> T_12_17.sp4_h_l_42


LogicTile_13_17

 (3 4)  (657 276)  (657 276)  routing T_13_17.sp12_v_t_23 <X> T_13_17.sp12_h_r_0
 (11 12)  (665 284)  (665 284)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_v_b_11
 (13 12)  (667 284)  (667 284)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_v_b_11
 (12 13)  (666 285)  (666 285)  routing T_13_17.sp4_h_l_40 <X> T_13_17.sp4_v_b_11
 (13 14)  (667 286)  (667 286)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_46
 (12 15)  (666 287)  (666 287)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_46


LogicTile_14_17

 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (51 2)  (759 274)  (759 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (44 3)  (752 275)  (752 275)  LC_1 Logic Functioning bit
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (710 276)  (710 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (0 5)  (708 277)  (708 277)  routing T_14_17.glb_netwk_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (44 5)  (752 277)  (752 277)  LC_2 Logic Functioning bit
 (47 5)  (755 277)  (755 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (9 8)  (717 280)  (717 280)  routing T_14_17.sp4_v_t_42 <X> T_14_17.sp4_h_r_7
 (15 10)  (723 282)  (723 282)  routing T_14_17.sp4_v_t_32 <X> T_14_17.lc_trk_g2_5
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_t_32 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (733 282)  (733 282)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_h_r_38 <X> T_14_17.lc_trk_g2_6
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_2 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (44 3)  (806 275)  (806 275)  LC_1 Logic Functioning bit
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (0 5)  (762 277)  (762 277)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp4_h_r_3 <X> T_15_17.lc_trk_g1_3
 (6 7)  (768 279)  (768 279)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_38
 (11 8)  (773 280)  (773 280)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_b_8
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 287)  (762 287)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (10 15)  (772 287)  (772 287)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_47


LogicTile_16_17

 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (3 4)  (819 276)  (819 276)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (3 5)  (819 277)  (819 277)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_r_0
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_41
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_17

 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (9 1)  (883 273)  (883 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (10 1)  (884 273)  (884 273)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_1
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (8 3)  (882 275)  (882 275)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_36
 (9 3)  (883 275)  (883 275)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_t_36
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (46 3)  (920 275)  (920 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 279)  (898 279)  routing T_17_17.top_op_6 <X> T_17_17.lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.top_op_6 <X> T_17_17.lc_trk_g1_6
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (3 10)  (877 282)  (877 282)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_h_l_22
 (25 10)  (899 282)  (899 282)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (3 11)  (877 283)  (877 283)  routing T_17_17.sp12_h_r_1 <X> T_17_17.sp12_h_l_22
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_v_b_38 <X> T_17_17.lc_trk_g2_6


LogicTile_18_17

 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 276)  (968 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (51 4)  (979 276)  (979 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (968 277)  (968 277)  LC_2 Logic Functioning bit
 (41 5)  (969 277)  (969 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (21 10)  (949 282)  (949 282)  routing T_18_17.sp4_v_t_26 <X> T_18_17.lc_trk_g2_7
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_v_t_26 <X> T_18_17.lc_trk_g2_7
 (8 11)  (936 283)  (936 283)  routing T_18_17.sp4_h_l_42 <X> T_18_17.sp4_v_t_42
 (21 11)  (949 283)  (949 283)  routing T_18_17.sp4_v_t_26 <X> T_18_17.lc_trk_g2_7
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_17

 (5 6)  (987 278)  (987 278)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (4 7)  (986 279)  (986 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_38


LogicTile_20_17

 (15 3)  (1051 275)  (1051 275)  routing T_20_17.sp4_v_t_9 <X> T_20_17.lc_trk_g0_4
 (16 3)  (1052 275)  (1052 275)  routing T_20_17.sp4_v_t_9 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 275)  (1061 275)  routing T_20_17.sp4_r_v_b_30 <X> T_20_17.lc_trk_g0_6
 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_v_t_23
 (26 14)  (1062 286)  (1062 286)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (47 14)  (1083 286)  (1083 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_r_v_b_46 <X> T_20_17.lc_trk_g3_6
 (26 15)  (1062 287)  (1062 287)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (8 12)  (1098 284)  (1098 284)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_10
 (10 12)  (1100 284)  (1100 284)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_10


LogicTile_22_17

 (3 6)  (1147 278)  (1147 278)  routing T_22_17.sp12_v_b_0 <X> T_22_17.sp12_v_t_23
 (3 8)  (1147 280)  (1147 280)  routing T_22_17.sp12_v_t_22 <X> T_22_17.sp12_v_b_1
 (3 13)  (1147 285)  (1147 285)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_h_r_1


LogicTile_23_17

 (3 8)  (1201 280)  (1201 280)  routing T_23_17.sp12_h_r_1 <X> T_23_17.sp12_v_b_1
 (3 9)  (1201 281)  (1201 281)  routing T_23_17.sp12_h_r_1 <X> T_23_17.sp12_v_b_1


LogicTile_24_17

 (26 4)  (1278 276)  (1278 276)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (39 4)  (1291 276)  (1291 276)  LC_2 Logic Functioning bit
 (40 4)  (1292 276)  (1292 276)  LC_2 Logic Functioning bit
 (42 4)  (1294 276)  (1294 276)  LC_2 Logic Functioning bit
 (52 4)  (1304 276)  (1304 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 277)  (1279 277)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 277)  (1288 277)  LC_2 Logic Functioning bit
 (38 5)  (1290 277)  (1290 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_v_t_23
 (15 6)  (1267 278)  (1267 278)  routing T_24_17.sp12_h_r_5 <X> T_24_17.lc_trk_g1_5
 (17 6)  (1269 278)  (1269 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1270 278)  (1270 278)  routing T_24_17.sp12_h_r_5 <X> T_24_17.lc_trk_g1_5
 (22 6)  (1274 278)  (1274 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1275 278)  (1275 278)  routing T_24_17.sp12_h_r_23 <X> T_24_17.lc_trk_g1_7
 (18 7)  (1270 279)  (1270 279)  routing T_24_17.sp12_h_r_5 <X> T_24_17.lc_trk_g1_5
 (21 7)  (1273 279)  (1273 279)  routing T_24_17.sp12_h_r_23 <X> T_24_17.lc_trk_g1_7
 (31 10)  (1283 282)  (1283 282)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 282)  (1286 282)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (1292 282)  (1292 282)  LC_5 Logic Functioning bit
 (41 10)  (1293 282)  (1293 282)  LC_5 Logic Functioning bit
 (42 10)  (1294 282)  (1294 282)  LC_5 Logic Functioning bit
 (43 10)  (1295 282)  (1295 282)  LC_5 Logic Functioning bit
 (47 10)  (1299 282)  (1299 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (1292 283)  (1292 283)  LC_5 Logic Functioning bit
 (41 11)  (1293 283)  (1293 283)  LC_5 Logic Functioning bit
 (42 11)  (1294 283)  (1294 283)  LC_5 Logic Functioning bit
 (43 11)  (1295 283)  (1295 283)  LC_5 Logic Functioning bit


RAM_Tile_25_17

 (4 9)  (1310 281)  (1310 281)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_h_r_6
 (6 9)  (1312 281)  (1312 281)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_h_r_6


LogicTile_29_17

 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_43 <X> T_29_17.sp4_h_r_6
 (10 12)  (1520 284)  (1520 284)  routing T_29_17.sp4_v_t_40 <X> T_29_17.sp4_h_r_10


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3
 (5 14)  (1731 286)  (1731 286)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g1_7
 (6 14)  (1732 286)  (1732 286)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g1_7
 (7 14)  (1733 286)  (1733 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 286)  (1734 286)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g1_7
 (8 15)  (1734 287)  (1734 287)  routing T_33_17.span4_horz_47 <X> T_33_17.lc_trk_g1_7


IO_Tile_0_16

 (5 0)  (12 256)  (12 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (4 2)  (13 258)  (13 258)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (4 3)  (13 259)  (13 259)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (6 3)  (11 259)  (11 259)  routing T_0_16.span4_horz_10 <X> T_0_16.lc_trk_g0_2
 (7 3)  (10 259)  (10 259)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (5 4)  (12 260)  (12 260)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 260)  (9 260)  routing T_0_16.span4_vert_b_13 <X> T_0_16.lc_trk_g0_5
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 260)  (6 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g0_2 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 268)  (13 268)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_12 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (4 10)  (130 266)  (130 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (6 10)  (132 266)  (132 266)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43
 (5 11)  (131 267)  (131 267)  routing T_3_16.sp4_h_r_0 <X> T_3_16.sp4_v_t_43


LogicTile_4_16

 (19 2)  (199 258)  (199 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (5 5)  (185 261)  (185 261)  routing T_4_16.sp4_h_r_3 <X> T_4_16.sp4_v_b_3
 (19 12)  (199 268)  (199 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (8 14)  (188 270)  (188 270)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_h_l_47
 (10 14)  (190 270)  (190 270)  routing T_4_16.sp4_h_r_2 <X> T_4_16.sp4_h_l_47


LogicTile_5_16

 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 258)  (268 258)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 258)  (274 258)  LC_1 Logic Functioning bit
 (41 2)  (275 258)  (275 258)  LC_1 Logic Functioning bit
 (42 2)  (276 258)  (276 258)  LC_1 Logic Functioning bit
 (43 2)  (277 258)  (277 258)  LC_1 Logic Functioning bit
 (47 2)  (281 258)  (281 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (265 259)  (265 259)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 259)  (274 259)  LC_1 Logic Functioning bit
 (41 3)  (275 259)  (275 259)  LC_1 Logic Functioning bit
 (42 3)  (276 259)  (276 259)  LC_1 Logic Functioning bit
 (43 3)  (277 259)  (277 259)  LC_1 Logic Functioning bit
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (257 260)  (257 260)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3
 (21 5)  (255 261)  (255 261)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0


RAM_Tile_8_16

 (12 2)  (408 258)  (408 258)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_h_l_39
 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_l_23
 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (4 7)  (400 263)  (400 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38
 (6 7)  (402 263)  (402 263)  routing T_8_16.sp4_h_r_7 <X> T_8_16.sp4_h_l_38


LogicTile_10_16

 (13 5)  (505 261)  (505 261)  routing T_10_16.sp4_v_t_37 <X> T_10_16.sp4_h_r_5
 (19 15)  (511 271)  (511 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_16

 (2 0)  (602 256)  (602 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (51 4)  (651 260)  (651 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (14 5)  (614 261)  (614 261)  routing T_12_16.sp12_h_r_16 <X> T_12_16.lc_trk_g1_0
 (16 5)  (616 261)  (616 261)  routing T_12_16.sp12_h_r_16 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (47 8)  (647 264)  (647 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (8 10)  (608 266)  (608 266)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_42
 (10 10)  (610 266)  (610 266)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_42
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (16 10)  (616 266)  (616 266)  routing T_12_16.sp4_v_t_16 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.sp4_v_t_16 <X> T_12_16.lc_trk_g2_5
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 270)  (623 270)  routing T_12_16.sp12_v_b_23 <X> T_12_16.lc_trk_g3_7
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp12_v_b_23 <X> T_12_16.lc_trk_g3_7
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_13_16

 (31 6)  (685 262)  (685 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 262)  (687 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 262)  (694 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (46 6)  (700 262)  (700 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (11 10)  (665 266)  (665 266)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_v_t_45
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp12_v_b_21 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp12_v_b_21 <X> T_13_16.lc_trk_g3_5


LogicTile_14_16

 (4 0)  (712 256)  (712 256)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_v_b_0
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_2 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (710 260)  (710 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (708 261)  (708 261)  routing T_14_16.glb_netwk_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (14 10)  (722 266)  (722 266)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 270)  (741 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (47 14)  (755 270)  (755 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (708 271)  (708 271)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (10 15)  (718 271)  (718 271)  routing T_14_16.sp4_h_l_40 <X> T_14_16.sp4_v_t_47
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (44 15)  (752 271)  (752 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_t_40
 (3 10)  (765 266)  (765 266)  routing T_15_16.sp12_h_r_1 <X> T_15_16.sp12_h_l_22
 (3 11)  (765 267)  (765 267)  routing T_15_16.sp12_h_r_1 <X> T_15_16.sp12_h_l_22


LogicTile_16_16

 (3 0)  (819 256)  (819 256)  routing T_16_16.sp12_v_t_23 <X> T_16_16.sp12_v_b_0


LogicTile_17_16

 (6 2)  (880 258)  (880 258)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_37
 (6 8)  (880 264)  (880 264)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_6
 (5 9)  (879 265)  (879 265)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_6
 (8 11)  (882 267)  (882 267)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_v_t_42


LogicTile_18_16

 (3 1)  (931 257)  (931 257)  routing T_18_16.sp12_h_l_23 <X> T_18_16.sp12_v_b_0


LogicTile_21_16

 (13 9)  (1103 265)  (1103 265)  routing T_21_16.sp4_v_t_38 <X> T_21_16.sp4_h_r_8
 (11 14)  (1101 270)  (1101 270)  routing T_21_16.sp4_h_r_5 <X> T_21_16.sp4_v_t_46
 (13 14)  (1103 270)  (1103 270)  routing T_21_16.sp4_h_r_5 <X> T_21_16.sp4_v_t_46
 (12 15)  (1102 271)  (1102 271)  routing T_21_16.sp4_h_r_5 <X> T_21_16.sp4_v_t_46


LogicTile_22_16

 (2 0)  (1146 256)  (1146 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 6)  (1158 262)  (1158 262)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (26 6)  (1170 262)  (1170 262)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 262)  (1171 262)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 262)  (1175 262)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 262)  (1177 262)  routing T_22_16.lc_trk_g2_4 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (47 6)  (1191 262)  (1191 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (15 7)  (1159 263)  (1159 263)  routing T_22_16.sp12_h_l_3 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (1171 263)  (1171 263)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 263)  (1174 263)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (38 7)  (1182 263)  (1182 263)  LC_3 Logic Functioning bit
 (40 7)  (1184 263)  (1184 263)  LC_3 Logic Functioning bit
 (42 7)  (1186 263)  (1186 263)  LC_3 Logic Functioning bit
 (14 10)  (1158 266)  (1158 266)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g2_4
 (16 11)  (1160 267)  (1160 267)  routing T_22_16.sp4_v_t_17 <X> T_22_16.lc_trk_g2_4
 (17 11)  (1161 267)  (1161 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (2 12)  (1146 268)  (1146 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (2 14)  (1146 270)  (1146 270)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 270)  (1167 270)  routing T_22_16.sp12_v_b_23 <X> T_22_16.lc_trk_g3_7
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp12_v_b_23 <X> T_22_16.lc_trk_g3_7


LogicTile_24_16

 (3 6)  (1255 262)  (1255 262)  routing T_24_16.sp12_v_b_0 <X> T_24_16.sp12_v_t_23
 (15 10)  (1267 266)  (1267 266)  routing T_24_16.sp4_h_r_45 <X> T_24_16.lc_trk_g2_5
 (16 10)  (1268 266)  (1268 266)  routing T_24_16.sp4_h_r_45 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1270 266)  (1270 266)  routing T_24_16.sp4_h_r_45 <X> T_24_16.lc_trk_g2_5
 (18 11)  (1270 267)  (1270 267)  routing T_24_16.sp4_h_r_45 <X> T_24_16.lc_trk_g2_5
 (31 12)  (1283 268)  (1283 268)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1292 268)  (1292 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (42 12)  (1294 268)  (1294 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (47 12)  (1299 268)  (1299 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (40 13)  (1292 269)  (1292 269)  LC_6 Logic Functioning bit
 (41 13)  (1293 269)  (1293 269)  LC_6 Logic Functioning bit
 (42 13)  (1294 269)  (1294 269)  LC_6 Logic Functioning bit
 (43 13)  (1295 269)  (1295 269)  LC_6 Logic Functioning bit


RAM_Tile_25_16

 (8 5)  (1314 261)  (1314 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_h_l_47 <X> T_25_16.sp4_v_b_4
 (8 8)  (1314 264)  (1314 264)  routing T_25_16.sp4_h_l_46 <X> T_25_16.sp4_h_r_7
 (10 8)  (1316 264)  (1316 264)  routing T_25_16.sp4_h_l_46 <X> T_25_16.sp4_h_r_7


LogicTile_29_16

 (8 9)  (1518 265)  (1518 265)  routing T_29_16.sp4_h_l_42 <X> T_29_16.sp4_v_b_7
 (9 9)  (1519 265)  (1519 265)  routing T_29_16.sp4_h_l_42 <X> T_29_16.sp4_v_b_7


LogicTile_30_16

 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_v_b_0 <X> T_30_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (14 7)  (1740 263)  (1740 263)  routing T_33_16.span4_vert_t_14 <X> T_33_16.span4_vert_b_2
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_6 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 269)  (1730 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (4 14)  (1730 270)  (1730 270)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g1_6
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit
 (5 15)  (1731 271)  (1731 271)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g1_6
 (7 15)  (1733 271)  (1733 271)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (8 15)  (1734 271)  (1734 271)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (11 2)  (6 242)  (6 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 6)  (6 246)  (6 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (12 6)  (5 246)  (5 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14


LogicTile_2_15

 (3 4)  (75 244)  (75 244)  routing T_2_15.sp12_v_t_23 <X> T_2_15.sp12_h_r_0
 (12 5)  (84 245)  (84 245)  routing T_2_15.sp4_h_r_5 <X> T_2_15.sp4_v_b_5


LogicTile_3_15

 (4 3)  (130 243)  (130 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (6 3)  (132 243)  (132 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (8 3)  (134 243)  (134 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (9 3)  (135 243)  (135 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (10 3)  (136 243)  (136 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36


LogicTile_4_15

 (8 2)  (188 242)  (188 242)  routing T_4_15.sp4_v_t_42 <X> T_4_15.sp4_h_l_36
 (9 2)  (189 242)  (189 242)  routing T_4_15.sp4_v_t_42 <X> T_4_15.sp4_h_l_36
 (10 2)  (190 242)  (190 242)  routing T_4_15.sp4_v_t_42 <X> T_4_15.sp4_h_l_36
 (2 4)  (182 244)  (182 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 10)  (189 250)  (189 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42
 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_h_r_4 <X> T_4_15.sp4_h_l_42


LogicTile_5_15

 (4 5)  (238 245)  (238 245)  routing T_5_15.sp4_v_t_47 <X> T_5_15.sp4_h_r_3


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0
 (12 6)  (300 246)  (300 246)  routing T_6_15.sp4_v_t_46 <X> T_6_15.sp4_h_l_40
 (11 7)  (299 247)  (299 247)  routing T_6_15.sp4_v_t_46 <X> T_6_15.sp4_h_l_40
 (13 7)  (301 247)  (301 247)  routing T_6_15.sp4_v_t_46 <X> T_6_15.sp4_h_l_40


LogicTile_7_15

 (8 6)  (350 246)  (350 246)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_h_l_41


RAM_Tile_8_15

 (19 2)  (415 242)  (415 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (8 6)  (404 246)  (404 246)  routing T_8_15.sp4_h_r_4 <X> T_8_15.sp4_h_l_41


LogicTile_9_15

 (4 4)  (442 244)  (442 244)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_3
 (5 5)  (443 245)  (443 245)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_3


LogicTile_10_15

 (2 0)  (494 240)  (494 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (495 242)  (495 242)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (3 3)  (495 243)  (495 243)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (3 12)  (495 252)  (495 252)  routing T_10_15.sp12_v_t_22 <X> T_10_15.sp12_h_r_1


LogicTile_11_15

 (5 0)  (551 240)  (551 240)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_h_r_0
 (6 1)  (552 241)  (552 241)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_h_r_0
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (40 2)  (586 242)  (586 242)  LC_1 Logic Functioning bit
 (42 2)  (588 242)  (588 242)  LC_1 Logic Functioning bit
 (51 2)  (597 242)  (597 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (41 3)  (587 243)  (587 243)  LC_1 Logic Functioning bit
 (43 3)  (589 243)  (589 243)  LC_1 Logic Functioning bit
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_v_t_23
 (9 6)  (555 246)  (555 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (10 6)  (556 246)  (556 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_v_t_12 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_v_t_12 <X> T_11_15.lc_trk_g2_1


LogicTile_12_15

 (8 6)  (608 246)  (608 246)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_h_l_41
 (10 6)  (610 246)  (610 246)  routing T_12_15.sp4_h_r_8 <X> T_12_15.sp4_h_l_41


LogicTile_13_15

 (11 12)  (665 252)  (665 252)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_11
 (13 12)  (667 252)  (667 252)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_11
 (12 13)  (666 253)  (666 253)  routing T_13_15.sp4_h_l_40 <X> T_13_15.sp4_v_b_11
 (19 15)  (673 255)  (673 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_15

 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (46 0)  (754 240)  (754 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (711 241)  (711 241)  routing T_14_15.sp12_h_l_23 <X> T_14_15.sp12_v_b_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (47 1)  (755 241)  (755 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (8 5)  (716 245)  (716 245)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_v_b_4
 (10 5)  (718 245)  (718 245)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_v_b_4
 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (0 8)  (708 248)  (708 248)  routing T_14_15.glb_netwk_2 <X> T_14_15.glb2local_1
 (1 8)  (709 248)  (709 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1


LogicTile_15_15

 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_h_r_10 <X> T_15_15.sp4_h_l_36
 (10 2)  (772 242)  (772 242)  routing T_15_15.sp4_h_r_10 <X> T_15_15.sp4_h_l_36
 (5 3)  (767 243)  (767 243)  routing T_15_15.sp4_h_l_37 <X> T_15_15.sp4_v_t_37


LogicTile_16_15

 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (837 240)  (837 240)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_2 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (52 6)  (868 246)  (868 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (51 7)  (867 247)  (867 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (829 248)  (829 248)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_b_8
 (12 9)  (828 249)  (828 249)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_v_b_8
 (11 10)  (827 250)  (827 250)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_t_45
 (15 11)  (831 251)  (831 251)  routing T_16_15.sp4_v_t_33 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_v_t_33 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (0 15)  (816 255)  (816 255)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (8 0)  (882 240)  (882 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (10 0)  (884 240)  (884 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (26 3)  (900 243)  (900 243)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (41 3)  (915 243)  (915 243)  LC_1 Logic Functioning bit
 (43 3)  (917 243)  (917 243)  LC_1 Logic Functioning bit
 (47 3)  (921 243)  (921 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (895 244)  (895 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (21 5)  (895 245)  (895 245)  routing T_17_15.sp12_h_r_3 <X> T_17_15.lc_trk_g1_3
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 255)  (892 255)  routing T_17_15.sp4_r_v_b_45 <X> T_17_15.lc_trk_g3_5


LogicTile_21_15

 (8 0)  (1098 240)  (1098 240)  routing T_21_15.sp4_h_l_36 <X> T_21_15.sp4_h_r_1


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (3 6)  (1147 246)  (1147 246)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_v_t_23
 (3 13)  (1147 253)  (1147 253)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_h_r_1


LogicTile_24_15

 (3 4)  (1255 244)  (1255 244)  routing T_24_15.sp12_v_t_23 <X> T_24_15.sp12_h_r_0
 (37 4)  (1289 244)  (1289 244)  LC_2 Logic Functioning bit
 (39 4)  (1291 244)  (1291 244)  LC_2 Logic Functioning bit
 (40 4)  (1292 244)  (1292 244)  LC_2 Logic Functioning bit
 (42 4)  (1294 244)  (1294 244)  LC_2 Logic Functioning bit
 (47 4)  (1299 244)  (1299 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (1279 245)  (1279 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g3_1 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 245)  (1288 245)  LC_2 Logic Functioning bit
 (38 5)  (1290 245)  (1290 245)  LC_2 Logic Functioning bit
 (41 5)  (1293 245)  (1293 245)  LC_2 Logic Functioning bit
 (43 5)  (1295 245)  (1295 245)  LC_2 Logic Functioning bit
 (17 12)  (1269 252)  (1269 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


RAM_Tile_25_15

 (9 4)  (1315 244)  (1315 244)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_h_r_4
 (10 4)  (1316 244)  (1316 244)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_h_r_4


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (10 4)  (1358 244)  (1358 244)  routing T_26_15.sp4_v_t_46 <X> T_26_15.sp4_h_r_4


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_29_15

 (4 1)  (1514 241)  (1514 241)  routing T_29_15.sp4_h_l_41 <X> T_29_15.sp4_h_r_0
 (6 1)  (1516 241)  (1516 241)  routing T_29_15.sp4_h_l_41 <X> T_29_15.sp4_h_r_0


LogicTile_30_15

 (3 1)  (1567 241)  (1567 241)  routing T_30_15.sp12_h_l_23 <X> T_30_15.sp12_v_b_0
 (9 8)  (1573 248)  (1573 248)  routing T_30_15.sp4_h_l_41 <X> T_30_15.sp4_h_r_7
 (10 8)  (1574 248)  (1574 248)  routing T_30_15.sp4_h_l_41 <X> T_30_15.sp4_h_r_7


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 241)  (1730 241)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g0_0
 (6 1)  (1732 241)  (1732 241)  routing T_33_15.span12_horz_16 <X> T_33_15.lc_trk_g0_0
 (7 1)  (1733 241)  (1733 241)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (6 4)  (1732 244)  (1732 244)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (7 4)  (1733 244)  (1733 244)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (8 5)  (1734 245)  (1734 245)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (10 5)  (1736 245)  (1736 245)  routing T_33_15.lc_trk_g0_7 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 246)  (1731 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (6 6)  (1732 246)  (1732 246)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (7 6)  (1733 246)  (1733 246)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (12 6)  (1738 246)  (1738 246)  routing T_33_15.span4_horz_37 <X> T_33_15.span4_vert_t_14
 (8 7)  (1734 247)  (1734 247)  routing T_33_15.span4_horz_31 <X> T_33_15.lc_trk_g0_7
 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_5 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (5 14)  (1731 254)  (1731 254)  routing T_33_15.span4_vert_b_15 <X> T_33_15.lc_trk_g1_7
 (7 14)  (1733 254)  (1733 254)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 254)  (1734 254)  routing T_33_15.span4_vert_b_15 <X> T_33_15.lc_trk_g1_7
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 225)  (3 225)  routing T_0_14.span4_vert_t_12 <X> T_0_14.span4_vert_b_0
 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_3_14

 (11 12)  (137 236)  (137 236)  routing T_3_14.sp4_h_r_6 <X> T_3_14.sp4_v_b_11


LogicTile_7_14

 (5 10)  (347 234)  (347 234)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_h_l_43
 (4 11)  (346 235)  (346 235)  routing T_7_14.sp4_h_r_3 <X> T_7_14.sp4_h_l_43


LogicTile_10_14

 (14 2)  (506 226)  (506 226)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (14 3)  (506 227)  (506 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (15 3)  (507 227)  (507 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (16 3)  (508 227)  (508 227)  routing T_10_14.sp4_h_l_9 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 6)  (523 230)  (523 230)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (532 230)  (532 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (42 6)  (534 230)  (534 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (40 7)  (532 231)  (532 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (42 7)  (534 231)  (534 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (47 7)  (539 231)  (539 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_11_14

 (19 0)  (565 224)  (565 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_14

 (11 8)  (665 232)  (665 232)  routing T_13_14.sp4_v_t_37 <X> T_13_14.sp4_v_b_8
 (13 8)  (667 232)  (667 232)  routing T_13_14.sp4_v_t_37 <X> T_13_14.sp4_v_b_8
 (5 14)  (659 238)  (659 238)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_l_44
 (6 15)  (660 239)  (660 239)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_h_l_44


LogicTile_14_14

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_2 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 229)  (708 229)  routing T_14_14.glb_netwk_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (40 6)  (748 230)  (748 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (52 6)  (760 230)  (760 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (44 7)  (752 231)  (752 231)  LC_3 Logic Functioning bit
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp12_v_b_20 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp12_v_b_20 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (708 239)  (708 239)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_r_v_b_45 <X> T_14_14.lc_trk_g3_5


LogicTile_16_14

 (3 6)  (819 230)  (819 230)  routing T_16_14.sp12_v_b_0 <X> T_16_14.sp12_v_t_23
 (6 12)  (822 236)  (822 236)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_v_b_9
 (5 13)  (821 237)  (821 237)  routing T_16_14.sp4_v_t_43 <X> T_16_14.sp4_v_b_9


LogicTile_17_14

 (13 4)  (887 228)  (887 228)  routing T_17_14.sp4_v_t_40 <X> T_17_14.sp4_v_b_5


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23
 (3 7)  (1351 231)  (1351 231)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_v_t_23


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 226)  (1730 226)  routing T_33_14.span4_vert_b_10 <X> T_33_14.lc_trk_g0_2
 (5 2)  (1731 226)  (1731 226)  routing T_33_14.span4_vert_b_11 <X> T_33_14.lc_trk_g0_3
 (7 2)  (1733 226)  (1733 226)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 226)  (1734 226)  routing T_33_14.span4_vert_b_11 <X> T_33_14.lc_trk_g0_3
 (5 3)  (1731 227)  (1731 227)  routing T_33_14.span4_vert_b_10 <X> T_33_14.lc_trk_g0_2
 (7 3)  (1733 227)  (1733 227)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (10 11)  (1736 235)  (1736 235)  routing T_33_14.lc_trk_g0_2 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g0_3 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0

 (13 7)  (4 215)  (4 215)  routing T_0_13.span4_horz_13 <X> T_0_13.span4_vert_b_2
 (14 7)  (3 215)  (3 215)  routing T_0_13.span4_horz_13 <X> T_0_13.span4_vert_b_2


LogicTile_3_13

 (4 3)  (130 211)  (130 211)  routing T_3_13.sp4_h_r_4 <X> T_3_13.sp4_h_l_37
 (6 3)  (132 211)  (132 211)  routing T_3_13.sp4_h_r_4 <X> T_3_13.sp4_h_l_37


LogicTile_5_13

 (10 9)  (244 217)  (244 217)  routing T_5_13.sp4_h_r_2 <X> T_5_13.sp4_v_b_7


LogicTile_6_13

 (19 14)  (307 222)  (307 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_7_13

 (8 6)  (350 214)  (350 214)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_h_l_41
 (9 6)  (351 214)  (351 214)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_h_l_41
 (10 6)  (352 214)  (352 214)  routing T_7_13.sp4_v_t_47 <X> T_7_13.sp4_h_l_41


LogicTile_13_13

 (3 8)  (657 216)  (657 216)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_v_b_1
 (21 8)  (675 216)  (675 216)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp4_v_t_22 <X> T_13_13.lc_trk_g2_3
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (672 219)  (672 219)  routing T_13_13.sp4_r_v_b_37 <X> T_13_13.lc_trk_g2_5
 (19 11)  (673 219)  (673 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (52 12)  (706 220)  (706 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (38 13)  (692 221)  (692 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 222)  (677 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.sp4_v_b_47 <X> T_13_13.lc_trk_g3_7


LogicTile_14_13

 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_2 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (47 2)  (755 210)  (755 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (44 3)  (752 211)  (752 211)  LC_1 Logic Functioning bit
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 213)  (708 213)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (15 10)  (723 218)  (723 218)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g2_5
 (16 10)  (724 218)  (724 218)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 218)  (726 218)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g2_5
 (18 11)  (726 219)  (726 219)  routing T_14_13.sp4_h_r_45 <X> T_14_13.lc_trk_g2_5
 (3 12)  (711 220)  (711 220)  routing T_14_13.sp12_v_t_22 <X> T_14_13.sp12_h_r_1
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (52 12)  (760 220)  (760 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (44 13)  (752 221)  (752 221)  LC_6 Logic Functioning bit
 (0 14)  (708 222)  (708 222)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (48 14)  (756 222)  (756 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (708 223)  (708 223)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_23 <X> T_14_13.lc_trk_g3_7
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (44 15)  (752 223)  (752 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (9 5)  (771 213)  (771 213)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_4
 (10 5)  (772 213)  (772 213)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_v_b_4
 (12 10)  (774 218)  (774 218)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_h_l_45
 (11 11)  (773 219)  (773 219)  routing T_15_13.sp4_v_t_45 <X> T_15_13.sp4_h_l_45


LogicTile_16_13

 (3 0)  (819 208)  (819 208)  routing T_16_13.sp12_v_t_23 <X> T_16_13.sp12_v_b_0
 (15 3)  (831 211)  (831 211)  routing T_16_13.sp4_v_t_9 <X> T_16_13.lc_trk_g0_4
 (16 3)  (832 211)  (832 211)  routing T_16_13.sp4_v_t_9 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 218)  (839 218)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g2_7
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp12_v_b_23 <X> T_16_13.lc_trk_g2_7
 (21 14)  (837 222)  (837 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 222)  (847 222)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (47 14)  (863 222)  (863 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (837 223)  (837 223)  routing T_16_13.sp12_v_b_7 <X> T_16_13.lc_trk_g3_7
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (3 12)  (931 220)  (931 220)  routing T_18_13.sp12_v_t_22 <X> T_18_13.sp12_h_r_1


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0
 (15 6)  (1051 214)  (1051 214)  routing T_20_13.sp12_h_r_5 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.sp12_h_r_5 <X> T_20_13.lc_trk_g1_5
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 214)  (1070 214)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 214)  (1076 214)  LC_3 Logic Functioning bit
 (41 6)  (1077 214)  (1077 214)  LC_3 Logic Functioning bit
 (42 6)  (1078 214)  (1078 214)  LC_3 Logic Functioning bit
 (43 6)  (1079 214)  (1079 214)  LC_3 Logic Functioning bit
 (51 6)  (1087 214)  (1087 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (1054 215)  (1054 215)  routing T_20_13.sp12_h_r_5 <X> T_20_13.lc_trk_g1_5
 (40 7)  (1076 215)  (1076 215)  LC_3 Logic Functioning bit
 (41 7)  (1077 215)  (1077 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (43 7)  (1079 215)  (1079 215)  LC_3 Logic Functioning bit
 (2 14)  (1038 222)  (1038 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_21_13

 (2 6)  (1092 214)  (1092 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_23_13

 (8 13)  (1206 221)  (1206 221)  routing T_23_13.sp4_h_l_47 <X> T_23_13.sp4_v_b_10
 (9 13)  (1207 221)  (1207 221)  routing T_23_13.sp4_h_l_47 <X> T_23_13.sp4_v_b_10


LogicTile_24_13

 (4 8)  (1256 216)  (1256 216)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_v_b_6
 (5 9)  (1257 217)  (1257 217)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_v_b_6


RAM_Tile_25_13

 (3 9)  (1309 217)  (1309 217)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_v_b_1


LogicTile_28_13

 (31 4)  (1487 212)  (1487 212)  routing T_28_13.lc_trk_g2_7 <X> T_28_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 212)  (1488 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 212)  (1489 212)  routing T_28_13.lc_trk_g2_7 <X> T_28_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (1496 212)  (1496 212)  LC_2 Logic Functioning bit
 (41 4)  (1497 212)  (1497 212)  LC_2 Logic Functioning bit
 (42 4)  (1498 212)  (1498 212)  LC_2 Logic Functioning bit
 (43 4)  (1499 212)  (1499 212)  LC_2 Logic Functioning bit
 (31 5)  (1487 213)  (1487 213)  routing T_28_13.lc_trk_g2_7 <X> T_28_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (1496 213)  (1496 213)  LC_2 Logic Functioning bit
 (41 5)  (1497 213)  (1497 213)  LC_2 Logic Functioning bit
 (42 5)  (1498 213)  (1498 213)  LC_2 Logic Functioning bit
 (43 5)  (1499 213)  (1499 213)  LC_2 Logic Functioning bit
 (52 5)  (1508 213)  (1508 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 10)  (1478 218)  (1478 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7


LogicTile_32_13

 (3 6)  (1675 214)  (1675 214)  routing T_32_13.sp12_v_b_0 <X> T_32_13.sp12_v_t_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (4 0)  (13 192)  (13 192)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g0_0
 (6 0)  (11 192)  (11 192)  routing T_0_12.span4_horz_9 <X> T_0_12.lc_trk_g0_1
 (7 0)  (10 192)  (10 192)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 192)  (9 192)  routing T_0_12.span4_horz_9 <X> T_0_12.lc_trk_g0_1
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 193)  (12 193)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g0_0
 (7 1)  (10 193)  (10 193)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (8 1)  (9 193)  (9 193)  routing T_0_12.span4_horz_9 <X> T_0_12.lc_trk_g0_1
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0
 (5 14)  (185 206)  (185 206)  routing T_4_12.sp4_v_t_38 <X> T_4_12.sp4_h_l_44
 (4 15)  (184 207)  (184 207)  routing T_4_12.sp4_v_t_38 <X> T_4_12.sp4_h_l_44
 (6 15)  (186 207)  (186 207)  routing T_4_12.sp4_v_t_38 <X> T_4_12.sp4_h_l_44


LogicTile_5_12

 (22 1)  (256 193)  (256 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 193)  (257 193)  routing T_5_12.sp4_v_b_18 <X> T_5_12.lc_trk_g0_2
 (24 1)  (258 193)  (258 193)  routing T_5_12.sp4_v_b_18 <X> T_5_12.lc_trk_g0_2
 (32 10)  (266 202)  (266 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (274 202)  (274 202)  LC_5 Logic Functioning bit
 (41 10)  (275 202)  (275 202)  LC_5 Logic Functioning bit
 (42 10)  (276 202)  (276 202)  LC_5 Logic Functioning bit
 (43 10)  (277 202)  (277 202)  LC_5 Logic Functioning bit
 (51 10)  (285 202)  (285 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (265 203)  (265 203)  routing T_5_12.lc_trk_g0_2 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (274 203)  (274 203)  LC_5 Logic Functioning bit
 (41 11)  (275 203)  (275 203)  LC_5 Logic Functioning bit
 (42 11)  (276 203)  (276 203)  LC_5 Logic Functioning bit
 (43 11)  (277 203)  (277 203)  LC_5 Logic Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_7_12

 (16 6)  (358 198)  (358 198)  routing T_7_12.sp12_h_r_13 <X> T_7_12.lc_trk_g1_5
 (17 6)  (359 198)  (359 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 12)  (368 204)  (368 204)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (37 12)  (379 204)  (379 204)  LC_6 Logic Functioning bit
 (39 12)  (381 204)  (381 204)  LC_6 Logic Functioning bit
 (40 12)  (382 204)  (382 204)  LC_6 Logic Functioning bit
 (42 12)  (384 204)  (384 204)  LC_6 Logic Functioning bit
 (27 13)  (369 205)  (369 205)  routing T_7_12.lc_trk_g1_5 <X> T_7_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 205)  (371 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (378 205)  (378 205)  LC_6 Logic Functioning bit
 (38 13)  (380 205)  (380 205)  LC_6 Logic Functioning bit
 (41 13)  (383 205)  (383 205)  LC_6 Logic Functioning bit
 (43 13)  (385 205)  (385 205)  LC_6 Logic Functioning bit
 (48 13)  (390 205)  (390 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_9_12

 (26 0)  (464 192)  (464 192)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 192)  (466 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 192)  (468 192)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 192)  (474 192)  LC_0 Logic Functioning bit
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (38 0)  (476 192)  (476 192)  LC_0 Logic Functioning bit
 (39 0)  (477 192)  (477 192)  LC_0 Logic Functioning bit
 (41 0)  (479 192)  (479 192)  LC_0 Logic Functioning bit
 (43 0)  (481 192)  (481 192)  LC_0 Logic Functioning bit
 (52 0)  (490 192)  (490 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 193)  (468 193)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (38 1)  (476 193)  (476 193)  LC_0 Logic Functioning bit
 (14 10)  (452 202)  (452 202)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g2_4
 (14 11)  (452 203)  (452 203)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g2_4
 (15 11)  (453 203)  (453 203)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g2_4
 (16 11)  (454 203)  (454 203)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g2_4
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (25 14)  (463 206)  (463 206)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6
 (15 15)  (453 207)  (453 207)  routing T_9_12.sp4_v_t_33 <X> T_9_12.lc_trk_g3_4
 (16 15)  (454 207)  (454 207)  routing T_9_12.sp4_v_t_33 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 207)  (461 207)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6


LogicTile_10_12

 (2 0)  (494 192)  (494 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 14)  (497 206)  (497 206)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_h_l_44
 (4 15)  (496 207)  (496 207)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_h_l_44


LogicTile_11_12

 (3 12)  (549 204)  (549 204)  routing T_11_12.sp12_v_t_22 <X> T_11_12.sp12_h_r_1


LogicTile_12_12

 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 192)  (634 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (41 0)  (641 192)  (641 192)  LC_0 Logic Functioning bit
 (43 0)  (643 192)  (643 192)  LC_0 Logic Functioning bit
 (47 0)  (647 192)  (647 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (621 193)  (621 193)  routing T_12_12.sp4_r_v_b_32 <X> T_12_12.lc_trk_g0_3
 (26 1)  (626 193)  (626 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 193)  (628 193)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 206)  (623 206)  routing T_12_12.sp12_v_b_23 <X> T_12_12.lc_trk_g3_7
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp12_v_b_23 <X> T_12_12.lc_trk_g3_7
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6
 (25 15)  (625 207)  (625 207)  routing T_12_12.sp4_h_r_30 <X> T_12_12.lc_trk_g3_6


LogicTile_13_12

 (3 10)  (657 202)  (657 202)  routing T_13_12.sp12_v_t_22 <X> T_13_12.sp12_h_l_22
 (10 15)  (664 207)  (664 207)  routing T_13_12.sp4_h_l_40 <X> T_13_12.sp4_v_t_47


LogicTile_14_12

 (5 0)  (713 192)  (713 192)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_r_0
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (40 0)  (748 192)  (748 192)  LC_0 Logic Functioning bit
 (42 0)  (750 192)  (750 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (47 0)  (755 192)  (755 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (44 1)  (752 193)  (752 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_2 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 197)  (708 197)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (15 8)  (723 200)  (723 200)  routing T_14_12.sp4_v_t_28 <X> T_14_12.lc_trk_g2_1
 (16 8)  (724 200)  (724 200)  routing T_14_12.sp4_v_t_28 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (40 8)  (748 200)  (748 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (47 8)  (755 200)  (755 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (44 9)  (752 201)  (752 201)  LC_4 Logic Functioning bit
 (5 10)  (713 202)  (713 202)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (40 10)  (748 202)  (748 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (46 10)  (754 202)  (754 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (712 203)  (712 203)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (6 11)  (714 203)  (714 203)  routing T_14_12.sp4_v_t_37 <X> T_14_12.sp4_h_l_43
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (44 11)  (752 203)  (752 203)  LC_5 Logic Functioning bit
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (708 206)  (708 206)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 207)  (708 207)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/s_r


LogicTile_16_12

 (13 0)  (829 192)  (829 192)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_b_2
 (12 1)  (828 193)  (828 193)  routing T_16_12.sp4_h_l_39 <X> T_16_12.sp4_v_b_2
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_l_23 <X> T_16_12.sp12_v_t_23


LogicTile_17_12

 (4 8)  (878 200)  (878 200)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_v_b_6


LogicTile_18_12

 (4 0)  (932 192)  (932 192)  routing T_18_12.sp4_h_l_37 <X> T_18_12.sp4_v_b_0
 (5 1)  (933 193)  (933 193)  routing T_18_12.sp4_h_l_37 <X> T_18_12.sp4_v_b_0


LogicTile_20_12

 (3 5)  (1039 197)  (1039 197)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_h_r_0


LogicTile_21_12

 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1113 198)  (1113 198)  routing T_21_12.sp12_h_r_23 <X> T_21_12.lc_trk_g1_7
 (31 6)  (1121 198)  (1121 198)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 198)  (1124 198)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 198)  (1130 198)  LC_3 Logic Functioning bit
 (41 6)  (1131 198)  (1131 198)  LC_3 Logic Functioning bit
 (42 6)  (1132 198)  (1132 198)  LC_3 Logic Functioning bit
 (43 6)  (1133 198)  (1133 198)  LC_3 Logic Functioning bit
 (21 7)  (1111 199)  (1111 199)  routing T_21_12.sp12_h_r_23 <X> T_21_12.lc_trk_g1_7
 (31 7)  (1121 199)  (1121 199)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (46 7)  (1136 199)  (1136 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6


LogicTile_23_12

 (37 0)  (1235 192)  (1235 192)  LC_0 Logic Functioning bit
 (39 0)  (1237 192)  (1237 192)  LC_0 Logic Functioning bit
 (40 0)  (1238 192)  (1238 192)  LC_0 Logic Functioning bit
 (42 0)  (1240 192)  (1240 192)  LC_0 Logic Functioning bit
 (47 0)  (1245 192)  (1245 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1224 193)  (1224 193)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 193)  (1225 193)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 193)  (1227 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 193)  (1234 193)  LC_0 Logic Functioning bit
 (38 1)  (1236 193)  (1236 193)  LC_0 Logic Functioning bit
 (41 1)  (1239 193)  (1239 193)  LC_0 Logic Functioning bit
 (43 1)  (1241 193)  (1241 193)  LC_0 Logic Functioning bit
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 196)  (1221 196)  routing T_23_12.sp12_h_l_16 <X> T_23_12.lc_trk_g1_3
 (26 4)  (1224 196)  (1224 196)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (37 4)  (1235 196)  (1235 196)  LC_2 Logic Functioning bit
 (39 4)  (1237 196)  (1237 196)  LC_2 Logic Functioning bit
 (40 4)  (1238 196)  (1238 196)  LC_2 Logic Functioning bit
 (42 4)  (1240 196)  (1240 196)  LC_2 Logic Functioning bit
 (47 4)  (1245 196)  (1245 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (1219 197)  (1219 197)  routing T_23_12.sp12_h_l_16 <X> T_23_12.lc_trk_g1_3
 (26 5)  (1224 197)  (1224 197)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 197)  (1225 197)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 197)  (1227 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 197)  (1234 197)  LC_2 Logic Functioning bit
 (38 5)  (1236 197)  (1236 197)  LC_2 Logic Functioning bit
 (41 5)  (1239 197)  (1239 197)  LC_2 Logic Functioning bit
 (43 5)  (1241 197)  (1241 197)  LC_2 Logic Functioning bit
 (22 6)  (1220 198)  (1220 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 198)  (1221 198)  routing T_23_12.sp4_v_b_23 <X> T_23_12.lc_trk_g1_7
 (24 6)  (1222 198)  (1222 198)  routing T_23_12.sp4_v_b_23 <X> T_23_12.lc_trk_g1_7
 (22 12)  (1220 204)  (1220 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (37 12)  (1235 204)  (1235 204)  LC_6 Logic Functioning bit
 (39 12)  (1237 204)  (1237 204)  LC_6 Logic Functioning bit
 (40 12)  (1238 204)  (1238 204)  LC_6 Logic Functioning bit
 (42 12)  (1240 204)  (1240 204)  LC_6 Logic Functioning bit
 (52 12)  (1250 204)  (1250 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (1201 205)  (1201 205)  routing T_23_12.sp12_h_l_22 <X> T_23_12.sp12_h_r_1
 (26 13)  (1224 205)  (1224 205)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 205)  (1225 205)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 205)  (1226 205)  routing T_23_12.lc_trk_g3_3 <X> T_23_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 205)  (1227 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1234 205)  (1234 205)  LC_6 Logic Functioning bit
 (38 13)  (1236 205)  (1236 205)  LC_6 Logic Functioning bit
 (41 13)  (1239 205)  (1239 205)  LC_6 Logic Functioning bit
 (43 13)  (1241 205)  (1241 205)  LC_6 Logic Functioning bit


RAM_Tile_25_12

 (6 9)  (1312 201)  (1312 201)  routing T_25_12.sp4_h_l_43 <X> T_25_12.sp4_h_r_6


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0
 (4 1)  (1514 193)  (1514 193)  routing T_29_12.sp4_v_t_42 <X> T_29_12.sp4_h_r_0
 (4 8)  (1514 200)  (1514 200)  routing T_29_12.sp4_h_l_43 <X> T_29_12.sp4_v_b_6
 (5 9)  (1515 201)  (1515 201)  routing T_29_12.sp4_h_l_43 <X> T_29_12.sp4_v_b_6


LogicTile_30_12

 (2 6)  (1566 198)  (1566 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_12

 (3 1)  (1621 193)  (1621 193)  routing T_31_12.sp12_h_l_23 <X> T_31_12.sp12_v_b_0


LogicTile_32_12

 (3 1)  (1675 193)  (1675 193)  routing T_32_12.sp12_h_l_23 <X> T_32_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 199)  (1739 199)  routing T_33_12.span4_horz_37 <X> T_33_12.span4_vert_b_2
 (12 12)  (1738 204)  (1738 204)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_t_15


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (6 6)  (11 182)  (11 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (9 182)  (9 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 186)  (12 186)  routing T_0_11.span4_horz_35 <X> T_0_11.lc_trk_g1_3
 (6 10)  (11 186)  (11 186)  routing T_0_11.span4_horz_35 <X> T_0_11.lc_trk_g1_3
 (7 10)  (10 186)  (10 186)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 186)  (9 186)  routing T_0_11.span4_horz_35 <X> T_0_11.lc_trk_g1_3
 (11 10)  (6 186)  (6 186)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (10 11)  (7 187)  (7 187)  routing T_0_11.lc_trk_g1_3 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 189)  (13 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_4 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_1_11

 (9 14)  (27 190)  (27 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47
 (10 14)  (28 190)  (28 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47


LogicTile_2_11

 (12 14)  (84 190)  (84 190)  routing T_2_11.sp4_v_t_40 <X> T_2_11.sp4_h_l_46
 (11 15)  (83 191)  (83 191)  routing T_2_11.sp4_v_t_40 <X> T_2_11.sp4_h_l_46
 (13 15)  (85 191)  (85 191)  routing T_2_11.sp4_v_t_40 <X> T_2_11.sp4_h_l_46


LogicTile_5_11

 (8 10)  (242 186)  (242 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42
 (9 10)  (243 186)  (243 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_11

 (5 15)  (443 191)  (443 191)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_v_t_44


LogicTile_12_11

 (3 7)  (603 183)  (603 183)  routing T_12_11.sp12_h_l_23 <X> T_12_11.sp12_v_t_23


LogicTile_16_11

 (13 8)  (829 184)  (829 184)  routing T_16_11.sp4_v_t_45 <X> T_16_11.sp4_v_b_8


LogicTile_18_11

 (13 2)  (941 178)  (941 178)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_v_t_39
 (19 4)  (947 180)  (947 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (3 8)  (129 168)  (129 168)  routing T_3_10.sp12_h_r_1 <X> T_3_10.sp12_v_b_1
 (3 9)  (129 169)  (129 169)  routing T_3_10.sp12_h_r_1 <X> T_3_10.sp12_v_b_1
 (9 9)  (135 169)  (135 169)  routing T_3_10.sp4_v_t_46 <X> T_3_10.sp4_v_b_7
 (10 9)  (136 169)  (136 169)  routing T_3_10.sp4_v_t_46 <X> T_3_10.sp4_v_b_7
 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0


LogicTile_10_10

 (14 4)  (506 164)  (506 164)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g1_0
 (14 5)  (506 165)  (506 165)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g1_0
 (15 5)  (507 165)  (507 165)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g1_0
 (16 5)  (508 165)  (508 165)  routing T_10_10.sp4_h_l_5 <X> T_10_10.lc_trk_g1_0
 (17 5)  (509 165)  (509 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (37 6)  (529 166)  (529 166)  LC_3 Logic Functioning bit
 (39 6)  (531 166)  (531 166)  LC_3 Logic Functioning bit
 (40 6)  (532 166)  (532 166)  LC_3 Logic Functioning bit
 (42 6)  (534 166)  (534 166)  LC_3 Logic Functioning bit
 (47 6)  (539 166)  (539 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (519 167)  (519 167)  routing T_10_10.lc_trk_g1_0 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 167)  (521 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 167)  (528 167)  LC_3 Logic Functioning bit
 (38 7)  (530 167)  (530 167)  LC_3 Logic Functioning bit
 (41 7)  (533 167)  (533 167)  LC_3 Logic Functioning bit
 (43 7)  (535 167)  (535 167)  LC_3 Logic Functioning bit


LogicTile_13_10

 (12 6)  (666 166)  (666 166)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_h_l_40
 (11 7)  (665 167)  (665 167)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_h_l_40
 (13 7)  (667 167)  (667 167)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_h_l_40


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 6)  (711 166)  (711 166)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23
 (3 7)  (711 167)  (711 167)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_v_t_23
 (2 8)  (710 168)  (710 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_10

 (4 12)  (820 172)  (820 172)  routing T_16_10.sp4_v_t_44 <X> T_16_10.sp4_v_b_9


LogicTile_17_10

 (4 4)  (878 164)  (878 164)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3
 (6 4)  (880 164)  (880 164)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3
 (5 5)  (879 165)  (879 165)  routing T_17_10.sp4_h_l_44 <X> T_17_10.sp4_v_b_3
 (11 8)  (885 168)  (885 168)  routing T_17_10.sp4_v_t_40 <X> T_17_10.sp4_v_b_8
 (12 9)  (886 169)  (886 169)  routing T_17_10.sp4_v_t_40 <X> T_17_10.sp4_v_b_8


LogicTile_18_10

 (19 2)  (947 162)  (947 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 4)  (931 164)  (931 164)  routing T_18_10.sp12_v_t_23 <X> T_18_10.sp12_h_r_0


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (2 8)  (1350 168)  (1350 168)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_10

 (11 2)  (1521 162)  (1521 162)  routing T_29_10.sp4_h_l_44 <X> T_29_10.sp4_v_t_39


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (4 7)  (1730 167)  (1730 167)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g0_6
 (5 7)  (1731 167)  (1731 167)  routing T_33_10.span4_vert_b_6 <X> T_33_10.lc_trk_g0_6
 (7 7)  (1733 167)  (1733 167)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g0_6 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g0_6 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (14 7)  (3 151)  (3 151)  routing T_0_9.span4_vert_t_14 <X> T_0_9.span4_vert_b_2
 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9

 (8 9)  (134 153)  (134 153)  routing T_3_9.sp4_h_r_7 <X> T_3_9.sp4_v_b_7


LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9

 (8 10)  (350 154)  (350 154)  routing T_7_9.sp4_v_t_36 <X> T_7_9.sp4_h_l_42
 (9 10)  (351 154)  (351 154)  routing T_7_9.sp4_v_t_36 <X> T_7_9.sp4_h_l_42
 (10 10)  (352 154)  (352 154)  routing T_7_9.sp4_v_t_36 <X> T_7_9.sp4_h_l_42


RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9



LogicTile_16_9

 (15 3)  (831 147)  (831 147)  routing T_16_9.sp4_v_t_9 <X> T_16_9.lc_trk_g0_4
 (16 3)  (832 147)  (832 147)  routing T_16_9.sp4_v_t_9 <X> T_16_9.lc_trk_g0_4
 (17 3)  (833 147)  (833 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 5)  (838 149)  (838 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 6)  (843 150)  (843 150)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 150)  (844 150)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 150)  (845 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 150)  (847 150)  routing T_16_9.lc_trk_g0_4 <X> T_16_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 150)  (848 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 150)  (852 150)  LC_3 Logic Functioning bit
 (38 6)  (854 150)  (854 150)  LC_3 Logic Functioning bit
 (41 6)  (857 150)  (857 150)  LC_3 Logic Functioning bit
 (43 6)  (859 150)  (859 150)  LC_3 Logic Functioning bit
 (52 6)  (868 150)  (868 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 151)  (842 151)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 151)  (843 151)  routing T_16_9.lc_trk_g1_2 <X> T_16_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 151)  (845 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 151)  (846 151)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 151)  (852 151)  LC_3 Logic Functioning bit
 (38 7)  (854 151)  (854 151)  LC_3 Logic Functioning bit
 (40 7)  (856 151)  (856 151)  LC_3 Logic Functioning bit
 (42 7)  (858 151)  (858 151)  LC_3 Logic Functioning bit
 (21 10)  (837 154)  (837 154)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (22 10)  (838 154)  (838 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 154)  (839 154)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (837 155)  (837 155)  routing T_16_9.sp4_v_t_26 <X> T_16_9.lc_trk_g2_7
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (847 156)  (847 156)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 156)  (849 156)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 156)  (856 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (42 12)  (858 156)  (858 156)  LC_6 Logic Functioning bit
 (43 12)  (859 156)  (859 156)  LC_6 Logic Functioning bit
 (52 12)  (868 156)  (868 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp4_r_v_b_43 <X> T_16_9.lc_trk_g3_3
 (31 13)  (847 157)  (847 157)  routing T_16_9.lc_trk_g2_7 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 157)  (856 157)  LC_6 Logic Functioning bit
 (41 13)  (857 157)  (857 157)  LC_6 Logic Functioning bit
 (42 13)  (858 157)  (858 157)  LC_6 Logic Functioning bit
 (43 13)  (859 157)  (859 157)  LC_6 Logic Functioning bit
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (15 0)  (889 144)  (889 144)  routing T_17_9.sp4_v_b_17 <X> T_17_9.lc_trk_g0_1
 (16 0)  (890 144)  (890 144)  routing T_17_9.sp4_v_b_17 <X> T_17_9.lc_trk_g0_1
 (17 0)  (891 144)  (891 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 2)  (899 146)  (899 146)  routing T_17_9.sp4_v_t_3 <X> T_17_9.lc_trk_g0_6
 (26 2)  (900 146)  (900 146)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 146)  (904 146)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 146)  (905 146)  routing T_17_9.lc_trk_g0_4 <X> T_17_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (41 2)  (915 146)  (915 146)  LC_1 Logic Functioning bit
 (43 2)  (917 146)  (917 146)  LC_1 Logic Functioning bit
 (52 2)  (926 146)  (926 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (889 147)  (889 147)  routing T_17_9.sp4_v_t_9 <X> T_17_9.lc_trk_g0_4
 (16 3)  (890 147)  (890 147)  routing T_17_9.sp4_v_t_9 <X> T_17_9.lc_trk_g0_4
 (17 3)  (891 147)  (891 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (896 147)  (896 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 147)  (897 147)  routing T_17_9.sp4_v_t_3 <X> T_17_9.lc_trk_g0_6
 (25 3)  (899 147)  (899 147)  routing T_17_9.sp4_v_t_3 <X> T_17_9.lc_trk_g0_6
 (28 3)  (902 147)  (902 147)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 147)  (903 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 147)  (904 147)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 147)  (910 147)  LC_1 Logic Functioning bit
 (38 3)  (912 147)  (912 147)  LC_1 Logic Functioning bit
 (17 10)  (891 154)  (891 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (892 155)  (892 155)  routing T_17_9.sp4_r_v_b_37 <X> T_17_9.lc_trk_g2_5
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (903 156)  (903 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 156)  (905 156)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 156)  (907 156)  routing T_17_9.lc_trk_g2_5 <X> T_17_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (38 12)  (912 156)  (912 156)  LC_6 Logic Functioning bit
 (41 12)  (915 156)  (915 156)  LC_6 Logic Functioning bit
 (43 12)  (917 156)  (917 156)  LC_6 Logic Functioning bit
 (52 12)  (926 156)  (926 156)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (892 157)  (892 157)  routing T_17_9.sp4_r_v_b_41 <X> T_17_9.lc_trk_g3_1
 (27 13)  (901 157)  (901 157)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 157)  (902 157)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 157)  (903 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 157)  (911 157)  LC_6 Logic Functioning bit
 (39 13)  (913 157)  (913 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (43 13)  (917 157)  (917 157)  LC_6 Logic Functioning bit


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (11 8)  (1521 152)  (1521 152)  routing T_29_9.sp4_v_t_40 <X> T_29_9.sp4_v_b_8
 (12 9)  (1522 153)  (1522 153)  routing T_29_9.sp4_v_t_40 <X> T_29_9.sp4_v_b_8


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (11 0)  (6 128)  (6 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (12 0)  (5 128)  (5 128)  routing T_0_8.span4_horz_1 <X> T_0_8.span4_vert_t_12
 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8

 (19 3)  (145 131)  (145 131)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_4_8

 (10 2)  (190 130)  (190 130)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_h_l_36
 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (3 4)  (441 132)  (441 132)  routing T_9_8.sp12_v_t_23 <X> T_9_8.sp12_h_r_0


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (26 0)  (734 128)  (734 128)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 128)  (736 128)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 128)  (737 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 128)  (738 128)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 128)  (739 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 128)  (740 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 128)  (741 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 128)  (742 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 128)  (744 128)  LC_0 Logic Functioning bit
 (38 0)  (746 128)  (746 128)  LC_0 Logic Functioning bit
 (41 0)  (749 128)  (749 128)  LC_0 Logic Functioning bit
 (43 0)  (751 128)  (751 128)  LC_0 Logic Functioning bit
 (47 0)  (755 128)  (755 128)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (734 129)  (734 129)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 129)  (735 129)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 129)  (736 129)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 129)  (737 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 129)  (738 129)  routing T_14_8.lc_trk_g2_7 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 129)  (744 129)  LC_0 Logic Functioning bit
 (38 1)  (746 129)  (746 129)  LC_0 Logic Functioning bit
 (40 1)  (748 129)  (748 129)  LC_0 Logic Functioning bit
 (42 1)  (750 129)  (750 129)  LC_0 Logic Functioning bit
 (22 10)  (730 138)  (730 138)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 138)  (731 138)  routing T_14_8.sp12_v_t_12 <X> T_14_8.lc_trk_g2_7
 (22 14)  (730 142)  (730 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (722 143)  (722 143)  routing T_14_8.sp12_v_b_20 <X> T_14_8.lc_trk_g3_4
 (16 15)  (724 143)  (724 143)  routing T_14_8.sp12_v_b_20 <X> T_14_8.lc_trk_g3_4
 (17 15)  (725 143)  (725 143)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_15_8



LogicTile_16_8

 (22 0)  (838 128)  (838 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (837 129)  (837 129)  routing T_16_8.sp4_r_v_b_32 <X> T_16_8.lc_trk_g0_3
 (28 2)  (844 130)  (844 130)  routing T_16_8.lc_trk_g2_2 <X> T_16_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 130)  (845 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 130)  (848 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 130)  (849 130)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 130)  (850 130)  routing T_16_8.lc_trk_g3_1 <X> T_16_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 130)  (852 130)  LC_1 Logic Functioning bit
 (38 2)  (854 130)  (854 130)  LC_1 Logic Functioning bit
 (41 2)  (857 130)  (857 130)  LC_1 Logic Functioning bit
 (43 2)  (859 130)  (859 130)  LC_1 Logic Functioning bit
 (52 2)  (868 130)  (868 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (842 131)  (842 131)  routing T_16_8.lc_trk_g0_3 <X> T_16_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 131)  (845 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 131)  (846 131)  routing T_16_8.lc_trk_g2_2 <X> T_16_8.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 131)  (853 131)  LC_1 Logic Functioning bit
 (39 3)  (855 131)  (855 131)  LC_1 Logic Functioning bit
 (41 3)  (857 131)  (857 131)  LC_1 Logic Functioning bit
 (43 3)  (859 131)  (859 131)  LC_1 Logic Functioning bit
 (22 9)  (838 137)  (838 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1
 (16 12)  (832 140)  (832 140)  routing T_16_8.sp4_v_b_33 <X> T_16_8.lc_trk_g3_1
 (17 12)  (833 140)  (833 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 140)  (834 140)  routing T_16_8.sp4_v_b_33 <X> T_16_8.lc_trk_g3_1
 (18 13)  (834 141)  (834 141)  routing T_16_8.sp4_v_b_33 <X> T_16_8.lc_trk_g3_1


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (3 5)  (1093 133)  (1093 133)  routing T_21_8.sp12_h_l_23 <X> T_21_8.sp12_h_r_0


LogicTile_22_8

 (3 5)  (1147 133)  (1147 133)  routing T_22_8.sp12_h_l_23 <X> T_22_8.sp12_h_r_0


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 4)  (1404 132)  (1404 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 14)  (1404 142)  (1404 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_8

 (2 4)  (1458 132)  (1458 132)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_8

 (5 8)  (1515 136)  (1515 136)  routing T_29_8.sp4_v_t_43 <X> T_29_8.sp4_h_r_6


LogicTile_30_8

 (9 0)  (1573 128)  (1573 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (8 9)  (1572 137)  (1572 137)  routing T_30_8.sp4_h_l_42 <X> T_30_8.sp4_v_b_7
 (9 9)  (1573 137)  (1573 137)  routing T_30_8.sp4_h_l_42 <X> T_30_8.sp4_v_b_7


LogicTile_31_8

 (8 1)  (1626 129)  (1626 129)  routing T_31_8.sp4_h_l_42 <X> T_31_8.sp4_v_b_1
 (9 1)  (1627 129)  (1627 129)  routing T_31_8.sp4_h_l_42 <X> T_31_8.sp4_v_b_1
 (10 1)  (1628 129)  (1628 129)  routing T_31_8.sp4_h_l_42 <X> T_31_8.sp4_v_b_1


LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_43 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (5 4)  (185 116)  (185 116)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (6 5)  (186 117)  (186 117)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3
 (3 6)  (183 118)  (183 118)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_v_t_23
 (19 8)  (199 120)  (199 120)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_6_7

 (11 0)  (299 112)  (299 112)  routing T_6_7.sp4_h_r_9 <X> T_6_7.sp4_v_b_2


LogicTile_7_7

 (22 1)  (364 113)  (364 113)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (365 113)  (365 113)  routing T_7_7.sp12_h_r_10 <X> T_7_7.lc_trk_g0_2
 (27 2)  (369 114)  (369 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 114)  (371 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 114)  (372 114)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 114)  (374 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 114)  (378 114)  LC_1 Logic Functioning bit
 (37 2)  (379 114)  (379 114)  LC_1 Logic Functioning bit
 (38 2)  (380 114)  (380 114)  LC_1 Logic Functioning bit
 (39 2)  (381 114)  (381 114)  LC_1 Logic Functioning bit
 (41 2)  (383 114)  (383 114)  LC_1 Logic Functioning bit
 (43 2)  (385 114)  (385 114)  LC_1 Logic Functioning bit
 (51 2)  (393 114)  (393 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (30 3)  (372 115)  (372 115)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 115)  (373 115)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 115)  (378 115)  LC_1 Logic Functioning bit
 (37 3)  (379 115)  (379 115)  LC_1 Logic Functioning bit
 (38 3)  (380 115)  (380 115)  LC_1 Logic Functioning bit
 (39 3)  (381 115)  (381 115)  LC_1 Logic Functioning bit
 (41 3)  (383 115)  (383 115)  LC_1 Logic Functioning bit
 (43 3)  (385 115)  (385 115)  LC_1 Logic Functioning bit
 (31 4)  (373 116)  (373 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 116)  (374 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 116)  (375 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 116)  (376 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 116)  (379 116)  LC_2 Logic Functioning bit
 (39 4)  (381 116)  (381 116)  LC_2 Logic Functioning bit
 (46 4)  (388 116)  (388 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (368 117)  (368 117)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 117)  (371 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 117)  (373 117)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 117)  (378 117)  LC_2 Logic Functioning bit
 (38 5)  (380 117)  (380 117)  LC_2 Logic Functioning bit
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (25 14)  (367 126)  (367 126)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (22 15)  (364 127)  (364 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 127)  (365 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (24 15)  (366 127)  (366 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6


LogicTile_13_7

 (3 4)  (657 116)  (657 116)  routing T_13_7.sp12_v_t_23 <X> T_13_7.sp12_h_r_0


LogicTile_14_7

 (3 4)  (711 116)  (711 116)  routing T_14_7.sp12_v_t_23 <X> T_14_7.sp12_h_r_0
 (3 10)  (711 122)  (711 122)  routing T_14_7.sp12_v_t_22 <X> T_14_7.sp12_h_l_22


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (31 12)  (793 124)  (793 124)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 124)  (794 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 124)  (796 124)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 124)  (802 124)  LC_6 Logic Functioning bit
 (41 12)  (803 124)  (803 124)  LC_6 Logic Functioning bit
 (42 12)  (804 124)  (804 124)  LC_6 Logic Functioning bit
 (43 12)  (805 124)  (805 124)  LC_6 Logic Functioning bit
 (40 13)  (802 125)  (802 125)  LC_6 Logic Functioning bit
 (41 13)  (803 125)  (803 125)  LC_6 Logic Functioning bit
 (42 13)  (804 125)  (804 125)  LC_6 Logic Functioning bit
 (43 13)  (805 125)  (805 125)  LC_6 Logic Functioning bit
 (48 13)  (810 125)  (810 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_16_7

 (11 12)  (827 124)  (827 124)  routing T_16_7.sp4_v_t_45 <X> T_16_7.sp4_v_b_11
 (12 13)  (828 125)  (828 125)  routing T_16_7.sp4_v_t_45 <X> T_16_7.sp4_v_b_11


LogicTile_18_7

 (3 4)  (931 116)  (931 116)  routing T_18_7.sp12_v_t_23 <X> T_18_7.sp12_h_r_0


LogicTile_21_7

 (22 6)  (1112 118)  (1112 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1113 118)  (1113 118)  routing T_21_7.sp12_h_l_12 <X> T_21_7.lc_trk_g1_7
 (26 8)  (1116 120)  (1116 120)  routing T_21_7.lc_trk_g1_7 <X> T_21_7.wire_logic_cluster/lc_4/in_0
 (37 8)  (1127 120)  (1127 120)  LC_4 Logic Functioning bit
 (39 8)  (1129 120)  (1129 120)  LC_4 Logic Functioning bit
 (40 8)  (1130 120)  (1130 120)  LC_4 Logic Functioning bit
 (42 8)  (1132 120)  (1132 120)  LC_4 Logic Functioning bit
 (26 9)  (1116 121)  (1116 121)  routing T_21_7.lc_trk_g1_7 <X> T_21_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 121)  (1117 121)  routing T_21_7.lc_trk_g1_7 <X> T_21_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 121)  (1119 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 121)  (1126 121)  LC_4 Logic Functioning bit
 (38 9)  (1128 121)  (1128 121)  LC_4 Logic Functioning bit
 (41 9)  (1131 121)  (1131 121)  LC_4 Logic Functioning bit
 (43 9)  (1133 121)  (1133 121)  LC_4 Logic Functioning bit
 (46 9)  (1136 121)  (1136 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8


LogicTile_22_7

 (3 6)  (1147 118)  (1147 118)  routing T_22_7.sp12_v_b_0 <X> T_22_7.sp12_v_t_23


RAM_Tile_25_7

 (3 5)  (1309 117)  (1309 117)  routing T_25_7.sp12_h_l_23 <X> T_25_7.sp12_h_r_0
 (12 12)  (1318 124)  (1318 124)  routing T_25_7.sp4_h_l_45 <X> T_25_7.sp4_h_r_11
 (13 13)  (1319 125)  (1319 125)  routing T_25_7.sp4_h_l_45 <X> T_25_7.sp4_h_r_11


LogicTile_26_7

 (2 8)  (1350 120)  (1350 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_7

 (5 0)  (1515 112)  (1515 112)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (4 1)  (1514 113)  (1514 113)  routing T_29_7.sp4_h_l_44 <X> T_29_7.sp4_h_r_0
 (19 4)  (1529 116)  (1529 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (13 12)  (1523 124)  (1523 124)  routing T_29_7.sp4_h_l_46 <X> T_29_7.sp4_v_b_11
 (12 13)  (1522 125)  (1522 125)  routing T_29_7.sp4_h_l_46 <X> T_29_7.sp4_v_b_11


LogicTile_31_7

 (2 4)  (1620 116)  (1620 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_7

 (19 4)  (1691 116)  (1691 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 115)  (1739 115)  routing T_33_7.span4_horz_31 <X> T_33_7.span4_vert_b_1
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 118)  (1738 118)  routing T_33_7.span4_horz_37 <X> T_33_7.span4_vert_t_14


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (10 5)  (7 101)  (7 101)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 102)  (13 102)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (6 9)  (11 105)  (11 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (5 11)  (12 107)  (12 107)  routing T_0_6.span4_horz_18 <X> T_0_6.lc_trk_g1_2
 (6 11)  (11 107)  (11 107)  routing T_0_6.span4_horz_18 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (8 10)  (134 106)  (134 106)  routing T_3_6.sp4_v_t_42 <X> T_3_6.sp4_h_l_42
 (9 10)  (135 106)  (135 106)  routing T_3_6.sp4_v_t_42 <X> T_3_6.sp4_h_l_42
 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_45


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0
 (12 10)  (192 106)  (192 106)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_45


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 6)  (399 102)  (399 102)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23


LogicTile_12_6

 (3 4)  (603 100)  (603 100)  routing T_12_6.sp12_v_t_23 <X> T_12_6.sp12_h_r_0


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_6

 (3 4)  (765 100)  (765 100)  routing T_15_6.sp12_v_t_23 <X> T_15_6.sp12_h_r_0


LogicTile_17_6

 (10 7)  (884 103)  (884 103)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_41
 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1
 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_18_6

 (3 6)  (931 102)  (931 102)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23
 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_r_0 <X> T_18_6.sp12_v_t_23


LogicTile_20_6

 (3 2)  (1039 98)  (1039 98)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_h_l_23
 (3 3)  (1039 99)  (1039 99)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_h_l_23
 (3 6)  (1039 102)  (1039 102)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23
 (3 7)  (1039 103)  (1039 103)  routing T_20_6.sp12_h_r_0 <X> T_20_6.sp12_v_t_23


LogicTile_23_6

 (3 4)  (1201 100)  (1201 100)  routing T_23_6.sp12_v_t_23 <X> T_23_6.sp12_h_r_0


LogicTile_24_6

 (3 5)  (1255 101)  (1255 101)  routing T_24_6.sp12_h_l_23 <X> T_24_6.sp12_h_r_0


LogicTile_26_6

 (2 10)  (1350 106)  (1350 106)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_27_6

 (3 5)  (1405 101)  (1405 101)  routing T_27_6.sp12_h_l_23 <X> T_27_6.sp12_h_r_0


LogicTile_29_6

 (11 0)  (1521 96)  (1521 96)  routing T_29_6.sp4_h_l_45 <X> T_29_6.sp4_v_b_2
 (13 0)  (1523 96)  (1523 96)  routing T_29_6.sp4_h_l_45 <X> T_29_6.sp4_v_b_2
 (12 1)  (1522 97)  (1522 97)  routing T_29_6.sp4_h_l_45 <X> T_29_6.sp4_v_b_2


LogicTile_30_6

 (3 2)  (1567 98)  (1567 98)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (3 3)  (1567 99)  (1567 99)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_h_l_23
 (3 6)  (1567 102)  (1567 102)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_v_t_23
 (3 7)  (1567 103)  (1567 103)  routing T_30_6.sp12_h_r_0 <X> T_30_6.sp12_v_t_23
 (19 8)  (1583 104)  (1583 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_6

 (2 0)  (1620 96)  (1620 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_32_6

 (3 2)  (1675 98)  (1675 98)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23
 (3 3)  (1675 99)  (1675 99)  routing T_32_6.sp12_h_r_0 <X> T_32_6.sp12_h_l_23


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 97)  (1730 97)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g0_0
 (6 1)  (1732 97)  (1732 97)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 1)  (1743 97)  (1743 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span12_horz_19 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 99)  (1734 99)  routing T_33_6.span12_horz_19 <X> T_33_6.lc_trk_g0_3
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (8 5)  (1734 101)  (1734 101)  routing T_33_6.span4_horz_29 <X> T_33_6.lc_trk_g0_5
 (10 5)  (1736 101)  (1736 101)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 105)  (1742 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (11 4)  (6 84)  (6 84)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g1_2 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 86)  (13 86)  routing T_0_5.span4_horz_14 <X> T_0_5.lc_trk_g0_6
 (4 7)  (13 87)  (13 87)  routing T_0_5.span4_horz_14 <X> T_0_5.lc_trk_g0_6
 (6 7)  (11 87)  (11 87)  routing T_0_5.span4_horz_14 <X> T_0_5.lc_trk_g0_6
 (7 7)  (10 87)  (10 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6
 (5 8)  (12 88)  (12 88)  routing T_0_5.span4_horz_17 <X> T_0_5.lc_trk_g1_1
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_17 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (5 11)  (12 91)  (12 91)  routing T_0_5.span4_horz_18 <X> T_0_5.lc_trk_g1_2
 (6 11)  (11 91)  (11 91)  routing T_0_5.span4_horz_18 <X> T_0_5.lc_trk_g1_2
 (7 11)  (10 91)  (10 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 6)  (131 86)  (131 86)  routing T_3_5.sp4_v_t_38 <X> T_3_5.sp4_h_l_38
 (10 6)  (136 86)  (136 86)  routing T_3_5.sp4_v_b_11 <X> T_3_5.sp4_h_l_41
 (6 7)  (132 87)  (132 87)  routing T_3_5.sp4_v_t_38 <X> T_3_5.sp4_h_l_38
 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (8 10)  (134 90)  (134 90)  routing T_3_5.sp4_v_t_42 <X> T_3_5.sp4_h_l_42
 (9 10)  (135 90)  (135 90)  routing T_3_5.sp4_v_t_42 <X> T_3_5.sp4_h_l_42
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0
 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23


LogicTile_12_5

 (2 0)  (602 80)  (602 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0


LogicTile_13_5

 (19 9)  (673 89)  (673 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_5

 (10 15)  (772 95)  (772 95)  routing T_15_5.sp4_h_l_40 <X> T_15_5.sp4_v_t_47


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_v_b_0 <X> T_16_5.sp12_v_t_23
 (3 12)  (819 92)  (819 92)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_h_r_1


LogicTile_17_5

 (11 2)  (885 82)  (885 82)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_39


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_22_5

 (3 6)  (1147 86)  (1147 86)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 7)  (1147 87)  (1147 87)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_v_t_23
 (3 12)  (1147 92)  (1147 92)  routing T_22_5.sp12_v_t_22 <X> T_22_5.sp12_h_r_1


LogicTile_23_5

 (3 12)  (1201 92)  (1201 92)  routing T_23_5.sp12_v_t_22 <X> T_23_5.sp12_h_r_1


LogicTile_24_5

 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_l_23 <X> T_24_5.sp12_v_t_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (19 14)  (1367 94)  (1367 94)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_27_5

 (2 14)  (1404 94)  (1404 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (10 0)  (1520 80)  (1520 80)  routing T_29_5.sp4_v_t_45 <X> T_29_5.sp4_h_r_1
 (11 8)  (1521 88)  (1521 88)  routing T_29_5.sp4_h_l_39 <X> T_29_5.sp4_v_b_8
 (13 8)  (1523 88)  (1523 88)  routing T_29_5.sp4_h_l_39 <X> T_29_5.sp4_v_b_8
 (12 9)  (1522 89)  (1522 89)  routing T_29_5.sp4_h_l_39 <X> T_29_5.sp4_v_b_8


LogicTile_30_5

 (8 13)  (1572 93)  (1572 93)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_v_b_10
 (9 13)  (1573 93)  (1573 93)  routing T_30_5.sp4_h_l_47 <X> T_30_5.sp4_v_b_10


LogicTile_31_5

 (19 6)  (1637 86)  (1637 86)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_vert_b_9 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (6 4)  (1732 84)  (1732 84)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (6 5)  (1732 85)  (1732 85)  routing T_33_5.span4_horz_36 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g0_5
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_vert_b_3 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span4_vert_b_3 <X> T_33_5.lc_trk_g1_3
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 66)  (13 66)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (13 67)  (13 67)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (5 3)  (12 67)  (12 67)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (7 3)  (10 67)  (10 67)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_10_4

 (3 5)  (495 69)  (495 69)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_h_r_0


LogicTile_11_4

 (3 10)  (549 74)  (549 74)  routing T_11_4.sp12_v_t_22 <X> T_11_4.sp12_h_l_22


LogicTile_14_4

 (2 0)  (710 64)  (710 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (4 12)  (766 76)  (766 76)  routing T_15_4.sp4_v_t_36 <X> T_15_4.sp4_v_b_9
 (6 12)  (768 76)  (768 76)  routing T_15_4.sp4_v_t_36 <X> T_15_4.sp4_v_b_9


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23


LogicTile_17_4

 (10 15)  (884 79)  (884 79)  routing T_17_4.sp4_h_l_40 <X> T_17_4.sp4_v_t_47


LogicTile_20_4

 (3 12)  (1039 76)  (1039 76)  routing T_20_4.sp12_v_t_22 <X> T_20_4.sp12_h_r_1


LogicTile_24_4

 (3 6)  (1255 70)  (1255 70)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23
 (3 7)  (1255 71)  (1255 71)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (4 13)  (1514 77)  (1514 77)  routing T_29_4.sp4_v_t_41 <X> T_29_4.sp4_h_r_9


LogicTile_30_4

 (3 6)  (1567 70)  (1567 70)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (3 7)  (1567 71)  (1567 71)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (9 8)  (1573 72)  (1573 72)  routing T_30_4.sp4_v_t_42 <X> T_30_4.sp4_h_r_7


LogicTile_31_4

 (4 9)  (1622 73)  (1622 73)  routing T_31_4.sp4_v_t_36 <X> T_31_4.sp4_h_r_6
 (2 14)  (1620 78)  (1620 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_32_4

 (4 13)  (1676 77)  (1676 77)  routing T_32_4.sp4_v_t_41 <X> T_32_4.sp4_h_r_9


IO_Tile_33_4

 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_9 <X> T_33_4.lc_trk_g0_1
 (14 1)  (1740 65)  (1740 65)  routing T_33_4.span4_vert_t_12 <X> T_33_4.span4_vert_b_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (6 5)  (1732 69)  (1732 69)  routing T_33_4.span4_horz_44 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g1_2 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 69)  (1743 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 74)  (1730 74)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (10 10)  (1736 74)  (1736 74)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (5 11)  (1731 75)  (1731 75)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (6 11)  (1732 75)  (1732 75)  routing T_33_4.span4_horz_34 <X> T_33_4.lc_trk_g1_2
 (7 11)  (1733 75)  (1733 75)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 77)  (1739 77)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_b_3
 (14 13)  (1740 77)  (1740 77)  routing T_33_4.span4_horz_19 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (6 6)  (186 54)  (186 54)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38
 (5 7)  (185 55)  (185 55)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (9 13)  (297 61)  (297 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10
 (10 13)  (298 61)  (298 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_16_3

 (11 0)  (827 48)  (827 48)  routing T_16_3.sp4_v_t_46 <X> T_16_3.sp4_v_b_2
 (12 1)  (828 49)  (828 49)  routing T_16_3.sp4_v_t_46 <X> T_16_3.sp4_v_b_2
 (3 4)  (819 52)  (819 52)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_r_0
 (10 4)  (826 52)  (826 52)  routing T_16_3.sp4_v_t_46 <X> T_16_3.sp4_h_r_4
 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_17_3

 (3 4)  (877 52)  (877 52)  routing T_17_3.sp12_v_t_23 <X> T_17_3.sp12_h_r_0


LogicTile_20_3

 (8 4)  (1044 52)  (1044 52)  routing T_20_3.sp4_h_l_41 <X> T_20_3.sp4_h_r_4


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23
 (3 7)  (1147 55)  (1147 55)  routing T_22_3.sp12_h_r_0 <X> T_22_3.sp12_v_t_23


LogicTile_24_3

 (8 5)  (1260 53)  (1260 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4
 (9 5)  (1261 53)  (1261 53)  routing T_24_3.sp4_h_l_41 <X> T_24_3.sp4_v_b_4


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_27_3

 (2 12)  (1404 60)  (1404 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_3

 (3 5)  (1459 53)  (1459 53)  routing T_28_3.sp12_h_l_23 <X> T_28_3.sp12_h_r_0


LogicTile_29_3

 (9 9)  (1519 57)  (1519 57)  routing T_29_3.sp4_v_t_46 <X> T_29_3.sp4_v_b_7
 (10 9)  (1520 57)  (1520 57)  routing T_29_3.sp4_v_t_46 <X> T_29_3.sp4_v_b_7


LogicTile_30_3

 (10 0)  (1574 48)  (1574 48)  routing T_30_3.sp4_v_t_45 <X> T_30_3.sp4_h_r_1
 (8 8)  (1572 56)  (1572 56)  routing T_30_3.sp4_h_l_46 <X> T_30_3.sp4_h_r_7
 (10 8)  (1574 56)  (1574 56)  routing T_30_3.sp4_h_l_46 <X> T_30_3.sp4_h_r_7


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (6 1)  (1732 49)  (1732 49)  routing T_33_3.span12_horz_8 <X> T_33_3.lc_trk_g0_0
 (7 1)  (1733 49)  (1733 49)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (13 1)  (1739 49)  (1739 49)  routing T_33_3.span4_horz_25 <X> T_33_3.span4_vert_b_0
 (13 3)  (1739 51)  (1739 51)  routing T_33_3.span4_horz_31 <X> T_33_3.span4_vert_b_1
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 56)  (1742 56)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 61)  (1730 61)  routing T_33_3.span4_vert_b_4 <X> T_33_3.lc_trk_g1_4
 (5 13)  (1731 61)  (1731 61)  routing T_33_3.span4_vert_b_4 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 6)  (130 38)  (130 38)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38
 (5 7)  (131 39)  (131 39)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_2

 (6 0)  (660 32)  (660 32)  routing T_13_2.sp4_v_t_44 <X> T_13_2.sp4_v_b_0
 (5 1)  (659 33)  (659 33)  routing T_13_2.sp4_v_t_44 <X> T_13_2.sp4_v_b_0


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 6)  (819 38)  (819 38)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_v_t_23
 (3 7)  (819 39)  (819 39)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_v_t_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (12 0)  (1522 32)  (1522 32)  routing T_29_2.sp4_v_t_39 <X> T_29_2.sp4_h_r_2


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


LogicTile_31_2

 (5 8)  (1623 40)  (1623 40)  routing T_31_2.sp4_v_t_43 <X> T_31_2.sp4_h_r_6


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (5 4)  (1731 36)  (1731 36)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 36)  (1737 36)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (8 5)  (1734 37)  (1734 37)  routing T_33_2.span4_vert_b_5 <X> T_33_2.lc_trk_g0_5
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_horz_19 <X> T_33_2.lc_trk_g1_3
 (6 10)  (1732 42)  (1732 42)  routing T_33_2.span4_horz_19 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (10 11)  (1736 43)  (1736 43)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_horz_39 <X> T_33_2.lc_trk_g1_7
 (6 14)  (1732 46)  (1732 46)  routing T_33_2.span4_horz_39 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_horz_39 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (11 14)  (137 30)  (137 30)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46
 (13 14)  (139 30)  (139 30)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46
 (12 15)  (138 31)  (138 31)  routing T_3_1.sp4_h_r_5 <X> T_3_1.sp4_v_t_46


LogicTile_4_1

 (2 0)  (182 16)  (182 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_1

 (3 2)  (603 18)  (603 18)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_h_l_23
 (3 3)  (603 19)  (603 19)  routing T_12_1.sp12_h_r_0 <X> T_12_1.sp12_h_l_23


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 4)  (819 20)  (819 20)  routing T_16_1.sp12_v_t_23 <X> T_16_1.sp12_h_r_0
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_1

 (11 8)  (885 24)  (885 24)  routing T_17_1.sp4_h_r_3 <X> T_17_1.sp4_v_b_8


LogicTile_18_1

 (3 6)  (931 22)  (931 22)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23
 (3 7)  (931 23)  (931 23)  routing T_18_1.sp12_h_r_0 <X> T_18_1.sp12_v_t_23
 (19 15)  (947 31)  (947 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_24_1

 (3 2)  (1255 18)  (1255 18)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_h_l_23
 (3 3)  (1255 19)  (1255 19)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_h_l_23


RAM_Tile_25_1

 (3 12)  (1309 28)  (1309 28)  routing T_25_1.sp12_v_t_22 <X> T_25_1.sp12_h_r_1


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_29_1

 (10 0)  (1520 16)  (1520 16)  routing T_29_1.sp4_v_t_45 <X> T_29_1.sp4_h_r_1


LogicTile_30_1

 (3 2)  (1567 18)  (1567 18)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23
 (3 3)  (1567 19)  (1567 19)  routing T_30_1.sp12_h_r_0 <X> T_30_1.sp12_h_l_23
 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_v_t_47 <X> T_30_1.sp4_h_r_3


LogicTile_32_1

 (2 6)  (1674 22)  (1674 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (1675 22)  (1675 22)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (3 7)  (1675 23)  (1675 23)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (6 2)  (1732 18)  (1732 18)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (8 3)  (1734 19)  (1734 19)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (4 4)  (1730 20)  (1730 20)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g0_4
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_vert_b_13 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 20)  (1734 20)  routing T_33_1.span4_vert_b_13 <X> T_33_1.lc_trk_g0_5
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g0_4
 (6 5)  (1732 21)  (1732 21)  routing T_33_1.span4_horz_36 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (16 9)  (1742 25)  (1742 25)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 28)  (1737 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (304 4)  (304 4)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (5 11)  (305 5)  (305 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (6 11)  (306 5)  (306 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (7 11)  (307 5)  (307 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit
 (6 15)  (360 1)  (360 1)  routing T_7_0.span12_vert_14 <X> T_7_0.lc_trk_g1_6
 (7 15)  (361 1)  (361 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (4 14)  (616 0)  (616 0)  routing T_12_0.span4_horz_r_14 <X> T_12_0.lc_trk_g1_6
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (5 15)  (617 1)  (617 1)  routing T_12_0.span4_horz_r_14 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (11 6)  (687 8)  (687 8)  routing T_13_0.span4_vert_13 <X> T_13_0.span4_horz_l_14
 (12 6)  (688 8)  (688 8)  routing T_13_0.span4_vert_13 <X> T_13_0.span4_horz_l_14


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (4 4)  (778 11)  (778 11)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (4 5)  (778 10)  (778 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (5 5)  (779 10)  (779 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (6 5)  (780 10)  (780 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (7 5)  (781 10)  (781 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_4 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 2)  (821 12)  (821 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (12 10)  (850 4)  (850 4)  routing T_16_0.lc_trk_g1_2 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (4 11)  (832 5)  (832 5)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g1_2
 (5 11)  (833 5)  (833 5)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g1_2
 (6 11)  (834 5)  (834 5)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g1_2
 (7 11)  (835 5)  (835 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g1_2 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (4 0)  (890 15)  (890 15)  routing T_17_0.span4_vert_8 <X> T_17_0.lc_trk_g0_0
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (4 1)  (890 14)  (890 14)  routing T_17_0.span4_vert_8 <X> T_17_0.lc_trk_g0_0
 (6 1)  (892 14)  (892 14)  routing T_17_0.span4_vert_8 <X> T_17_0.lc_trk_g0_0
 (7 1)  (893 14)  (893 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (1149 6)  (1149 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (4 5)  (1268 10)  (1268 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_28 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (13 3)  (1545 13)  (1545 13)  routing T_29_0.span4_vert_31 <X> T_29_0.span4_horz_r_1
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


