

================================================================
== Vivado HLS Report for 'ex2'
================================================================
* Date:           Fri May 12 17:16:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Exercise2_flatten
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.494 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.730 us | 0.730 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |       72|       72|         2|          -|          -|    36|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      53|    -|
|Register         |        -|      -|      39|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      39|     194|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_fu_234_p2       |     *    |      0|  0|  17|           5|           5|
    |C_d0                     |     +    |      0|  0|  15|           6|           6|
    |acc_fu_252_p2            |     +    |      0|  0|  19|          12|          12|
    |add_ln11_fu_208_p2       |     +    |      0|  0|   8|           7|           7|
    |add_ln8_fu_135_p2        |     +    |      0|  0|  15|           6|           1|
    |i_fu_141_p2              |     +    |      0|  0|  12|           1|           3|
    |j_fu_275_p2              |     +    |      0|  0|  12|           3|           1|
    |sub_ln11_fu_193_p2       |     -    |      0|  0|   8|           7|           7|
    |icmp_ln12_fu_258_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln8_fu_129_p2       |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln9_fu_147_p2       |   icmp   |      0|  0|   9|           3|           3|
    |select_ln11_1_fu_161_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln11_fu_153_p3    |  select  |      0|  0|   3|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 141|          61|          58|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_1_fu_48            |   9|          2|   12|         24|
    |ap_NS_fsm              |  17|          4|    1|          4|
    |i_0_reg_102            |   9|          2|    3|          6|
    |indvar_flatten_reg_91  |   9|          2|    6|         12|
    |j_0_reg_113            |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  53|         12|   25|         52|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_1_fu_48            |  12|   0|   12|          0|
    |add_ln8_reg_290        |   6|   0|    6|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |i_0_reg_102            |   3|   0|    3|          0|
    |indvar_flatten_reg_91  |   6|   0|    6|          0|
    |j_0_reg_113            |   3|   0|    3|          0|
    |select_ln11_1_reg_301  |   3|   0|    3|          0|
    |select_ln11_reg_295    |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  39|   0|   39|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      ex2     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      ex2     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      ex2     | return value |
|A_address0  | out |    6|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |    5|  ap_memory |       A      |     array    |
|B_address0  | out |    3|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |    5|  ap_memory |       B      |     array    |
|C_address0  | out |    3|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |    6|  ap_memory |       C      |     array    |
+------------+-----+-----+------------+--------------+--------------+

