-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Apr 19 12:17:02 2024
-- Host        : LAPTOP-B4KII2QQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_gaussian_0_0/cv_ov5640_gaussian_0_0_sim_netlist.vhdl
-- Design      : cv_ov5640_gaussian_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_AXIvideo2Mat is
  port (
    in_r_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \rows_V_reg_467_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    start_once_reg : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : out STD_LOGIC;
    \axi_data_V_1_i_reg_314_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_314_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_V_1_i_reg_314_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    src_cols_V_c_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_rows_V_c_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    src_rows_V_c13_empty_n : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    src_cols_V_c14_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rows_V_reg_467_reg[0]_0\ : in STD_LOGIC;
    src_rows_V_c_empty_n : in STD_LOGIC;
    src_rows_V_c13_full_n : in STD_LOGIC;
    src_cols_V_c14_full_n : in STD_LOGIC;
    src_cols_V_c_empty_n : in STD_LOGIC;
    in_r_TVALID : in STD_LOGIC;
    src_data_stream_1_V_full_n : in STD_LOGIC;
    src_data_stream_0_V_full_n : in STD_LOGIC;
    src_data_stream_2_V_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_GaussianBlur_U0_full_n : in STD_LOGIC;
    in_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_AXIvideo2Mat : entity is "AXIvideo2Mat";
end cv_ov5640_gaussian_0_0_AXIvideo2Mat;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp1_stage0_11001 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_0 : STD_LOGIC;
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal axi_data_V1_i_reg_259 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_i_reg_259[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_259[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_314 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_i_reg_314[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_314[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_373 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_i_reg_373[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_373[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V1_i_reg_249 : STD_LOGIC;
  signal \axi_last_V1_i_reg_249[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_361 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_361[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_i_reg_515 : STD_LOGIC;
  signal \brmerge_i_reg_515[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_515[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_515[0]_i_3_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_350[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_350[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_350_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_reg_291 : STD_LOGIC;
  signal \eol_i_reg_291_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_reg_303 : STD_LOGIC;
  signal \eol_reg_303[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_303_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond5_i_fu_404_p2 : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal exitcond_i_fu_415_p2 : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_n_1\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_n_2\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__0_n_3\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__1_n_2\ : STD_LOGIC;
  signal \exitcond_i_fu_415_p2_carry__1_n_3\ : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_n_0 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_i_fu_415_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_i_reg_506[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_506_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_409_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_fu_409_p2_carry__0_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__0_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__0_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__1_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__1_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__1_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__2_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__2_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__2_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__3_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__3_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__3_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__3_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__4_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__4_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__4_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__4_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__5_n_0\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__5_n_1\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__5_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__5_n_3\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__6_n_2\ : STD_LOGIC;
  signal \i_V_fu_409_p2_carry__6_n_3\ : STD_LOGIC;
  signal i_V_fu_409_p2_carry_n_0 : STD_LOGIC;
  signal i_V_fu_409_p2_carry_n_1 : STD_LOGIC;
  signal i_V_fu_409_p2_carry_n_2 : STD_LOGIC;
  signal i_V_fu_409_p2_carry_n_3 : STD_LOGIC;
  signal i_V_reg_501 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \^in_r_tready\ : STD_LOGIC;
  signal \^rows_v_reg_467_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal sof_1_i_fu_178 : STD_LOGIC;
  signal sof_1_i_fu_1780 : STD_LOGIC;
  signal \sof_1_i_fu_178[0]_i_1_n_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal t_V_3_reg_280 : STD_LOGIC;
  signal \t_V_3_reg_280[0]_i_4_n_0\ : STD_LOGIC;
  signal t_V_3_reg_280_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_3_reg_280_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_280_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal t_V_reg_269 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_477 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_485 : STD_LOGIC;
  signal \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond_i_fu_415_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_i_fu_415_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_i_fu_415_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond_i_fu_415_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_fu_409_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_fu_409_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair24";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[10]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[11]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[18]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[19]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[21]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[23]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_259[9]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_373[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_373[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_373[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_373[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_249[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \brmerge_i_reg_515[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \eol_2_i_reg_350[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sof_1_i_fu_178[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[12]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[17]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[18]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[19]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_477[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_485[0]_i_2\ : label is "soft_lutpair2";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(0) <= \^q\(0);
  ap_sync_ready <= \^ap_sync_ready\;
  in_r_TREADY <= \^in_r_tready\;
  \rows_V_reg_467_reg[31]_0\(31 downto 0) <= \^rows_v_reg_467_reg[31]_0\(31 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
  start_once_reg <= \^start_once_reg\;
\AXI_video_strm_V_data_V_0_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_r_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_r_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => in_r_TVALID,
      I3 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F0C000"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => in_r_TVALID,
      I2 => ap_rst_n,
      I3 => \^in_r_tready\,
      I4 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => in_r_TVALID,
      I1 => \^in_r_tready\,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000BBB"
    )
        port map (
      I0 => brmerge_i_reg_515,
      I1 => \^shiftreg_ce_0\,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^in_r_tready\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => in_r_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => in_r_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => in_r_TVALID,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => in_r_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => in_r_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => in_r_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => in_r_TVALID,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(16),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(8),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(0)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(0),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(17),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(9),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(1)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(1),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(18),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(10),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(2)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(2),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(19),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(11),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(3)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(3),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(20),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(12),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(4)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(4),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(21),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(13),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(5)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(5),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(22),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(14),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(6)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(6),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3_n_0\,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => brmerge_i_reg_515,
      I3 => src_data_stream_1_V_full_n,
      I4 => src_data_stream_0_V_full_n,
      I5 => src_data_stream_2_V_full_n,
      O => \^shiftreg_ce_0\
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(23),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => \axi_data_V_1_i_reg_314_reg[23]_0\(7)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(15),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => \axi_data_V_1_i_reg_314_reg[15]_0\(7)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(7),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_1_i_reg_314_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => \exitcond_i_reg_506_reg_n_0_[0]\,
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rows_V_reg_467_reg[0]_0\,
      I2 => src_rows_V_c_empty_n,
      I3 => src_rows_V_c13_full_n,
      I4 => src_cols_V_c14_full_n,
      I5 => src_cols_V_c_empty_n,
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond5_i_fu_404_p2,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEEEEEEEAEEE"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_CS_fsm_state2,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_user_V_0_payload_A,
      I4 => AXI_video_strm_V_user_V_0_sel,
      I5 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FF44444444"
    )
        port map (
      I0 => exitcond5_i_fu_404_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm[5]_i_1__0_n_0\
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[5]_i_3_n_0\,
      I2 => \exitcond_i_reg_506_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => \ap_CS_fsm[5]_i_2__0_n_0\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7FFF"
    )
        port map (
      I0 => src_data_stream_2_V_full_n,
      I1 => src_data_stream_0_V_full_n,
      I2 => src_data_stream_1_V_full_n,
      I3 => brmerge_i_reg_515,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \ap_CS_fsm[5]_i_3_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAABAAFFAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_enable_reg_pp2_iter1_reg_n_0,
      I5 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[5]_i_1__0_n_0\,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D000D00000"
    )
        port map (
      I0 => exitcond_i_fu_415_p2,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => ap_rst_n,
      I3 => exitcond5_i_fu_404_p2,
      I4 => ap_CS_fsm_state4,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000D0D0F0000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond5_i_fu_404_p2,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_block_pp1_stage0_11001,
      I5 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => \exitcond_i_reg_506_reg_n_0_[0]\,
      I2 => \ap_CS_fsm[5]_i_3_n_0\,
      O => ap_block_pp1_stage0_11001
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      I5 => ap_enable_reg_pp2_iter0_i_2_n_0,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_state7,
      I2 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_i_2_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCC4CC00000400"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_rst_n,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      I4 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp2_iter0,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1_reg_n_0,
      R => '0'
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F800F800F800"
    )
        port map (
      I0 => exitcond5_i_fu_404_p2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I3 => ap_rst_n,
      I4 => ap_start,
      I5 => \^ap_sync_ready\,
      O => \ap_CS_fsm_reg[3]_1\
    );
ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond5_i_fu_404_p2,
      I1 => ap_CS_fsm_state4,
      O => \ap_CS_fsm_reg[3]_0\
    );
\axi_data_V1_i_reg_259[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(0),
      O => \axi_data_V1_i_reg_259[0]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(10),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(10),
      O => \axi_data_V1_i_reg_259[10]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(11),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(11),
      O => \axi_data_V1_i_reg_259[11]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(12),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(12),
      O => \axi_data_V1_i_reg_259[12]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(13),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(13),
      O => \axi_data_V1_i_reg_259[13]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(14),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(14),
      O => \axi_data_V1_i_reg_259[14]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(15),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(15),
      O => \axi_data_V1_i_reg_259[15]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(16),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(16),
      O => \axi_data_V1_i_reg_259[16]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(17),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(17),
      O => \axi_data_V1_i_reg_259[17]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(18),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(18),
      O => \axi_data_V1_i_reg_259[18]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(19),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(19),
      O => \axi_data_V1_i_reg_259[19]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(1),
      O => \axi_data_V1_i_reg_259[1]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(20),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(20),
      O => \axi_data_V1_i_reg_259[20]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(21),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(21),
      O => \axi_data_V1_i_reg_259[21]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(22),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(22),
      O => \axi_data_V1_i_reg_259[22]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(23),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(23),
      O => \axi_data_V1_i_reg_259[23]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(2),
      O => \axi_data_V1_i_reg_259[2]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(3),
      O => \axi_data_V1_i_reg_259[3]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(4),
      O => \axi_data_V1_i_reg_259[4]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(5),
      O => \axi_data_V1_i_reg_259[5]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(6),
      O => \axi_data_V1_i_reg_259[6]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(7),
      O => \axi_data_V1_i_reg_259[7]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(8),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(8),
      O => \axi_data_V1_i_reg_259[8]_i_1_n_0\
    );
\axi_data_V1_i_reg_259[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_477(9),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_373(9),
      O => \axi_data_V1_i_reg_259[9]_i_1_n_0\
    );
\axi_data_V1_i_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[0]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(0),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[10]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(10),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[11]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(11),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[12]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(12),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[13]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(13),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[14]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(14),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[15]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(15),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[16]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(16),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[17]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(17),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[18]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(18),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[19]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(19),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[1]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(1),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[20]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(20),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[21]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(21),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[22]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(22),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[23]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(23),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[2]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(2),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[3]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(3),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[4]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(4),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[5]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(5),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[6]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(6),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[7]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(7),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[8]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(8),
      R => '0'
    );
\axi_data_V1_i_reg_259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_259[9]_i_1_n_0\,
      Q => axi_data_V1_i_reg_259(9),
      R => '0'
    );
\axi_data_V_1_i_reg_314[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(0),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(0),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(0),
      O => \axi_data_V_1_i_reg_314[0]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(10),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(10),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(10),
      O => \axi_data_V_1_i_reg_314[10]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(11),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(11),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(11),
      O => \axi_data_V_1_i_reg_314[11]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(12),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(12),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(12),
      O => \axi_data_V_1_i_reg_314[12]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(13),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(13),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(13),
      O => \axi_data_V_1_i_reg_314[13]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(14),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(14),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(14),
      O => \axi_data_V_1_i_reg_314[14]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(15),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(15),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(15),
      O => \axi_data_V_1_i_reg_314[15]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(16),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(16),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(16),
      O => \axi_data_V_1_i_reg_314[16]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(17),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(17),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(17),
      O => \axi_data_V_1_i_reg_314[17]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(18),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(18),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(18),
      O => \axi_data_V_1_i_reg_314[18]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(19),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(19),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(19),
      O => \axi_data_V_1_i_reg_314[19]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(1),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(1),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(1),
      O => \axi_data_V_1_i_reg_314[1]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(20),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(20),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(20),
      O => \axi_data_V_1_i_reg_314[20]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(21),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(21),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(21),
      O => \axi_data_V_1_i_reg_314[21]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(22),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(22),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(22),
      O => \axi_data_V_1_i_reg_314[22]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(23),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(23),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(23),
      O => \axi_data_V_1_i_reg_314[23]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(2),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(2),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(2),
      O => \axi_data_V_1_i_reg_314[2]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(3),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(3),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(3),
      O => \axi_data_V_1_i_reg_314[3]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(4),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(4),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(4),
      O => \axi_data_V_1_i_reg_314[4]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(5),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(5),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(5),
      O => \axi_data_V_1_i_reg_314[5]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(6),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(6),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(6),
      O => \axi_data_V_1_i_reg_314[6]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(7),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(7),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(7),
      O => \axi_data_V_1_i_reg_314[7]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(8),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(8),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(8),
      O => \axi_data_V_1_i_reg_314[8]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(9),
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_data_V_0_data_out(9),
      I3 => \^shiftreg_ce_0\,
      I4 => axi_data_V1_i_reg_259(9),
      O => \axi_data_V_1_i_reg_314[9]_i_1_n_0\
    );
\axi_data_V_1_i_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[0]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(0),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[10]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(10),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[11]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(11),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[12]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(12),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[13]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(13),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[14]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(14),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[15]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(15),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[16]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(16),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[17]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(17),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[18]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(18),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[19]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(19),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[1]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(1),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[20]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(20),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[21]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(21),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[22]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(22),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[23]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(23),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[2]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(2),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[3]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(3),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[4]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(4),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[5]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(5),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[6]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(6),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[7]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(7),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[8]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(8),
      R => '0'
    );
\axi_data_V_1_i_reg_314_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \axi_data_V_1_i_reg_314[9]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_314(9),
      R => '0'
    );
\axi_data_V_3_i_reg_373[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_3_i_reg_373[0]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(10),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => \axi_data_V_3_i_reg_373[10]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(11),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => \axi_data_V_3_i_reg_373[11]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(12),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => \axi_data_V_3_i_reg_373[12]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(13),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => \axi_data_V_3_i_reg_373[13]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(14),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => \axi_data_V_3_i_reg_373[14]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(15),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => \axi_data_V_3_i_reg_373[15]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(16),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => \axi_data_V_3_i_reg_373[16]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(17),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => \axi_data_V_3_i_reg_373[17]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(18),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => \axi_data_V_3_i_reg_373[18]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(19),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => \axi_data_V_3_i_reg_373[19]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_3_i_reg_373[1]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(20),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => \axi_data_V_3_i_reg_373[20]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(21),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => \axi_data_V_3_i_reg_373[21]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(22),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => \axi_data_V_3_i_reg_373[22]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(23),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => \axi_data_V_3_i_reg_373[23]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_3_i_reg_373[2]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_3_i_reg_373[3]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_3_i_reg_373[4]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_3_i_reg_373[5]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_3_i_reg_373[6]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_3_i_reg_373[7]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(8),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => \axi_data_V_3_i_reg_373[8]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_314(9),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => \axi_data_V_3_i_reg_373[9]_i_1_n_0\
    );
\axi_data_V_3_i_reg_373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[0]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(0),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[10]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(10),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[11]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(11),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[12]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(12),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[13]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(13),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[14]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(14),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[15]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(15),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[16]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(16),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[17]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(17),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[18]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(18),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[19]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(19),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[1]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(1),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[20]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(20),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[21]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(21),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[22]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(22),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[23]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(23),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[2]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(2),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[3]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(3),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[4]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(4),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[5]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(5),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[6]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(6),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[7]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(7),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[8]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(8),
      R => '0'
    );
\axi_data_V_3_i_reg_373_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_373[9]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_373(9),
      R => '0'
    );
\axi_last_V1_i_reg_249[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_485,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_361,
      O => \axi_last_V1_i_reg_249[0]_i_1_n_0\
    );
\axi_last_V1_i_reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_249[0]_i_1_n_0\,
      Q => axi_last_V1_i_reg_249,
      R => '0'
    );
\axi_last_V_3_i_reg_361[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_303_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_361[0]_i_1_n_0\
    );
\axi_last_V_3_i_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \axi_last_V_3_i_reg_361[0]_i_1_n_0\,
      Q => axi_last_V_3_i_reg_361,
      R => '0'
    );
\brmerge_i_reg_515[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACFFFFFFAC0000"
    )
        port map (
      I0 => \brmerge_i_reg_515[0]_i_2_n_0\,
      I1 => \eol_i_reg_291_reg_n_0_[0]\,
      I2 => \SRL_SIG[0][7]_i_3_n_0\,
      I3 => sof_1_i_fu_178,
      I4 => \brmerge_i_reg_515[0]_i_3_n_0\,
      I5 => brmerge_i_reg_515,
      O => \brmerge_i_reg_515[0]_i_1_n_0\
    );
\brmerge_i_reg_515[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_303_reg_n_0_[0]\,
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \brmerge_i_reg_515[0]_i_2_n_0\
    );
\brmerge_i_reg_515[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_i_fu_415_p2,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      O => \brmerge_i_reg_515[0]_i_3_n_0\
    );
\brmerge_i_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_515[0]_i_1_n_0\,
      Q => brmerge_i_reg_515,
      R => '0'
    );
\cols_V_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(0),
      Q => \^d\(0),
      R => '0'
    );
\cols_V_reg_472_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(10),
      Q => \^d\(10),
      R => '0'
    );
\cols_V_reg_472_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(11),
      Q => \^d\(11),
      R => '0'
    );
\cols_V_reg_472_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(12),
      Q => \^d\(12),
      R => '0'
    );
\cols_V_reg_472_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(13),
      Q => \^d\(13),
      R => '0'
    );
\cols_V_reg_472_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(14),
      Q => \^d\(14),
      R => '0'
    );
\cols_V_reg_472_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(15),
      Q => \^d\(15),
      R => '0'
    );
\cols_V_reg_472_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(16),
      Q => \^d\(16),
      R => '0'
    );
\cols_V_reg_472_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(17),
      Q => \^d\(17),
      R => '0'
    );
\cols_V_reg_472_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(18),
      Q => \^d\(18),
      R => '0'
    );
\cols_V_reg_472_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(19),
      Q => \^d\(19),
      R => '0'
    );
\cols_V_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(1),
      Q => \^d\(1),
      R => '0'
    );
\cols_V_reg_472_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(20),
      Q => \^d\(20),
      R => '0'
    );
\cols_V_reg_472_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(21),
      Q => \^d\(21),
      R => '0'
    );
\cols_V_reg_472_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(22),
      Q => \^d\(22),
      R => '0'
    );
\cols_V_reg_472_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(23),
      Q => \^d\(23),
      R => '0'
    );
\cols_V_reg_472_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(24),
      Q => \^d\(24),
      R => '0'
    );
\cols_V_reg_472_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(25),
      Q => \^d\(25),
      R => '0'
    );
\cols_V_reg_472_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(26),
      Q => \^d\(26),
      R => '0'
    );
\cols_V_reg_472_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(27),
      Q => \^d\(27),
      R => '0'
    );
\cols_V_reg_472_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(28),
      Q => \^d\(28),
      R => '0'
    );
\cols_V_reg_472_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(29),
      Q => \^d\(29),
      R => '0'
    );
\cols_V_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(2),
      Q => \^d\(2),
      R => '0'
    );
\cols_V_reg_472_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(30),
      Q => \^d\(30),
      R => '0'
    );
\cols_V_reg_472_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(31),
      Q => \^d\(31),
      R => '0'
    );
\cols_V_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(3),
      Q => \^d\(3),
      R => '0'
    );
\cols_V_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(4),
      Q => \^d\(4),
      R => '0'
    );
\cols_V_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(5),
      Q => \^d\(5),
      R => '0'
    );
\cols_V_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(6),
      Q => \^d\(6),
      R => '0'
    );
\cols_V_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(7),
      Q => \^d\(7),
      R => '0'
    );
\cols_V_reg_472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(8),
      Q => \^d\(8),
      R => '0'
    );
\cols_V_reg_472_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_cols_V_c_dout(9),
      Q => \^d\(9),
      R => '0'
    );
\eol_2_i_reg_350[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \eol_2_i_reg_350_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \eol_2_i_reg_350[0]_i_1_n_0\
    );
\eol_2_i_reg_350[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_291_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_350[0]_i_2_n_0\
    );
\eol_2_i_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_350[0]_i_1_n_0\,
      D => \eol_2_i_reg_350[0]_i_2_n_0\,
      Q => \eol_2_i_reg_350_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_reg_291[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^shiftreg_ce_0\,
      I1 => AXI_video_strm_V_last_V_0_payload_A,
      I2 => AXI_video_strm_V_last_V_0_sel,
      I3 => AXI_video_strm_V_last_V_0_payload_B,
      I4 => brmerge_i_reg_515,
      I5 => \eol_reg_303_reg_n_0_[0]\,
      O => eol_i_reg_291
    );
\eol_i_reg_291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => eol_i_reg_291,
      Q => \eol_i_reg_291_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_303[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => exitcond5_i_fu_404_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^shiftreg_ce_0\,
      O => eol_reg_303
    );
\eol_reg_303[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \eol_reg_303_reg_n_0_[0]\,
      I1 => brmerge_i_reg_515,
      I2 => AXI_video_strm_V_last_V_0_data_out,
      I3 => \^shiftreg_ce_0\,
      I4 => axi_last_V1_i_reg_249,
      O => \eol_reg_303[0]_i_2_n_0\
    );
\eol_reg_303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_303,
      D => \eol_reg_303[0]_i_2_n_0\,
      Q => \eol_reg_303_reg_n_0_[0]\,
      R => '0'
    );
\exitcond5_i_fu_404_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0\,
      CO(2) => \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_1\,
      CO(1) => \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_2\,
      CO(0) => \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\exitcond5_i_fu_404_p2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond5_i_fu_404_p2_inferred__0/i__carry_n_0\,
      CO(3) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0\,
      CO(2) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_1\,
      CO(1) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_2\,
      CO(0) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\exitcond5_i_fu_404_p2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond5_i_fu_404_p2_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => exitcond5_i_fu_404_p2,
      CO(1) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_2\,
      CO(0) => \exitcond5_i_fu_404_p2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond5_i_fu_404_p2_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1_n_0\,
      S(1) => \i__carry__1_i_2_n_0\,
      S(0) => \i__carry__1_i_3_n_0\
    );
exitcond_i_fu_415_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_415_p2_carry_n_0,
      CO(2) => exitcond_i_fu_415_p2_carry_n_1,
      CO(1) => exitcond_i_fu_415_p2_carry_n_2,
      CO(0) => exitcond_i_fu_415_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_i_fu_415_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_i_fu_415_p2_carry_i_1_n_0,
      S(2) => exitcond_i_fu_415_p2_carry_i_2_n_0,
      S(1) => exitcond_i_fu_415_p2_carry_i_3_n_0,
      S(0) => exitcond_i_fu_415_p2_carry_i_4_n_0
    );
\exitcond_i_fu_415_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => exitcond_i_fu_415_p2_carry_n_0,
      CO(3) => \exitcond_i_fu_415_p2_carry__0_n_0\,
      CO(2) => \exitcond_i_fu_415_p2_carry__0_n_1\,
      CO(1) => \exitcond_i_fu_415_p2_carry__0_n_2\,
      CO(0) => \exitcond_i_fu_415_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_i_fu_415_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond_i_fu_415_p2_carry__0_i_1_n_0\,
      S(2) => \exitcond_i_fu_415_p2_carry__0_i_2_n_0\,
      S(1) => \exitcond_i_fu_415_p2_carry__0_i_3_n_0\,
      S(0) => \exitcond_i_fu_415_p2_carry__0_i_4_n_0\
    );
\exitcond_i_fu_415_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(22),
      I1 => \^d\(22),
      I2 => t_V_3_reg_280_reg(21),
      I3 => \^d\(21),
      I4 => \^d\(23),
      I5 => t_V_3_reg_280_reg(23),
      O => \exitcond_i_fu_415_p2_carry__0_i_1_n_0\
    );
\exitcond_i_fu_415_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(19),
      I1 => \^d\(19),
      I2 => t_V_3_reg_280_reg(18),
      I3 => \^d\(18),
      I4 => \^d\(20),
      I5 => t_V_3_reg_280_reg(20),
      O => \exitcond_i_fu_415_p2_carry__0_i_2_n_0\
    );
\exitcond_i_fu_415_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(15),
      I1 => \^d\(15),
      I2 => t_V_3_reg_280_reg(16),
      I3 => \^d\(16),
      I4 => \^d\(17),
      I5 => t_V_3_reg_280_reg(17),
      O => \exitcond_i_fu_415_p2_carry__0_i_3_n_0\
    );
\exitcond_i_fu_415_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(12),
      I1 => \^d\(12),
      I2 => t_V_3_reg_280_reg(13),
      I3 => \^d\(13),
      I4 => \^d\(14),
      I5 => t_V_3_reg_280_reg(14),
      O => \exitcond_i_fu_415_p2_carry__0_i_4_n_0\
    );
\exitcond_i_fu_415_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond_i_fu_415_p2_carry__0_n_0\,
      CO(3) => \NLW_exitcond_i_fu_415_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => exitcond_i_fu_415_p2,
      CO(1) => \exitcond_i_fu_415_p2_carry__1_n_2\,
      CO(0) => \exitcond_i_fu_415_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_i_fu_415_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \exitcond_i_fu_415_p2_carry__1_i_1_n_0\,
      S(1) => \exitcond_i_fu_415_p2_carry__1_i_2_n_0\,
      S(0) => \exitcond_i_fu_415_p2_carry__1_i_3_n_0\
    );
\exitcond_i_fu_415_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(31),
      I1 => t_V_3_reg_280_reg(31),
      I2 => \^d\(30),
      I3 => t_V_3_reg_280_reg(30),
      O => \exitcond_i_fu_415_p2_carry__1_i_1_n_0\
    );
\exitcond_i_fu_415_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(27),
      I1 => \^d\(27),
      I2 => t_V_3_reg_280_reg(28),
      I3 => \^d\(28),
      I4 => \^d\(29),
      I5 => t_V_3_reg_280_reg(29),
      O => \exitcond_i_fu_415_p2_carry__1_i_2_n_0\
    );
\exitcond_i_fu_415_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(24),
      I1 => \^d\(24),
      I2 => t_V_3_reg_280_reg(25),
      I3 => \^d\(25),
      I4 => \^d\(26),
      I5 => t_V_3_reg_280_reg(26),
      O => \exitcond_i_fu_415_p2_carry__1_i_3_n_0\
    );
exitcond_i_fu_415_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(9),
      I1 => \^d\(9),
      I2 => t_V_3_reg_280_reg(10),
      I3 => \^d\(10),
      I4 => \^d\(11),
      I5 => t_V_3_reg_280_reg(11),
      O => exitcond_i_fu_415_p2_carry_i_1_n_0
    );
exitcond_i_fu_415_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(6),
      I1 => \^d\(6),
      I2 => t_V_3_reg_280_reg(7),
      I3 => \^d\(7),
      I4 => \^d\(8),
      I5 => t_V_3_reg_280_reg(8),
      O => exitcond_i_fu_415_p2_carry_i_2_n_0
    );
exitcond_i_fu_415_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(3),
      I1 => \^d\(3),
      I2 => t_V_3_reg_280_reg(4),
      I3 => \^d\(4),
      I4 => \^d\(5),
      I5 => t_V_3_reg_280_reg(5),
      O => exitcond_i_fu_415_p2_carry_i_3_n_0
    );
exitcond_i_fu_415_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_3_reg_280_reg(0),
      I1 => \^d\(0),
      I2 => t_V_3_reg_280_reg(1),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => t_V_3_reg_280_reg(2),
      O => exitcond_i_fu_415_p2_carry_i_4_n_0
    );
\exitcond_i_reg_506[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exitcond_i_reg_506_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => exitcond_i_fu_415_p2,
      O => \exitcond_i_reg_506[0]_i_1_n_0\
    );
\exitcond_i_reg_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_506[0]_i_1_n_0\,
      Q => \exitcond_i_reg_506_reg_n_0_[0]\,
      R => '0'
    );
i_V_fu_409_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_V_fu_409_p2_carry_n_0,
      CO(2) => i_V_fu_409_p2_carry_n_1,
      CO(1) => i_V_fu_409_p2_carry_n_2,
      CO(0) => i_V_fu_409_p2_carry_n_3,
      CYINIT => t_V_reg_269(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(4 downto 1),
      S(3 downto 0) => t_V_reg_269(4 downto 1)
    );
\i_V_fu_409_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_V_fu_409_p2_carry_n_0,
      CO(3) => \i_V_fu_409_p2_carry__0_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__0_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__0_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(8 downto 5),
      S(3 downto 0) => t_V_reg_269(8 downto 5)
    );
\i_V_fu_409_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__0_n_0\,
      CO(3) => \i_V_fu_409_p2_carry__1_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__1_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__1_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(12 downto 9),
      S(3 downto 0) => t_V_reg_269(12 downto 9)
    );
\i_V_fu_409_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__1_n_0\,
      CO(3) => \i_V_fu_409_p2_carry__2_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__2_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__2_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(16 downto 13),
      S(3 downto 0) => t_V_reg_269(16 downto 13)
    );
\i_V_fu_409_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__2_n_0\,
      CO(3) => \i_V_fu_409_p2_carry__3_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__3_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__3_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(20 downto 17),
      S(3 downto 0) => t_V_reg_269(20 downto 17)
    );
\i_V_fu_409_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__3_n_0\,
      CO(3) => \i_V_fu_409_p2_carry__4_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__4_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__4_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(24 downto 21),
      S(3 downto 0) => t_V_reg_269(24 downto 21)
    );
\i_V_fu_409_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__4_n_0\,
      CO(3) => \i_V_fu_409_p2_carry__5_n_0\,
      CO(2) => \i_V_fu_409_p2_carry__5_n_1\,
      CO(1) => \i_V_fu_409_p2_carry__5_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_409_p2(28 downto 25),
      S(3 downto 0) => t_V_reg_269(28 downto 25)
    );
\i_V_fu_409_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_409_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_i_V_fu_409_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_fu_409_p2_carry__6_n_2\,
      CO(0) => \i_V_fu_409_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_fu_409_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_409_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => t_V_reg_269(31 downto 29)
    );
\i_V_reg_501[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_269(0),
      O => i_V_fu_409_p2(0)
    );
\i_V_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(0),
      Q => i_V_reg_501(0),
      R => '0'
    );
\i_V_reg_501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(10),
      Q => i_V_reg_501(10),
      R => '0'
    );
\i_V_reg_501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(11),
      Q => i_V_reg_501(11),
      R => '0'
    );
\i_V_reg_501_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(12),
      Q => i_V_reg_501(12),
      R => '0'
    );
\i_V_reg_501_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(13),
      Q => i_V_reg_501(13),
      R => '0'
    );
\i_V_reg_501_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(14),
      Q => i_V_reg_501(14),
      R => '0'
    );
\i_V_reg_501_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(15),
      Q => i_V_reg_501(15),
      R => '0'
    );
\i_V_reg_501_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(16),
      Q => i_V_reg_501(16),
      R => '0'
    );
\i_V_reg_501_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(17),
      Q => i_V_reg_501(17),
      R => '0'
    );
\i_V_reg_501_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(18),
      Q => i_V_reg_501(18),
      R => '0'
    );
\i_V_reg_501_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(19),
      Q => i_V_reg_501(19),
      R => '0'
    );
\i_V_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(1),
      Q => i_V_reg_501(1),
      R => '0'
    );
\i_V_reg_501_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(20),
      Q => i_V_reg_501(20),
      R => '0'
    );
\i_V_reg_501_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(21),
      Q => i_V_reg_501(21),
      R => '0'
    );
\i_V_reg_501_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(22),
      Q => i_V_reg_501(22),
      R => '0'
    );
\i_V_reg_501_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(23),
      Q => i_V_reg_501(23),
      R => '0'
    );
\i_V_reg_501_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(24),
      Q => i_V_reg_501(24),
      R => '0'
    );
\i_V_reg_501_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(25),
      Q => i_V_reg_501(25),
      R => '0'
    );
\i_V_reg_501_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(26),
      Q => i_V_reg_501(26),
      R => '0'
    );
\i_V_reg_501_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(27),
      Q => i_V_reg_501(27),
      R => '0'
    );
\i_V_reg_501_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(28),
      Q => i_V_reg_501(28),
      R => '0'
    );
\i_V_reg_501_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(29),
      Q => i_V_reg_501(29),
      R => '0'
    );
\i_V_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(2),
      Q => i_V_reg_501(2),
      R => '0'
    );
\i_V_reg_501_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(30),
      Q => i_V_reg_501(30),
      R => '0'
    );
\i_V_reg_501_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(31),
      Q => i_V_reg_501(31),
      R => '0'
    );
\i_V_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(3),
      Q => i_V_reg_501(3),
      R => '0'
    );
\i_V_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(4),
      Q => i_V_reg_501(4),
      R => '0'
    );
\i_V_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(5),
      Q => i_V_reg_501(5),
      R => '0'
    );
\i_V_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(6),
      Q => i_V_reg_501(6),
      R => '0'
    );
\i_V_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(7),
      Q => i_V_reg_501(7),
      R => '0'
    );
\i_V_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(8),
      Q => i_V_reg_501(8),
      R => '0'
    );
\i_V_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_409_p2(9),
      Q => i_V_reg_501(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(21),
      I1 => \^rows_v_reg_467_reg[31]_0\(21),
      I2 => t_V_reg_269(22),
      I3 => \^rows_v_reg_467_reg[31]_0\(22),
      I4 => \^rows_v_reg_467_reg[31]_0\(23),
      I5 => t_V_reg_269(23),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(19),
      I1 => \^rows_v_reg_467_reg[31]_0\(19),
      I2 => t_V_reg_269(18),
      I3 => \^rows_v_reg_467_reg[31]_0\(18),
      I4 => \^rows_v_reg_467_reg[31]_0\(20),
      I5 => t_V_reg_269(20),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(15),
      I1 => \^rows_v_reg_467_reg[31]_0\(15),
      I2 => t_V_reg_269(16),
      I3 => \^rows_v_reg_467_reg[31]_0\(16),
      I4 => \^rows_v_reg_467_reg[31]_0\(17),
      I5 => t_V_reg_269(17),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(12),
      I1 => \^rows_v_reg_467_reg[31]_0\(12),
      I2 => t_V_reg_269(13),
      I3 => \^rows_v_reg_467_reg[31]_0\(13),
      I4 => \^rows_v_reg_467_reg[31]_0\(14),
      I5 => t_V_reg_269(14),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v_reg_467_reg[31]_0\(31),
      I1 => t_V_reg_269(31),
      I2 => \^rows_v_reg_467_reg[31]_0\(30),
      I3 => t_V_reg_269(30),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(27),
      I1 => \^rows_v_reg_467_reg[31]_0\(27),
      I2 => t_V_reg_269(28),
      I3 => \^rows_v_reg_467_reg[31]_0\(28),
      I4 => \^rows_v_reg_467_reg[31]_0\(29),
      I5 => t_V_reg_269(29),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(24),
      I1 => \^rows_v_reg_467_reg[31]_0\(24),
      I2 => t_V_reg_269(25),
      I3 => \^rows_v_reg_467_reg[31]_0\(25),
      I4 => \^rows_v_reg_467_reg[31]_0\(26),
      I5 => t_V_reg_269(26),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(9),
      I1 => \^rows_v_reg_467_reg[31]_0\(9),
      I2 => t_V_reg_269(10),
      I3 => \^rows_v_reg_467_reg[31]_0\(10),
      I4 => \^rows_v_reg_467_reg[31]_0\(11),
      I5 => t_V_reg_269(11),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(6),
      I1 => \^rows_v_reg_467_reg[31]_0\(6),
      I2 => t_V_reg_269(7),
      I3 => \^rows_v_reg_467_reg[31]_0\(7),
      I4 => \^rows_v_reg_467_reg[31]_0\(8),
      I5 => t_V_reg_269(8),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(4),
      I1 => \^rows_v_reg_467_reg[31]_0\(4),
      I2 => t_V_reg_269(3),
      I3 => \^rows_v_reg_467_reg[31]_0\(3),
      I4 => \^rows_v_reg_467_reg[31]_0\(5),
      I5 => t_V_reg_269(5),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_reg_269(1),
      I1 => \^rows_v_reg_467_reg[31]_0\(1),
      I2 => t_V_reg_269(0),
      I3 => \^rows_v_reg_467_reg[31]_0\(0),
      I4 => \^rows_v_reg_467_reg[31]_0\(2),
      I5 => t_V_reg_269(2),
      O => \i__carry_i_4_n_0\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F800"
    )
        port map (
      I0 => exitcond5_i_fu_404_p2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I3 => shiftReg_ce_1,
      I4 => int_ap_ready_reg,
      O => \^ap_sync_ready\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => src_rows_V_c13_empty_n,
      I2 => GaussianBlur_U0_ap_start,
      I3 => src_cols_V_c14_empty_n,
      I4 => \mOutPtr_reg[0]\(0),
      O => E(0)
    );
\rows_V_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(0),
      Q => \^rows_v_reg_467_reg[31]_0\(0),
      R => '0'
    );
\rows_V_reg_467_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(10),
      Q => \^rows_v_reg_467_reg[31]_0\(10),
      R => '0'
    );
\rows_V_reg_467_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(11),
      Q => \^rows_v_reg_467_reg[31]_0\(11),
      R => '0'
    );
\rows_V_reg_467_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(12),
      Q => \^rows_v_reg_467_reg[31]_0\(12),
      R => '0'
    );
\rows_V_reg_467_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(13),
      Q => \^rows_v_reg_467_reg[31]_0\(13),
      R => '0'
    );
\rows_V_reg_467_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(14),
      Q => \^rows_v_reg_467_reg[31]_0\(14),
      R => '0'
    );
\rows_V_reg_467_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(15),
      Q => \^rows_v_reg_467_reg[31]_0\(15),
      R => '0'
    );
\rows_V_reg_467_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(16),
      Q => \^rows_v_reg_467_reg[31]_0\(16),
      R => '0'
    );
\rows_V_reg_467_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(17),
      Q => \^rows_v_reg_467_reg[31]_0\(17),
      R => '0'
    );
\rows_V_reg_467_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(18),
      Q => \^rows_v_reg_467_reg[31]_0\(18),
      R => '0'
    );
\rows_V_reg_467_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(19),
      Q => \^rows_v_reg_467_reg[31]_0\(19),
      R => '0'
    );
\rows_V_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(1),
      Q => \^rows_v_reg_467_reg[31]_0\(1),
      R => '0'
    );
\rows_V_reg_467_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(20),
      Q => \^rows_v_reg_467_reg[31]_0\(20),
      R => '0'
    );
\rows_V_reg_467_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(21),
      Q => \^rows_v_reg_467_reg[31]_0\(21),
      R => '0'
    );
\rows_V_reg_467_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(22),
      Q => \^rows_v_reg_467_reg[31]_0\(22),
      R => '0'
    );
\rows_V_reg_467_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(23),
      Q => \^rows_v_reg_467_reg[31]_0\(23),
      R => '0'
    );
\rows_V_reg_467_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(24),
      Q => \^rows_v_reg_467_reg[31]_0\(24),
      R => '0'
    );
\rows_V_reg_467_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(25),
      Q => \^rows_v_reg_467_reg[31]_0\(25),
      R => '0'
    );
\rows_V_reg_467_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(26),
      Q => \^rows_v_reg_467_reg[31]_0\(26),
      R => '0'
    );
\rows_V_reg_467_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(27),
      Q => \^rows_v_reg_467_reg[31]_0\(27),
      R => '0'
    );
\rows_V_reg_467_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(28),
      Q => \^rows_v_reg_467_reg[31]_0\(28),
      R => '0'
    );
\rows_V_reg_467_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(29),
      Q => \^rows_v_reg_467_reg[31]_0\(29),
      R => '0'
    );
\rows_V_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(2),
      Q => \^rows_v_reg_467_reg[31]_0\(2),
      R => '0'
    );
\rows_V_reg_467_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(30),
      Q => \^rows_v_reg_467_reg[31]_0\(30),
      R => '0'
    );
\rows_V_reg_467_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(31),
      Q => \^rows_v_reg_467_reg[31]_0\(31),
      R => '0'
    );
\rows_V_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(3),
      Q => \^rows_v_reg_467_reg[31]_0\(3),
      R => '0'
    );
\rows_V_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(4),
      Q => \^rows_v_reg_467_reg[31]_0\(4),
      R => '0'
    );
\rows_V_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(5),
      Q => \^rows_v_reg_467_reg[31]_0\(5),
      R => '0'
    );
\rows_V_reg_467_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(6),
      Q => \^rows_v_reg_467_reg[31]_0\(6),
      R => '0'
    );
\rows_V_reg_467_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(7),
      Q => \^rows_v_reg_467_reg[31]_0\(7),
      R => '0'
    );
\rows_V_reg_467_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(8),
      Q => \^rows_v_reg_467_reg[31]_0\(8),
      R => '0'
    );
\rows_V_reg_467_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => src_rows_V_c_dout(9),
      Q => \^rows_v_reg_467_reg[31]_0\(9),
      R => '0'
    );
\sof_1_i_fu_178[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDFD00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => exitcond_i_fu_415_p2,
      I3 => ap_CS_fsm_state3,
      I4 => sof_1_i_fu_178,
      O => \sof_1_i_fu_178[0]_i_1_n_0\
    );
\sof_1_i_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_178[0]_i_1_n_0\,
      Q => sof_1_i_fu_178,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070077770000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond5_i_fu_404_p2,
      I2 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I3 => ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_GaussianBlur_U0_full_n,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_3_reg_280[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FD0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => exitcond_i_fu_415_p2,
      I3 => exitcond5_i_fu_404_p2,
      I4 => ap_CS_fsm_state4,
      O => t_V_3_reg_280
    );
\t_V_3_reg_280[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => exitcond_i_fu_415_p2,
      O => sof_1_i_fu_1780
    );
\t_V_3_reg_280[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_3_reg_280_reg(0),
      O => \t_V_3_reg_280[0]_i_4_n_0\
    );
\t_V_3_reg_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[0]_i_3_n_7\,
      Q => t_V_3_reg_280_reg(0),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_3_reg_280_reg[0]_i_3_n_0\,
      CO(2) => \t_V_3_reg_280_reg[0]_i_3_n_1\,
      CO(1) => \t_V_3_reg_280_reg[0]_i_3_n_2\,
      CO(0) => \t_V_3_reg_280_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_3_reg_280_reg[0]_i_3_n_4\,
      O(2) => \t_V_3_reg_280_reg[0]_i_3_n_5\,
      O(1) => \t_V_3_reg_280_reg[0]_i_3_n_6\,
      O(0) => \t_V_3_reg_280_reg[0]_i_3_n_7\,
      S(3 downto 1) => t_V_3_reg_280_reg(3 downto 1),
      S(0) => \t_V_3_reg_280[0]_i_4_n_0\
    );
\t_V_3_reg_280_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[8]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(10),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[8]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(11),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[12]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(12),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[8]_i_1_n_0\,
      CO(3) => \t_V_3_reg_280_reg[12]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[12]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[12]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[12]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[12]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[12]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[12]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(15 downto 12)
    );
\t_V_3_reg_280_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[12]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(13),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[12]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(14),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[12]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(15),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[16]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(16),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[12]_i_1_n_0\,
      CO(3) => \t_V_3_reg_280_reg[16]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[16]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[16]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[16]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[16]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[16]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[16]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(19 downto 16)
    );
\t_V_3_reg_280_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[16]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(17),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[16]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(18),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[16]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(19),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[0]_i_3_n_6\,
      Q => t_V_3_reg_280_reg(1),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[20]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(20),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[16]_i_1_n_0\,
      CO(3) => \t_V_3_reg_280_reg[20]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[20]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[20]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[20]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[20]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[20]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[20]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(23 downto 20)
    );
\t_V_3_reg_280_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[20]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(21),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[20]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(22),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[20]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(23),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[24]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(24),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[20]_i_1_n_0\,
      CO(3) => \t_V_3_reg_280_reg[24]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[24]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[24]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[24]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[24]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[24]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[24]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(27 downto 24)
    );
\t_V_3_reg_280_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[24]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(25),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[24]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(26),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[24]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(27),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[28]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(28),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[24]_i_1_n_0\,
      CO(3) => \NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_3_reg_280_reg[28]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[28]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[28]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[28]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[28]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[28]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(31 downto 28)
    );
\t_V_3_reg_280_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[28]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(29),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[0]_i_3_n_5\,
      Q => t_V_3_reg_280_reg(2),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[28]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(30),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[28]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(31),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[0]_i_3_n_4\,
      Q => t_V_3_reg_280_reg(3),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[4]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(4),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[0]_i_3_n_0\,
      CO(3) => \t_V_3_reg_280_reg[4]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[4]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[4]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[4]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[4]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[4]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[4]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(7 downto 4)
    );
\t_V_3_reg_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[4]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(5),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[4]_i_1_n_5\,
      Q => t_V_3_reg_280_reg(6),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[4]_i_1_n_4\,
      Q => t_V_3_reg_280_reg(7),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[8]_i_1_n_7\,
      Q => t_V_3_reg_280_reg(8),
      R => t_V_3_reg_280
    );
\t_V_3_reg_280_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_280_reg[4]_i_1_n_0\,
      CO(3) => \t_V_3_reg_280_reg[8]_i_1_n_0\,
      CO(2) => \t_V_3_reg_280_reg[8]_i_1_n_1\,
      CO(1) => \t_V_3_reg_280_reg[8]_i_1_n_2\,
      CO(0) => \t_V_3_reg_280_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_280_reg[8]_i_1_n_4\,
      O(2) => \t_V_3_reg_280_reg[8]_i_1_n_5\,
      O(1) => \t_V_3_reg_280_reg[8]_i_1_n_6\,
      O(0) => \t_V_3_reg_280_reg[8]_i_1_n_7\,
      S(3 downto 0) => t_V_3_reg_280_reg(11 downto 8)
    );
\t_V_3_reg_280_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1780,
      D => \t_V_3_reg_280_reg[8]_i_1_n_6\,
      Q => t_V_3_reg_280_reg(9),
      R => t_V_3_reg_280
    );
\t_V_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(0),
      Q => t_V_reg_269(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(10),
      Q => t_V_reg_269(10),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(11),
      Q => t_V_reg_269(11),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(12),
      Q => t_V_reg_269(12),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(13),
      Q => t_V_reg_269(13),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(14),
      Q => t_V_reg_269(14),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(15),
      Q => t_V_reg_269(15),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(16),
      Q => t_V_reg_269(16),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(17),
      Q => t_V_reg_269(17),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(18),
      Q => t_V_reg_269(18),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(19),
      Q => t_V_reg_269(19),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(1),
      Q => t_V_reg_269(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(20),
      Q => t_V_reg_269(20),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(21),
      Q => t_V_reg_269(21),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(22),
      Q => t_V_reg_269(22),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(23),
      Q => t_V_reg_269(23),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(24),
      Q => t_V_reg_269(24),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(25),
      Q => t_V_reg_269(25),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(26),
      Q => t_V_reg_269(26),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(27),
      Q => t_V_reg_269(27),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(28),
      Q => t_V_reg_269(28),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(29),
      Q => t_V_reg_269(29),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(2),
      Q => t_V_reg_269(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(30),
      Q => t_V_reg_269(30),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(31),
      Q => t_V_reg_269(31),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(3),
      Q => t_V_reg_269(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(4),
      Q => t_V_reg_269(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(5),
      Q => t_V_reg_269(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(6),
      Q => t_V_reg_269(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(7),
      Q => t_V_reg_269(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(8),
      Q => t_V_reg_269(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_501(9),
      Q => t_V_reg_269(9),
      R => ap_CS_fsm_state3
    );
\tmp_data_V_reg_477[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_477[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(10),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => AXI_video_strm_V_data_V_0_data_out(10)
    );
\tmp_data_V_reg_477[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(11),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => AXI_video_strm_V_data_V_0_data_out(11)
    );
\tmp_data_V_reg_477[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(12),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => AXI_video_strm_V_data_V_0_data_out(12)
    );
\tmp_data_V_reg_477[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(13),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => AXI_video_strm_V_data_V_0_data_out(13)
    );
\tmp_data_V_reg_477[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(14),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => AXI_video_strm_V_data_V_0_data_out(14)
    );
\tmp_data_V_reg_477[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(15),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => AXI_video_strm_V_data_V_0_data_out(15)
    );
\tmp_data_V_reg_477[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(16),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => AXI_video_strm_V_data_V_0_data_out(16)
    );
\tmp_data_V_reg_477[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(17),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => AXI_video_strm_V_data_V_0_data_out(17)
    );
\tmp_data_V_reg_477[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(18),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => AXI_video_strm_V_data_V_0_data_out(18)
    );
\tmp_data_V_reg_477[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(19),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => AXI_video_strm_V_data_V_0_data_out(19)
    );
\tmp_data_V_reg_477[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_477[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(20),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => AXI_video_strm_V_data_V_0_data_out(20)
    );
\tmp_data_V_reg_477[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(21),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => AXI_video_strm_V_data_V_0_data_out(21)
    );
\tmp_data_V_reg_477[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(22),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => AXI_video_strm_V_data_V_0_data_out(22)
    );
\tmp_data_V_reg_477[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(23),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => AXI_video_strm_V_data_V_0_data_out(23)
    );
\tmp_data_V_reg_477[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_477[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_477[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_477[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_477[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_477[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_477[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(8),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => AXI_video_strm_V_data_V_0_data_out(8)
    );
\tmp_data_V_reg_477[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(9),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => AXI_video_strm_V_data_V_0_data_out(9)
    );
\tmp_data_V_reg_477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_477(0),
      R => '0'
    );
\tmp_data_V_reg_477_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(10),
      Q => tmp_data_V_reg_477(10),
      R => '0'
    );
\tmp_data_V_reg_477_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(11),
      Q => tmp_data_V_reg_477(11),
      R => '0'
    );
\tmp_data_V_reg_477_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(12),
      Q => tmp_data_V_reg_477(12),
      R => '0'
    );
\tmp_data_V_reg_477_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(13),
      Q => tmp_data_V_reg_477(13),
      R => '0'
    );
\tmp_data_V_reg_477_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(14),
      Q => tmp_data_V_reg_477(14),
      R => '0'
    );
\tmp_data_V_reg_477_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(15),
      Q => tmp_data_V_reg_477(15),
      R => '0'
    );
\tmp_data_V_reg_477_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(16),
      Q => tmp_data_V_reg_477(16),
      R => '0'
    );
\tmp_data_V_reg_477_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(17),
      Q => tmp_data_V_reg_477(17),
      R => '0'
    );
\tmp_data_V_reg_477_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(18),
      Q => tmp_data_V_reg_477(18),
      R => '0'
    );
\tmp_data_V_reg_477_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(19),
      Q => tmp_data_V_reg_477(19),
      R => '0'
    );
\tmp_data_V_reg_477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_477(1),
      R => '0'
    );
\tmp_data_V_reg_477_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(20),
      Q => tmp_data_V_reg_477(20),
      R => '0'
    );
\tmp_data_V_reg_477_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(21),
      Q => tmp_data_V_reg_477(21),
      R => '0'
    );
\tmp_data_V_reg_477_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(22),
      Q => tmp_data_V_reg_477(22),
      R => '0'
    );
\tmp_data_V_reg_477_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(23),
      Q => tmp_data_V_reg_477(23),
      R => '0'
    );
\tmp_data_V_reg_477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_477(2),
      R => '0'
    );
\tmp_data_V_reg_477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_477(3),
      R => '0'
    );
\tmp_data_V_reg_477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_477(4),
      R => '0'
    );
\tmp_data_V_reg_477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_477(5),
      R => '0'
    );
\tmp_data_V_reg_477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_477(6),
      R => '0'
    );
\tmp_data_V_reg_477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_477(7),
      R => '0'
    );
\tmp_data_V_reg_477_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(8),
      Q => tmp_data_V_reg_477(8),
      R => '0'
    );
\tmp_data_V_reg_477_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(9),
      Q => tmp_data_V_reg_477(9),
      R => '0'
    );
\tmp_last_V_reg_485[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state2,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_485[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_485,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro : entity is "Block_Mat_exit45_pro";
end cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    right_border_buf_0_10_fu_5700 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_35_reg_5703_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    \right_border_buf_2_s_fu_518_reg[0]\ : in STD_LOGIC;
    tmp_9_reg_5358 : in STD_LOGIC;
    \right_border_buf_2_s_fu_518_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    or_cond_i_reg_5502_pp0_iter7_reg : in STD_LOGIC;
    ram_reg_i_11_0 : in STD_LOGIC;
    dst_data_stream_0_V_full_n : in STD_LOGIC;
    dst_data_stream_2_V_full_n : in STD_LOGIC;
    dst_data_stream_1_V_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_5_ce0\ : STD_LOGIC;
  signal k_buf_2_val_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal \^right_border_buf_0_10_fu_5700\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \right_border_buf_2_2_fu_538[7]_i_1\ : label is "soft_lutpair105";
begin
  WEA(0) <= \^wea\(0);
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  k_buf_0_val_5_ce0 <= \^k_buf_0_val_5_ce0\;
  \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ <= \^or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\;
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
  right_border_buf_0_10_fu_5700 <= \^right_border_buf_0_10_fu_5700\;
\m_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => m(0),
      I2 => \mux_2_0__8\(7),
      I3 => tmp_12_reg_5380,
      I4 => m_0(7),
      O => \tmp_63_reg_5450_reg[2]\(7)
    );
\m_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => m(0),
      I2 => \mux_2_0__8\(6),
      I3 => tmp_12_reg_5380,
      I4 => m_0(6),
      O => \tmp_63_reg_5450_reg[2]\(6)
    );
\m_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => m(0),
      I2 => \mux_2_0__8\(5),
      I3 => tmp_12_reg_5380,
      I4 => m_0(5),
      O => \tmp_63_reg_5450_reg[2]\(5)
    );
\m_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => m(0),
      I2 => \mux_2_0__8\(4),
      I3 => tmp_12_reg_5380,
      I4 => m_0(4),
      O => \tmp_63_reg_5450_reg[2]\(4)
    );
\m_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => m(0),
      I2 => \mux_2_0__8\(3),
      I3 => tmp_12_reg_5380,
      I4 => m_0(3),
      O => \tmp_63_reg_5450_reg[2]\(3)
    );
\m_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => m(0),
      I2 => \mux_2_0__8\(2),
      I3 => tmp_12_reg_5380,
      I4 => m_0(2),
      O => \tmp_63_reg_5450_reg[2]\(2)
    );
\m_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => m(0),
      I2 => \mux_2_0__8\(1),
      I3 => tmp_12_reg_5380,
      I4 => m_0(1),
      O => \tmp_63_reg_5450_reg[2]\(1)
    );
\m_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => m(0),
      I2 => \mux_2_0__8\(0),
      I3 => tmp_12_reg_5380,
      I4 => m_0(0),
      O => \tmp_63_reg_5450_reg[2]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_8(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_2_val_9_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^k_buf_0_val_5_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBBBBB"
    )
        port map (
      I0 => ram_reg_i_12_n_0,
      I1 => \^or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\,
      I2 => src_data_stream_1_V_empty_n,
      I3 => src_data_stream_0_V_empty_n,
      I4 => src_data_stream_2_V_empty_n,
      O => \^internal_empty_n_reg\
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter7_reg,
      I1 => ram_reg_i_11_0,
      I2 => dst_data_stream_0_V_full_n,
      I3 => dst_data_stream_2_V_full_n,
      I4 => dst_data_stream_1_V_full_n,
      O => ram_reg_i_12_n_0
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFDF"
    )
        port map (
      I0 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I1 => \right_border_buf_2_s_fu_518_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \right_border_buf_2_s_fu_518_reg[0]\,
      I4 => tmp_9_reg_5358,
      O => \^or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_5700\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => \right_border_buf_2_s_fu_518_reg[0]\,
      O => \^wea\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_12(0),
      I2 => \^internal_empty_n_reg\,
      O => \^k_buf_0_val_5_ce0\
    );
\right_border_buf_0_s_fu_506[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \right_border_buf_2_s_fu_518_reg[0]\,
      I1 => tmp_9_reg_5358,
      I2 => \right_border_buf_2_s_fu_518_reg[0]_0\,
      I3 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^internal_empty_n_reg\,
      O => \^right_border_buf_0_10_fu_5700\
    );
\right_border_buf_2_2_fu_538[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(0),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[0]\,
      O => \^ram_reg_0\
    );
\right_border_buf_2_2_fu_538[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(1),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[1]\,
      O => \^ram_reg_1\
    );
\right_border_buf_2_2_fu_538[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(2),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[2]\,
      O => \^ram_reg_2\
    );
\right_border_buf_2_2_fu_538[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(3),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[3]\,
      O => \^ram_reg_3\
    );
\right_border_buf_2_2_fu_538[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(4),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[4]\,
      O => \^ram_reg_4\
    );
\right_border_buf_2_2_fu_538[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(5),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[5]\,
      O => \^ram_reg_5\
    );
\right_border_buf_2_2_fu_538[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(6),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[6]\,
      O => \^ram_reg_6\
    );
\right_border_buf_2_2_fu_538[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_2_val_9_q0(7),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_2_fu_538_reg[7]\,
      O => \^ram_reg_7\
    );
\src_kernel_win_2_va_35_reg_5703[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_2_va_35_reg_5703[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_2_va_35_reg_5703[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_2_va_35_reg_5703[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_2_va_35_reg_5703[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_2_va_35_reg_5703[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_2_va_35_reg_5703[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_2_va_35_reg_5703[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      I2 => \mux_2_0__7\(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(7),
      O => D(7)
    );
\src_kernel_win_2_va_37_reg_5715[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(0),
      O => \tmp_62_reg_5443_reg[2]\(0)
    );
\src_kernel_win_2_va_37_reg_5715[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(1),
      O => \tmp_62_reg_5443_reg[2]\(1)
    );
\src_kernel_win_2_va_37_reg_5715[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(2),
      O => \tmp_62_reg_5443_reg[2]\(2)
    );
\src_kernel_win_2_va_37_reg_5715[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(3),
      O => \tmp_62_reg_5443_reg[2]\(3)
    );
\src_kernel_win_2_va_37_reg_5715[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(4),
      O => \tmp_62_reg_5443_reg[2]\(4)
    );
\src_kernel_win_2_va_37_reg_5715[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(5),
      O => \tmp_62_reg_5443_reg[2]\(5)
    );
\src_kernel_win_2_va_37_reg_5715[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(6),
      O => \tmp_62_reg_5443_reg[2]\(6)
    );
\src_kernel_win_2_va_37_reg_5715[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      I2 => \mux_2_0__9\(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(7),
      O => \tmp_62_reg_5443_reg[2]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mux_1_1__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_0__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_2_val_4_0_fu_2652_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[7]\ : in STD_LOGIC;
    right_border_buf_0_10_fu_5700 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \right_border_buf_2_5_fu_562[7]_i_1\ : label is "soft_lutpair103";
begin
  WEA(0) <= \^wea\(0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\m_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(7),
      I2 => m(0),
      I3 => \mux_1_0__1\(7),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(7),
      O => D(7)
    );
\m_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(6),
      I2 => m(0),
      I3 => \mux_1_0__1\(6),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(6),
      O => D(6)
    );
\m_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(5),
      I2 => m(0),
      I3 => \mux_1_0__1\(5),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(5),
      O => D(5)
    );
\m_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(4),
      I2 => m(0),
      I3 => \mux_1_0__1\(4),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(4),
      O => D(4)
    );
\m_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(3),
      I2 => m(0),
      I3 => \mux_1_0__1\(3),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(3),
      O => D(3)
    );
\m_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(2),
      I2 => m(0),
      I3 => \mux_1_0__1\(2),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(2),
      O => D(2)
    );
\m_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(1),
      I2 => m(0),
      I3 => \mux_1_0__1\(1),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(1),
      O => D(1)
    );
\m_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__1\(0),
      I2 => m(0),
      I3 => \mux_1_0__1\(0),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_2_val_4_0_fu_2652_p3(0),
      O => D(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => right_border_buf_0_10_fu_5700,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => \^wea\(0)
    );
\right_border_buf_2_5_fu_562[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[0]\,
      O => ram_reg_1(0)
    );
\right_border_buf_2_5_fu_562[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[1]\,
      O => ram_reg_1(1)
    );
\right_border_buf_2_5_fu_562[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[2]\,
      O => ram_reg_1(2)
    );
\right_border_buf_2_5_fu_562[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[3]\,
      O => ram_reg_1(3)
    );
\right_border_buf_2_5_fu_562[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[4]\,
      O => ram_reg_1(4)
    );
\right_border_buf_2_5_fu_562[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[5]\,
      O => ram_reg_1(5)
    );
\right_border_buf_2_5_fu_562[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[6]\,
      O => ram_reg_1(6)
    );
\right_border_buf_2_5_fu_562[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_5_fu_562_reg[7]\,
      O => ram_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[7]\ : in STD_LOGIC;
    right_border_buf_0_10_fu_5700 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \right_border_buf_2_8_fu_598[7]_i_1\ : label is "soft_lutpair99";
begin
  WEA(0) <= \^wea\(0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => right_border_buf_0_10_fu_5700,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I3 => ram_reg_3,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \^wea\(0)
    );
\right_border_buf_2_8_fu_598[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[0]\,
      O => D(0)
    );
\right_border_buf_2_8_fu_598[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[1]\,
      O => D(1)
    );
\right_border_buf_2_8_fu_598[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[2]\,
      O => D(2)
    );
\right_border_buf_2_8_fu_598[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[3]\,
      O => D(3)
    );
\right_border_buf_2_8_fu_598[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[4]\,
      O => D(4)
    );
\right_border_buf_2_8_fu_598[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[5]\,
      O => D(5)
    );
\right_border_buf_2_8_fu_598[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[6]\,
      O => D(6)
    );
\right_border_buf_2_8_fu_598[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_8_fu_598_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_4_0_fu_2652_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_36_reg_5709_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \right_border_buf_2_11_fu_622[7]_i_1\ : label is "soft_lutpair95";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_2_11_fu_622[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[0]\,
      O => \^ram_reg_0\(0)
    );
\right_border_buf_2_11_fu_622[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[1]\,
      O => \^ram_reg_0\(1)
    );
\right_border_buf_2_11_fu_622[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[2]\,
      O => \^ram_reg_0\(2)
    );
\right_border_buf_2_11_fu_622[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[3]\,
      O => \^ram_reg_0\(3)
    );
\right_border_buf_2_11_fu_622[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[4]\,
      O => \^ram_reg_0\(4)
    );
\right_border_buf_2_11_fu_622[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[5]\,
      O => \^ram_reg_0\(5)
    );
\right_border_buf_2_11_fu_622[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[6]\,
      O => \^ram_reg_0\(6)
    );
\right_border_buf_2_11_fu_622[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_11_fu_622_reg[7]\,
      O => \^ram_reg_0\(7)
    );
\src_kernel_win_2_va_36_reg_5709[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(0),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(0),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(0),
      O => D(0)
    );
\src_kernel_win_2_va_36_reg_5709[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(1),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(1),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(1),
      O => D(1)
    );
\src_kernel_win_2_va_36_reg_5709[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(2),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(2),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(2),
      O => D(2)
    );
\src_kernel_win_2_va_36_reg_5709[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(3),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(3),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(3),
      O => D(3)
    );
\src_kernel_win_2_va_36_reg_5709[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(4),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(4),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(4),
      O => D(4)
    );
\src_kernel_win_2_va_36_reg_5709[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(5),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(5),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(5),
      O => D(5)
    );
\src_kernel_win_2_va_36_reg_5709[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(6),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(6),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(6),
      O => D(6)
    );
\src_kernel_win_2_va_36_reg_5709[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_2_val_4_0_fu_2652_p3(7),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      I2 => \mux_2_0__10\(7),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \right_border_buf_2_14_fu_658[7]_i_1\ : label is "soft_lutpair91";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_2_14_fu_658[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[0]\,
      O => D(0)
    );
\right_border_buf_2_14_fu_658[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[1]\,
      O => D(1)
    );
\right_border_buf_2_14_fu_658[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[2]\,
      O => D(2)
    );
\right_border_buf_2_14_fu_658[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[3]\,
      O => D(3)
    );
\right_border_buf_2_14_fu_658[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[4]\,
      O => D(4)
    );
\right_border_buf_2_14_fu_658[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[5]\,
      O => D(5)
    );
\right_border_buf_2_14_fu_658[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[6]\,
      O => D(6)
    );
\right_border_buf_2_14_fu_658[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => brmerge_reg_5483_pp0_iter1_reg,
      I2 => \right_border_buf_2_14_fu_658_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78 is
  signal k_buf_1_val_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \right_border_buf_1_14_fu_682[7]_i_1\ : label is "soft_lutpair85";
begin
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
\m_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => m(0),
      I2 => \mux_2_0__4\(7),
      I3 => tmp_12_reg_5380,
      I4 => m_0(7),
      O => \tmp_63_reg_5450_reg[2]\(7)
    );
\m_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => m(0),
      I2 => \mux_2_0__4\(6),
      I3 => tmp_12_reg_5380,
      I4 => m_0(6),
      O => \tmp_63_reg_5450_reg[2]\(6)
    );
\m_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => m(0),
      I2 => \mux_2_0__4\(5),
      I3 => tmp_12_reg_5380,
      I4 => m_0(5),
      O => \tmp_63_reg_5450_reg[2]\(5)
    );
\m_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => m(0),
      I2 => \mux_2_0__4\(4),
      I3 => tmp_12_reg_5380,
      I4 => m_0(4),
      O => \tmp_63_reg_5450_reg[2]\(4)
    );
\m_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => m(0),
      I2 => \mux_2_0__4\(3),
      I3 => tmp_12_reg_5380,
      I4 => m_0(3),
      O => \tmp_63_reg_5450_reg[2]\(3)
    );
\m_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => m(0),
      I2 => \mux_2_0__4\(2),
      I3 => tmp_12_reg_5380,
      I4 => m_0(2),
      O => \tmp_63_reg_5450_reg[2]\(2)
    );
\m_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => m(0),
      I2 => \mux_2_0__4\(1),
      I3 => tmp_12_reg_5380,
      I4 => m_0(1),
      O => \tmp_63_reg_5450_reg[2]\(1)
    );
\m_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => m(0),
      I2 => \mux_2_0__4\(0),
      I3 => tmp_12_reg_5380,
      I4 => m_0(0),
      O => \tmp_63_reg_5450_reg[2]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_8(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_1_val_9_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_14_fu_682[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[0]\,
      O => \^ram_reg_0\
    );
\right_border_buf_1_14_fu_682[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[1]\,
      O => \^ram_reg_1\
    );
\right_border_buf_1_14_fu_682[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[2]\,
      O => \^ram_reg_2\
    );
\right_border_buf_1_14_fu_682[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[3]\,
      O => \^ram_reg_3\
    );
\right_border_buf_1_14_fu_682[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[4]\,
      O => \^ram_reg_4\
    );
\right_border_buf_1_14_fu_682[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[5]\,
      O => \^ram_reg_5\
    );
\right_border_buf_1_14_fu_682[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[6]\,
      O => \^ram_reg_6\
    );
\right_border_buf_1_14_fu_682[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_1_val_9_q0(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]\,
      I2 => \right_border_buf_1_14_fu_682_reg[7]_0\,
      O => \^ram_reg_7\
    );
\src_kernel_win_1_va_20_reg_5659[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_1_va_20_reg_5659[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_1_va_20_reg_5659[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_1_va_20_reg_5659[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_1_va_20_reg_5659[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_1_va_20_reg_5659[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_1_va_20_reg_5659[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_1_va_20_reg_5659[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      I2 => \mux_2_0__3\(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(7),
      O => D(7)
    );
\src_kernel_win_1_va_22_reg_5671[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(0),
      O => \tmp_62_reg_5443_reg[2]\(0)
    );
\src_kernel_win_1_va_22_reg_5671[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(1),
      O => \tmp_62_reg_5443_reg[2]\(1)
    );
\src_kernel_win_1_va_22_reg_5671[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(2),
      O => \tmp_62_reg_5443_reg[2]\(2)
    );
\src_kernel_win_1_va_22_reg_5671[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(3),
      O => \tmp_62_reg_5443_reg[2]\(3)
    );
\src_kernel_win_1_va_22_reg_5671[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(4),
      O => \tmp_62_reg_5443_reg[2]\(4)
    );
\src_kernel_win_1_va_22_reg_5671[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(5),
      O => \tmp_62_reg_5443_reg[2]\(5)
    );
\src_kernel_win_1_va_22_reg_5671[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(6),
      O => \tmp_62_reg_5443_reg[2]\(6)
    );
\src_kernel_win_1_va_22_reg_5671[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      I2 => \mux_2_0__5\(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(7),
      O => \tmp_62_reg_5443_reg[2]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mux_1_1__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_0__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_1_val_4_0_fu_2292_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \right_border_buf_1_10_fu_666[7]_i_1\ : label is "soft_lutpair83";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\m_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(7),
      I2 => m(0),
      I3 => \mux_1_0__0\(7),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(7),
      O => D(7)
    );
\m_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(6),
      I2 => m(0),
      I3 => \mux_1_0__0\(6),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(6),
      O => D(6)
    );
\m_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(5),
      I2 => m(0),
      I3 => \mux_1_0__0\(5),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(5),
      O => D(5)
    );
\m_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(4),
      I2 => m(0),
      I3 => \mux_1_0__0\(4),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(4),
      O => D(4)
    );
\m_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(3),
      I2 => m(0),
      I3 => \mux_1_0__0\(3),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(3),
      O => D(3)
    );
\m_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(2),
      I2 => m(0),
      I3 => \mux_1_0__0\(2),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(2),
      O => D(2)
    );
\m_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(1),
      I2 => m(0),
      I3 => \mux_1_0__0\(1),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(1),
      O => D(1)
    );
\m_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => \mux_1_1__0\(0),
      I2 => m(0),
      I3 => \mux_1_0__0\(0),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_1_val_4_0_fu_2292_p3(0),
      O => D(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_10_fu_666[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[0]\,
      O => ram_reg_1(0)
    );
\right_border_buf_1_10_fu_666[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[1]\,
      O => ram_reg_1(1)
    );
\right_border_buf_1_10_fu_666[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[2]\,
      O => ram_reg_1(2)
    );
\right_border_buf_1_10_fu_666[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[3]\,
      O => ram_reg_1(3)
    );
\right_border_buf_1_10_fu_666[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[4]\,
      O => ram_reg_1(4)
    );
\right_border_buf_1_10_fu_666[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[5]\,
      O => ram_reg_1(5)
    );
\right_border_buf_1_10_fu_666[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[6]\,
      O => ram_reg_1(6)
    );
\right_border_buf_1_10_fu_666[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_1_10_fu_666_reg[7]\,
      I2 => \right_border_buf_1_10_fu_666_reg[7]_0\,
      O => ram_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \right_border_buf_1_6_fu_646[7]_i_1\ : label is "soft_lutpair79";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_6_fu_646[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[0]\,
      O => D(0)
    );
\right_border_buf_1_6_fu_646[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[1]\,
      O => D(1)
    );
\right_border_buf_1_6_fu_646[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[2]\,
      O => D(2)
    );
\right_border_buf_1_6_fu_646[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[3]\,
      O => D(3)
    );
\right_border_buf_1_6_fu_646[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[4]\,
      O => D(4)
    );
\right_border_buf_1_6_fu_646[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[5]\,
      O => D(5)
    );
\right_border_buf_1_6_fu_646[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[6]\,
      O => D(6)
    );
\right_border_buf_1_6_fu_646[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_1_6_fu_646_reg[7]\,
      I2 => \right_border_buf_1_6_fu_646_reg[7]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_4_0_fu_2292_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \right_border_buf_1_3_fu_626[7]_i_1\ : label is "soft_lutpair75";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_3_fu_626[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[0]\,
      O => \^ram_reg_0\(0)
    );
\right_border_buf_1_3_fu_626[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[1]\,
      O => \^ram_reg_0\(1)
    );
\right_border_buf_1_3_fu_626[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[2]\,
      O => \^ram_reg_0\(2)
    );
\right_border_buf_1_3_fu_626[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[3]\,
      O => \^ram_reg_0\(3)
    );
\right_border_buf_1_3_fu_626[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[4]\,
      O => \^ram_reg_0\(4)
    );
\right_border_buf_1_3_fu_626[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[5]\,
      O => \^ram_reg_0\(5)
    );
\right_border_buf_1_3_fu_626[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[6]\,
      O => \^ram_reg_0\(6)
    );
\right_border_buf_1_3_fu_626[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \right_border_buf_1_3_fu_626_reg[7]\,
      I2 => \right_border_buf_1_3_fu_626_reg[7]_0\,
      O => \^ram_reg_0\(7)
    );
\src_kernel_win_1_va_21_reg_5665[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(0),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(0),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(0),
      O => D(0)
    );
\src_kernel_win_1_va_21_reg_5665[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(1),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(1),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(1),
      O => D(1)
    );
\src_kernel_win_1_va_21_reg_5665[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(2),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(2),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(2),
      O => D(2)
    );
\src_kernel_win_1_va_21_reg_5665[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(3),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(3),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(3),
      O => D(3)
    );
\src_kernel_win_1_va_21_reg_5665[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(4),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(4),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(4),
      O => D(4)
    );
\src_kernel_win_1_va_21_reg_5665[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(5),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(5),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(5),
      O => D(5)
    );
\src_kernel_win_1_va_21_reg_5665[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(6),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(6),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(6),
      O => D(6)
    );
\src_kernel_win_1_va_21_reg_5665[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_1_val_4_0_fu_2292_p3(7),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      I2 => \mux_2_0__6\(7),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \right_border_buf_1_s_fu_606[7]_i_1\ : label is "soft_lutpair71";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_1_s_fu_606[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[0]\,
      O => D(0)
    );
\right_border_buf_1_s_fu_606[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[1]\,
      O => D(1)
    );
\right_border_buf_1_s_fu_606[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[2]\,
      O => D(2)
    );
\right_border_buf_1_s_fu_606[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[3]\,
      O => D(3)
    );
\right_border_buf_1_s_fu_606[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[4]\,
      O => D(4)
    );
\right_border_buf_1_s_fu_606[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[5]\,
      O => D(5)
    );
\right_border_buf_1_s_fu_606[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[6]\,
      O => D(6)
    );
\right_border_buf_1_s_fu_606[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_1_s_fu_606_reg[7]\,
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83 is
  signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \^ram_reg_5\ : STD_LOGIC;
  signal \^ram_reg_6\ : STD_LOGIC;
  signal \^ram_reg_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[5]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \right_border_buf_0_12_fu_586[7]_i_1\ : label is "soft_lutpair65";
begin
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  ram_reg_5 <= \^ram_reg_5\;
  ram_reg_6 <= \^ram_reg_6\;
  ram_reg_7 <= \^ram_reg_7\;
\m_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => m(0),
      I2 => \mux_2_0__0\(7),
      I3 => tmp_12_reg_5380,
      I4 => m_0(7),
      O => \tmp_63_reg_5450_reg[2]\(7)
    );
\m_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => m(0),
      I2 => \mux_2_0__0\(6),
      I3 => tmp_12_reg_5380,
      I4 => m_0(6),
      O => \tmp_63_reg_5450_reg[2]\(6)
    );
\m_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => m(0),
      I2 => \mux_2_0__0\(5),
      I3 => tmp_12_reg_5380,
      I4 => m_0(5),
      O => \tmp_63_reg_5450_reg[2]\(5)
    );
\m_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => m(0),
      I2 => \mux_2_0__0\(4),
      I3 => tmp_12_reg_5380,
      I4 => m_0(4),
      O => \tmp_63_reg_5450_reg[2]\(4)
    );
\m_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => m(0),
      I2 => \mux_2_0__0\(3),
      I3 => tmp_12_reg_5380,
      I4 => m_0(3),
      O => \tmp_63_reg_5450_reg[2]\(3)
    );
\m_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => m(0),
      I2 => \mux_2_0__0\(2),
      I3 => tmp_12_reg_5380,
      I4 => m_0(2),
      O => \tmp_63_reg_5450_reg[2]\(2)
    );
\m_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => m(0),
      I2 => \mux_2_0__0\(1),
      I3 => tmp_12_reg_5380,
      I4 => m_0(1),
      O => \tmp_63_reg_5450_reg[2]\(1)
    );
\m_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => m(0),
      I2 => \mux_2_0__0\(0),
      I3 => tmp_12_reg_5380,
      I4 => m_0(0),
      O => \tmp_63_reg_5450_reg[2]\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_8(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_9(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_9_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_12_fu_586[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[0]\,
      O => \^ram_reg_0\
    );
\right_border_buf_0_12_fu_586[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[1]\,
      O => \^ram_reg_1\
    );
\right_border_buf_0_12_fu_586[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[2]\,
      O => \^ram_reg_2\
    );
\right_border_buf_0_12_fu_586[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[3]\,
      O => \^ram_reg_3\
    );
\right_border_buf_0_12_fu_586[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[4]\,
      O => \^ram_reg_4\
    );
\right_border_buf_0_12_fu_586[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[5]\,
      O => \^ram_reg_5\
    );
\right_border_buf_0_12_fu_586[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[6]\,
      O => \^ram_reg_6\
    );
\right_border_buf_0_12_fu_586[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]\,
      I2 => \right_border_buf_0_12_fu_586_reg[7]_0\,
      O => \^ram_reg_7\
    );
\src_kernel_win_0_va_20_reg_5615[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(0),
      O => D(0)
    );
\src_kernel_win_0_va_20_reg_5615[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(1),
      O => D(1)
    );
\src_kernel_win_0_va_20_reg_5615[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(2),
      O => D(2)
    );
\src_kernel_win_0_va_20_reg_5615[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(3),
      O => D(3)
    );
\src_kernel_win_0_va_20_reg_5615[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(4),
      O => D(4)
    );
\src_kernel_win_0_va_20_reg_5615[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(5),
      O => D(5)
    );
\src_kernel_win_0_va_20_reg_5615[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(6),
      O => D(6)
    );
\src_kernel_win_0_va_20_reg_5615[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      I2 => mux_2_0(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(7),
      O => D(7)
    );
\src_kernel_win_0_va_22_reg_5627[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(0),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(0),
      O => \tmp_62_reg_5443_reg[2]\(0)
    );
\src_kernel_win_0_va_22_reg_5627[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(1),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(1),
      O => \tmp_62_reg_5443_reg[2]\(1)
    );
\src_kernel_win_0_va_22_reg_5627[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(2),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(2),
      O => \tmp_62_reg_5443_reg[2]\(2)
    );
\src_kernel_win_0_va_22_reg_5627[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_3\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(3),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(3),
      O => \tmp_62_reg_5443_reg[2]\(3)
    );
\src_kernel_win_0_va_22_reg_5627[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_4\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(4),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(4),
      O => \tmp_62_reg_5443_reg[2]\(4)
    );
\src_kernel_win_0_va_22_reg_5627[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_5\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(5),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(5),
      O => \tmp_62_reg_5443_reg[2]\(5)
    );
\src_kernel_win_0_va_22_reg_5627[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_6\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(6),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(6),
      O => \tmp_62_reg_5443_reg[2]\(6)
    );
\src_kernel_win_0_va_22_reg_5627[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_7\,
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      I2 => \mux_2_0__1\(7),
      I3 => tmp_12_reg_5380,
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(7),
      O => \tmp_62_reg_5443_reg[2]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mux_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_0_val_4_0_fu_1902_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \right_border_buf_0_9_fu_566[7]_i_1\ : label is "soft_lutpair63";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
m_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(7),
      I2 => m(0),
      I3 => mux_1_0(7),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(7),
      O => D(7)
    );
m_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(6),
      I2 => m(0),
      I3 => mux_1_0(6),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(6),
      O => D(6)
    );
m_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(5),
      I2 => m(0),
      I3 => mux_1_0(5),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(5),
      O => D(5)
    );
m_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(4),
      I2 => m(0),
      I3 => mux_1_0(4),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(4),
      O => D(4)
    );
m_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(3),
      I2 => m(0),
      I3 => mux_1_0(3),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(3),
      O => D(3)
    );
m_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(2),
      I2 => m(0),
      I3 => mux_1_0(2),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(2),
      O => D(2)
    );
m_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(1),
      I2 => m(0),
      I3 => mux_1_0(1),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(1),
      O => D(1)
    );
m_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => m(1),
      I1 => mux_1_1(0),
      I2 => m(0),
      I3 => mux_1_0(0),
      I4 => tmp_12_reg_5380,
      I5 => col_buf_0_val_4_0_fu_1902_p3(0),
      O => D(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_9_fu_566[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[0]\,
      O => ram_reg_1(0)
    );
\right_border_buf_0_9_fu_566[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[1]\,
      O => ram_reg_1(1)
    );
\right_border_buf_0_9_fu_566[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[2]\,
      O => ram_reg_1(2)
    );
\right_border_buf_0_9_fu_566[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[3]\,
      O => ram_reg_1(3)
    );
\right_border_buf_0_9_fu_566[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[4]\,
      O => ram_reg_1(4)
    );
\right_border_buf_0_9_fu_566[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[5]\,
      O => ram_reg_1(5)
    );
\right_border_buf_0_9_fu_566[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[6]\,
      O => ram_reg_1(6)
    );
\right_border_buf_0_9_fu_566[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_0_9_fu_566_reg[7]\,
      I2 => \right_border_buf_0_9_fu_566_reg[7]_0\,
      O => ram_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[2]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \right_border_buf_0_6_fu_546[7]_i_1\ : label is "soft_lutpair59";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_6_fu_546[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[0]\,
      O => D(0)
    );
\right_border_buf_0_6_fu_546[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[1]\,
      O => D(1)
    );
\right_border_buf_0_6_fu_546[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[2]\,
      O => D(2)
    );
\right_border_buf_0_6_fu_546[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[3]\,
      O => D(3)
    );
\right_border_buf_0_6_fu_546[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[4]\,
      O => D(4)
    );
\right_border_buf_0_6_fu_546[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[5]\,
      O => D(5)
    );
\right_border_buf_0_6_fu_546[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[6]\,
      O => D(6)
    );
\right_border_buf_0_6_fu_546[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_0_6_fu_546_reg[7]\,
      I2 => \right_border_buf_0_6_fu_546_reg[7]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_4_0_fu_1902_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]_0\ : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tmp_9_reg_5358 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \right_border_buf_0_3_fu_526[7]_i_1\ : label is "soft_lutpair55";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => or_cond_i_i_reg_5473_pp0_iter1_reg,
      I1 => ram_reg_3,
      I2 => tmp_9_reg_5358,
      I3 => ram_reg_4,
      O => \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\
    );
\right_border_buf_0_3_fu_526[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[0]\,
      O => \^ram_reg_0\(0)
    );
\right_border_buf_0_3_fu_526[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[1]\,
      O => \^ram_reg_0\(1)
    );
\right_border_buf_0_3_fu_526[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[2]\,
      O => \^ram_reg_0\(2)
    );
\right_border_buf_0_3_fu_526[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[3]\,
      O => \^ram_reg_0\(3)
    );
\right_border_buf_0_3_fu_526[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[4]\,
      O => \^ram_reg_0\(4)
    );
\right_border_buf_0_3_fu_526[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[5]\,
      O => \^ram_reg_0\(5)
    );
\right_border_buf_0_3_fu_526[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[6]\,
      O => \^ram_reg_0\(6)
    );
\right_border_buf_0_3_fu_526[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \right_border_buf_0_3_fu_526_reg[7]\,
      I2 => \right_border_buf_0_3_fu_526_reg[7]_0\,
      O => \^ram_reg_0\(7)
    );
\src_kernel_win_0_va_21_reg_5621[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(0),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(0),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(0),
      O => D(0)
    );
\src_kernel_win_0_va_21_reg_5621[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(1),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(1),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(1),
      O => D(1)
    );
\src_kernel_win_0_va_21_reg_5621[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(2),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(2),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(2),
      O => D(2)
    );
\src_kernel_win_0_va_21_reg_5621[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(3),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(3),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(3),
      O => D(3)
    );
\src_kernel_win_0_va_21_reg_5621[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(4),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(4),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(4),
      O => D(4)
    );
\src_kernel_win_0_va_21_reg_5621[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(5),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(5),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(5),
      O => D(5)
    );
\src_kernel_win_0_va_21_reg_5621[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(6),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(6),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(6),
      O => D(6)
    );
\src_kernel_win_0_va_21_reg_5621[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => col_buf_0_val_4_0_fu_1902_p3(7),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      I2 => \mux_2_0__2\(7),
      I3 => tmp_12_reg_5380,
      I4 => \^ram_reg_0\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87 : entity is "Filter2D_k_buf_0_bkb_ram";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87 is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_506[7]_i_2\ : label is "soft_lutpair51";
begin
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => k_buf_0_val_5_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_506[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[0]\,
      O => D(0)
    );
\right_border_buf_0_s_fu_506[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[1]\,
      O => D(1)
    );
\right_border_buf_0_s_fu_506[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[2]\,
      O => D(2)
    );
\right_border_buf_0_s_fu_506[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[3]\,
      O => D(3)
    );
\right_border_buf_0_s_fu_506[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[4]\,
      O => D(4)
    );
\right_border_buf_0_s_fu_506[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[5]\,
      O => D(5)
    );
\right_border_buf_0_s_fu_506[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[6]\,
      O => D(6)
    );
\right_border_buf_0_s_fu_506[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \right_border_buf_0_s_fu_506_reg[7]\,
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Mat2AXIvideo is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TVALID : out STD_LOGIC;
    \AXI_video_strm_V_last_V_1_state_reg[1]_0\ : out STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr036_out : out STD_LOGIC;
    out_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dst_cols_V_c_empty_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    dst_rows_V_c_empty_n : in STD_LOGIC;
    out_r_TREADY : in STD_LOGIC;
    dst_data_stream_2_V_empty_n : in STD_LOGIC;
    dst_data_stream_1_V_empty_n : in STD_LOGIC;
    dst_data_stream_0_V_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_V_reg_304_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Mat2AXIvideo : entity is "Mat2AXIvideo";
end cv_ov5640_gaussian_0_0_Mat2AXIvideo;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal \^axi_video_strm_v_data_v_1_sel_wr036_out\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^axi_video_strm_v_last_v_1_state_reg[1]_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mat2axivideo_u0_ap_ready\ : STD_LOGIC;
  signal \^mat2axivideo_u0_img_cols_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2 : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_n_1\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_n_2\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__0_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__1_n_2\ : STD_LOGIC;
  signal \axi_last_V_fu_272_p2_carry__1_n_3\ : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_i_1_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_i_2_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_i_3_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_i_4_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_n_0 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_n_1 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_n_2 : STD_LOGIC;
  signal axi_last_V_fu_272_p2_carry_n_3 : STD_LOGIC;
  signal axi_last_V_reg_337 : STD_LOGIC;
  signal \axi_last_V_reg_337[0]_i_1_n_0\ : STD_LOGIC;
  signal cols_V_reg_309 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_n_1\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_n_2\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__0_n_3\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__1_n_2\ : STD_LOGIC;
  signal \exitcond_i_fu_257_p2_carry__1_n_3\ : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_i_1_n_0 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_i_4_n_0 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_n_0 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_n_1 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_n_2 : STD_LOGIC;
  signal exitcond_i_fu_257_p2_carry_n_3 : STD_LOGIC;
  signal \exitcond_i_reg_328[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond_i_reg_328_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_328_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_251_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_fu_251_p2_carry__0_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__0_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__0_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__1_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__1_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__1_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__2_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__2_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__2_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__3_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__3_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__3_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__3_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__4_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__4_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__4_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__4_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__5_n_0\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__5_n_1\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__5_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__5_n_3\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__6_n_2\ : STD_LOGIC;
  signal \i_V_fu_251_p2_carry__6_n_3\ : STD_LOGIC;
  signal i_V_fu_251_p2_carry_n_0 : STD_LOGIC;
  signal i_V_fu_251_p2_carry_n_1 : STD_LOGIC;
  signal i_V_fu_251_p2_carry_n_2 : STD_LOGIC;
  signal i_V_fu_251_p2_carry_n_3 : STD_LOGIC;
  signal i_V_reg_323 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_3230 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \^out_r_tvalid\ : STD_LOGIC;
  signal r_V_fu_235_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal r_V_reg_314 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \r_V_reg_314[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[16]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[20]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[20]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[20]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[20]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[24]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[24]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[24]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[24]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[28]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[28]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[28]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[28]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[32]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[32]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[32]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_314[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_314_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_314_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_314_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_314_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal rows_V_reg_304 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal t_V_1_reg_220 : STD_LOGIC;
  signal t_V_1_reg_2200 : STD_LOGIC;
  signal \t_V_1_reg_220[0]_i_4_n_0\ : STD_LOGIC;
  signal t_V_1_reg_220_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_1_reg_220_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_1_reg_220_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal t_V_reg_209 : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_reg_209_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_user_V_fu_146 : STD_LOGIC;
  signal \tmp_user_V_fu_146[0]_i_1_n_0\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_272_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_fu_272_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_fu_272_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_fu_272_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond_i_fu_257_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_i_fu_257_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond_i_fu_257_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond_i_fu_257_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_fu_251_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_fu_251_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[0]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair231";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \exitcond_i_reg_328[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \out_r_TDATA[0]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out_r_TDATA[10]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out_r_TDATA[11]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out_r_TDATA[12]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out_r_TDATA[13]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out_r_TDATA[14]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out_r_TDATA[15]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out_r_TDATA[16]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out_r_TDATA[17]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out_r_TDATA[18]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out_r_TDATA[1]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_r_TDATA[20]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out_r_TDATA[21]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_r_TDATA[22]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out_r_TDATA[23]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out_r_TDATA[2]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_r_TDATA[3]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out_r_TDATA[4]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_r_TDATA[5]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out_r_TDATA[6]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out_r_TDATA[7]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out_r_TDATA[8]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out_r_TDATA[9]_INST_0\ : label is "soft_lutpair240";
begin
  AXI_video_strm_V_data_V_1_sel_wr036_out <= \^axi_video_strm_v_data_v_1_sel_wr036_out\;
  \AXI_video_strm_V_last_V_1_state_reg[1]_0\ <= \^axi_video_strm_v_last_v_1_state_reg[1]_0\;
  CO(0) <= \^co\(0);
  Mat2AXIvideo_U0_ap_ready <= \^mat2axivideo_u0_ap_ready\;
  Mat2AXIvideo_U0_img_cols_V_read <= \^mat2axivideo_u0_img_cols_v_read\;
  Q(0) <= \^q\(0);
  out_r_TVALID <= \^out_r_tvalid\;
\AXI_video_strm_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => out_r_TREADY,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => out_r_TREADY,
      I3 => AXI_video_strm_V_data_V_1_ack_in,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_r_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => out_r_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I4 => \^out_r_tvalid\,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_i_reg_328_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      O => \^axi_video_strm_v_data_v_1_sel_wr036_out\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => out_r_TREADY,
      I3 => \^out_r_tvalid\,
      O => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^out_r_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => out_r_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => out_r_TREADY,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => out_r_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => out_r_TREADY,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_337,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_337,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I1 => out_r_TREADY,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => out_r_TREADY,
      I3 => AXI_video_strm_V_last_V_1_ack_in,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_r_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => out_r_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I2 => out_r_TREADY,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => tmp_user_V_fu_146,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => tmp_user_V_fu_146,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I1 => out_r_TREADY,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => out_r_TREADY,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_r_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_ready\,
      I1 => \^q\(0),
      I2 => dst_cols_V_c_empty_n,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => dst_rows_V_c_empty_n,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^axi_video_strm_v_last_v_1_state_reg[1]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => \^mat2axivideo_u0_img_cols_v_read\,
      I3 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_ack_in,
      I1 => ap_CS_fsm_state2,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I4 => \ap_CS_fsm[1]_i_3_n_0\,
      O => \^axi_video_strm_v_last_v_1_state_reg[1]_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^axi_video_strm_v_last_v_1_state_reg[1]_0\,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005540"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000544400000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[3]_i_2_n_0\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[3]_i_1__1_n_0\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => dst_data_stream_2_V_empty_n,
      I2 => dst_data_stream_1_V_empty_n,
      I3 => dst_data_stream_0_V_empty_n,
      I4 => \ap_CS_fsm[3]_i_3_n_0\,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_i_reg_328_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => exitcond_i_reg_328_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__1_n_0\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_0\,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_rst_n,
      I4 => ap_NS_fsm1,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40CC4000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
axi_last_V_fu_272_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_272_p2_carry_n_0,
      CO(2) => axi_last_V_fu_272_p2_carry_n_1,
      CO(1) => axi_last_V_fu_272_p2_carry_n_2,
      CO(0) => axi_last_V_fu_272_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_272_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_last_V_fu_272_p2_carry_i_1_n_0,
      S(2) => axi_last_V_fu_272_p2_carry_i_2_n_0,
      S(1) => axi_last_V_fu_272_p2_carry_i_3_n_0,
      S(0) => axi_last_V_fu_272_p2_carry_i_4_n_0
    );
\axi_last_V_fu_272_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_272_p2_carry_n_0,
      CO(3) => \axi_last_V_fu_272_p2_carry__0_n_0\,
      CO(2) => \axi_last_V_fu_272_p2_carry__0_n_1\,
      CO(1) => \axi_last_V_fu_272_p2_carry__0_n_2\,
      CO(0) => \axi_last_V_fu_272_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_fu_272_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_fu_272_p2_carry__0_i_1_n_0\,
      S(2) => \axi_last_V_fu_272_p2_carry__0_i_2_n_0\,
      S(1) => \axi_last_V_fu_272_p2_carry__0_i_3_n_0\,
      S(0) => \axi_last_V_fu_272_p2_carry__0_i_4_n_0\
    );
\axi_last_V_fu_272_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(22),
      I1 => r_V_reg_314(22),
      I2 => t_V_1_reg_220_reg(21),
      I3 => r_V_reg_314(21),
      I4 => r_V_reg_314(23),
      I5 => t_V_1_reg_220_reg(23),
      O => \axi_last_V_fu_272_p2_carry__0_i_1_n_0\
    );
\axi_last_V_fu_272_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(19),
      I1 => r_V_reg_314(19),
      I2 => t_V_1_reg_220_reg(18),
      I3 => r_V_reg_314(18),
      I4 => r_V_reg_314(20),
      I5 => t_V_1_reg_220_reg(20),
      O => \axi_last_V_fu_272_p2_carry__0_i_2_n_0\
    );
\axi_last_V_fu_272_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(17),
      I1 => t_V_1_reg_220_reg(17),
      I2 => t_V_1_reg_220_reg(16),
      I3 => r_V_reg_314(16),
      I4 => t_V_1_reg_220_reg(15),
      I5 => r_V_reg_314(15),
      O => \axi_last_V_fu_272_p2_carry__0_i_3_n_0\
    );
\axi_last_V_fu_272_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(14),
      I1 => t_V_1_reg_220_reg(14),
      I2 => t_V_1_reg_220_reg(12),
      I3 => r_V_reg_314(12),
      I4 => t_V_1_reg_220_reg(13),
      I5 => r_V_reg_314(13),
      O => \axi_last_V_fu_272_p2_carry__0_i_4_n_0\
    );
\axi_last_V_fu_272_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_fu_272_p2_carry__0_n_0\,
      CO(3) => \NLW_axi_last_V_fu_272_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => axi_last_V_fu_272_p2,
      CO(1) => \axi_last_V_fu_272_p2_carry__1_n_2\,
      CO(0) => \axi_last_V_fu_272_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_fu_272_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_fu_272_p2_carry__1_i_1_n_0\,
      S(1) => \axi_last_V_fu_272_p2_carry__1_i_2_n_0\,
      S(0) => \axi_last_V_fu_272_p2_carry__1_i_3_n_0\
    );
\axi_last_V_fu_272_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(31),
      I1 => r_V_reg_314(31),
      I2 => r_V_reg_314(32),
      I3 => r_V_reg_314(30),
      I4 => t_V_1_reg_220_reg(30),
      O => \axi_last_V_fu_272_p2_carry__1_i_1_n_0\
    );
\axi_last_V_fu_272_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(29),
      I1 => t_V_1_reg_220_reg(29),
      I2 => t_V_1_reg_220_reg(28),
      I3 => r_V_reg_314(28),
      I4 => t_V_1_reg_220_reg(27),
      I5 => r_V_reg_314(27),
      O => \axi_last_V_fu_272_p2_carry__1_i_2_n_0\
    );
\axi_last_V_fu_272_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(26),
      I1 => t_V_1_reg_220_reg(26),
      I2 => t_V_1_reg_220_reg(24),
      I3 => r_V_reg_314(24),
      I4 => t_V_1_reg_220_reg(25),
      I5 => r_V_reg_314(25),
      O => \axi_last_V_fu_272_p2_carry__1_i_3_n_0\
    );
axi_last_V_fu_272_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(11),
      I1 => t_V_1_reg_220_reg(11),
      I2 => t_V_1_reg_220_reg(9),
      I3 => r_V_reg_314(9),
      I4 => t_V_1_reg_220_reg(10),
      I5 => r_V_reg_314(10),
      O => axi_last_V_fu_272_p2_carry_i_1_n_0
    );
axi_last_V_fu_272_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(8),
      I1 => t_V_1_reg_220_reg(8),
      I2 => t_V_1_reg_220_reg(6),
      I3 => r_V_reg_314(6),
      I4 => t_V_1_reg_220_reg(7),
      I5 => r_V_reg_314(7),
      O => axi_last_V_fu_272_p2_carry_i_2_n_0
    );
axi_last_V_fu_272_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => r_V_reg_314(5),
      I1 => t_V_1_reg_220_reg(5),
      I2 => t_V_1_reg_220_reg(3),
      I3 => r_V_reg_314(3),
      I4 => t_V_1_reg_220_reg(4),
      I5 => r_V_reg_314(4),
      O => axi_last_V_fu_272_p2_carry_i_3_n_0
    );
axi_last_V_fu_272_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(2),
      I1 => r_V_reg_314(2),
      I2 => t_V_1_reg_220_reg(0),
      I3 => r_V_reg_314(0),
      I4 => r_V_reg_314(1),
      I5 => t_V_1_reg_220_reg(1),
      O => axi_last_V_fu_272_p2_carry_i_4_n_0
    );
\axi_last_V_reg_337[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_last_V_fu_272_p2,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => axi_last_V_reg_337,
      O => \axi_last_V_reg_337[0]_i_1_n_0\
    );
\axi_last_V_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_337[0]_i_1_n_0\,
      Q => axi_last_V_reg_337,
      R => '0'
    );
\cols_V_reg_309[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => dst_cols_V_c_empty_n,
      I2 => Mat2AXIvideo_U0_ap_start,
      I3 => dst_rows_V_c_empty_n,
      O => \^mat2axivideo_u0_img_cols_v_read\
    );
\cols_V_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(0),
      Q => cols_V_reg_309(0),
      R => '0'
    );
\cols_V_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(10),
      Q => cols_V_reg_309(10),
      R => '0'
    );
\cols_V_reg_309_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(11),
      Q => cols_V_reg_309(11),
      R => '0'
    );
\cols_V_reg_309_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(12),
      Q => cols_V_reg_309(12),
      R => '0'
    );
\cols_V_reg_309_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(13),
      Q => cols_V_reg_309(13),
      R => '0'
    );
\cols_V_reg_309_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(14),
      Q => cols_V_reg_309(14),
      R => '0'
    );
\cols_V_reg_309_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(15),
      Q => cols_V_reg_309(15),
      R => '0'
    );
\cols_V_reg_309_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(16),
      Q => cols_V_reg_309(16),
      R => '0'
    );
\cols_V_reg_309_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(17),
      Q => cols_V_reg_309(17),
      R => '0'
    );
\cols_V_reg_309_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(18),
      Q => cols_V_reg_309(18),
      R => '0'
    );
\cols_V_reg_309_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(19),
      Q => cols_V_reg_309(19),
      R => '0'
    );
\cols_V_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(1),
      Q => cols_V_reg_309(1),
      R => '0'
    );
\cols_V_reg_309_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(20),
      Q => cols_V_reg_309(20),
      R => '0'
    );
\cols_V_reg_309_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(21),
      Q => cols_V_reg_309(21),
      R => '0'
    );
\cols_V_reg_309_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(22),
      Q => cols_V_reg_309(22),
      R => '0'
    );
\cols_V_reg_309_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(23),
      Q => cols_V_reg_309(23),
      R => '0'
    );
\cols_V_reg_309_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(24),
      Q => cols_V_reg_309(24),
      R => '0'
    );
\cols_V_reg_309_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(25),
      Q => cols_V_reg_309(25),
      R => '0'
    );
\cols_V_reg_309_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(26),
      Q => cols_V_reg_309(26),
      R => '0'
    );
\cols_V_reg_309_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(27),
      Q => cols_V_reg_309(27),
      R => '0'
    );
\cols_V_reg_309_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(28),
      Q => cols_V_reg_309(28),
      R => '0'
    );
\cols_V_reg_309_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(29),
      Q => cols_V_reg_309(29),
      R => '0'
    );
\cols_V_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(2),
      Q => cols_V_reg_309(2),
      R => '0'
    );
\cols_V_reg_309_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(30),
      Q => cols_V_reg_309(30),
      R => '0'
    );
\cols_V_reg_309_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(31),
      Q => cols_V_reg_309(31),
      R => '0'
    );
\cols_V_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(3),
      Q => cols_V_reg_309(3),
      R => '0'
    );
\cols_V_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(4),
      Q => cols_V_reg_309(4),
      R => '0'
    );
\cols_V_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(5),
      Q => cols_V_reg_309(5),
      R => '0'
    );
\cols_V_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(6),
      Q => cols_V_reg_309(6),
      R => '0'
    );
\cols_V_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(7),
      Q => cols_V_reg_309(7),
      R => '0'
    );
\cols_V_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(8),
      Q => cols_V_reg_309(8),
      R => '0'
    );
\cols_V_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \out\(9),
      Q => cols_V_reg_309(9),
      R => '0'
    );
\exitcond4_i_fu_246_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0\,
      CO(2) => \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_1\,
      CO(1) => \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_2\,
      CO(0) => \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\exitcond4_i_fu_246_p2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond4_i_fu_246_p2_inferred__0/i__carry_n_0\,
      CO(3) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0\,
      CO(2) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_1\,
      CO(1) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_2\,
      CO(0) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\exitcond4_i_fu_246_p2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond4_i_fu_246_p2_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_2\,
      CO(0) => \exitcond4_i_fu_246_p2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond4_i_fu_246_p2_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1) => \i__carry__1_i_2__0_n_0\,
      S(0) => \i__carry__1_i_3__0_n_0\
    );
exitcond_i_fu_257_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond_i_fu_257_p2_carry_n_0,
      CO(2) => exitcond_i_fu_257_p2_carry_n_1,
      CO(1) => exitcond_i_fu_257_p2_carry_n_2,
      CO(0) => exitcond_i_fu_257_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond_i_fu_257_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => exitcond_i_fu_257_p2_carry_i_1_n_0,
      S(2) => exitcond_i_fu_257_p2_carry_i_2_n_0,
      S(1) => exitcond_i_fu_257_p2_carry_i_3_n_0,
      S(0) => exitcond_i_fu_257_p2_carry_i_4_n_0
    );
\exitcond_i_fu_257_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => exitcond_i_fu_257_p2_carry_n_0,
      CO(3) => \exitcond_i_fu_257_p2_carry__0_n_0\,
      CO(2) => \exitcond_i_fu_257_p2_carry__0_n_1\,
      CO(1) => \exitcond_i_fu_257_p2_carry__0_n_2\,
      CO(0) => \exitcond_i_fu_257_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_i_fu_257_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond_i_fu_257_p2_carry__0_i_1_n_0\,
      S(2) => \exitcond_i_fu_257_p2_carry__0_i_2_n_0\,
      S(1) => \exitcond_i_fu_257_p2_carry__0_i_3_n_0\,
      S(0) => \exitcond_i_fu_257_p2_carry__0_i_4_n_0\
    );
\exitcond_i_fu_257_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(23),
      I1 => cols_V_reg_309(23),
      I2 => t_V_1_reg_220_reg(21),
      I3 => cols_V_reg_309(21),
      I4 => cols_V_reg_309(22),
      I5 => t_V_1_reg_220_reg(22),
      O => \exitcond_i_fu_257_p2_carry__0_i_1_n_0\
    );
\exitcond_i_fu_257_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(20),
      I1 => cols_V_reg_309(20),
      I2 => t_V_1_reg_220_reg(18),
      I3 => cols_V_reg_309(18),
      I4 => cols_V_reg_309(19),
      I5 => t_V_1_reg_220_reg(19),
      O => \exitcond_i_fu_257_p2_carry__0_i_2_n_0\
    );
\exitcond_i_fu_257_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(17),
      I1 => t_V_1_reg_220_reg(17),
      I2 => t_V_1_reg_220_reg(15),
      I3 => cols_V_reg_309(15),
      I4 => t_V_1_reg_220_reg(16),
      I5 => cols_V_reg_309(16),
      O => \exitcond_i_fu_257_p2_carry__0_i_3_n_0\
    );
\exitcond_i_fu_257_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(14),
      I1 => t_V_1_reg_220_reg(14),
      I2 => t_V_1_reg_220_reg(12),
      I3 => cols_V_reg_309(12),
      I4 => t_V_1_reg_220_reg(13),
      I5 => cols_V_reg_309(13),
      O => \exitcond_i_fu_257_p2_carry__0_i_4_n_0\
    );
\exitcond_i_fu_257_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond_i_fu_257_p2_carry__0_n_0\,
      CO(3) => \NLW_exitcond_i_fu_257_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state3,
      CO(1) => \exitcond_i_fu_257_p2_carry__1_n_2\,
      CO(0) => \exitcond_i_fu_257_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond_i_fu_257_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \exitcond_i_fu_257_p2_carry__1_i_1_n_0\,
      S(1) => \exitcond_i_fu_257_p2_carry__1_i_2_n_0\,
      S(0) => \exitcond_i_fu_257_p2_carry__1_i_3_n_0\
    );
\exitcond_i_fu_257_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cols_V_reg_309(31),
      I1 => t_V_1_reg_220_reg(31),
      I2 => cols_V_reg_309(30),
      I3 => t_V_1_reg_220_reg(30),
      O => \exitcond_i_fu_257_p2_carry__1_i_1_n_0\
    );
\exitcond_i_fu_257_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(29),
      I1 => t_V_1_reg_220_reg(29),
      I2 => t_V_1_reg_220_reg(28),
      I3 => cols_V_reg_309(28),
      I4 => t_V_1_reg_220_reg(27),
      I5 => cols_V_reg_309(27),
      O => \exitcond_i_fu_257_p2_carry__1_i_2_n_0\
    );
\exitcond_i_fu_257_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(26),
      I1 => t_V_1_reg_220_reg(26),
      I2 => t_V_1_reg_220_reg(25),
      I3 => cols_V_reg_309(25),
      I4 => t_V_1_reg_220_reg(24),
      I5 => cols_V_reg_309(24),
      O => \exitcond_i_fu_257_p2_carry__1_i_3_n_0\
    );
exitcond_i_fu_257_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(11),
      I1 => t_V_1_reg_220_reg(11),
      I2 => t_V_1_reg_220_reg(9),
      I3 => cols_V_reg_309(9),
      I4 => t_V_1_reg_220_reg(10),
      I5 => cols_V_reg_309(10),
      O => exitcond_i_fu_257_p2_carry_i_1_n_0
    );
exitcond_i_fu_257_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(8),
      I1 => t_V_1_reg_220_reg(8),
      I2 => t_V_1_reg_220_reg(6),
      I3 => cols_V_reg_309(6),
      I4 => t_V_1_reg_220_reg(7),
      I5 => cols_V_reg_309(7),
      O => exitcond_i_fu_257_p2_carry_i_2_n_0
    );
exitcond_i_fu_257_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_V_reg_309(5),
      I1 => t_V_1_reg_220_reg(5),
      I2 => t_V_1_reg_220_reg(3),
      I3 => cols_V_reg_309(3),
      I4 => t_V_1_reg_220_reg(4),
      I5 => cols_V_reg_309(4),
      O => exitcond_i_fu_257_p2_carry_i_3_n_0
    );
exitcond_i_fu_257_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_1_reg_220_reg(1),
      I1 => cols_V_reg_309(1),
      I2 => t_V_1_reg_220_reg(0),
      I3 => cols_V_reg_309(0),
      I4 => cols_V_reg_309(2),
      I5 => t_V_1_reg_220_reg(2),
      O => exitcond_i_fu_257_p2_carry_i_4_n_0
    );
\exitcond_i_reg_328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2_n_0\,
      I3 => \exitcond_i_reg_328_reg_n_0_[0]\,
      O => \exitcond_i_reg_328[0]_i_1_n_0\
    );
\exitcond_i_reg_328_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond_i_reg_328_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2_n_0\,
      I3 => exitcond_i_reg_328_pp0_iter1_reg,
      O => \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond_i_reg_328_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond_i_reg_328_pp0_iter1_reg,
      R => '0'
    );
\exitcond_i_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_328[0]_i_1_n_0\,
      Q => \exitcond_i_reg_328_reg_n_0_[0]\,
      R => '0'
    );
i_V_fu_251_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_V_fu_251_p2_carry_n_0,
      CO(2) => i_V_fu_251_p2_carry_n_1,
      CO(1) => i_V_fu_251_p2_carry_n_2,
      CO(0) => i_V_fu_251_p2_carry_n_3,
      CYINIT => \t_V_reg_209_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(4 downto 1),
      S(3) => \t_V_reg_209_reg_n_0_[4]\,
      S(2) => \t_V_reg_209_reg_n_0_[3]\,
      S(1) => \t_V_reg_209_reg_n_0_[2]\,
      S(0) => \t_V_reg_209_reg_n_0_[1]\
    );
\i_V_fu_251_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_V_fu_251_p2_carry_n_0,
      CO(3) => \i_V_fu_251_p2_carry__0_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__0_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__0_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(8 downto 5),
      S(3) => \t_V_reg_209_reg_n_0_[8]\,
      S(2) => \t_V_reg_209_reg_n_0_[7]\,
      S(1) => \t_V_reg_209_reg_n_0_[6]\,
      S(0) => \t_V_reg_209_reg_n_0_[5]\
    );
\i_V_fu_251_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__0_n_0\,
      CO(3) => \i_V_fu_251_p2_carry__1_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__1_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__1_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(12 downto 9),
      S(3) => \t_V_reg_209_reg_n_0_[12]\,
      S(2) => \t_V_reg_209_reg_n_0_[11]\,
      S(1) => \t_V_reg_209_reg_n_0_[10]\,
      S(0) => \t_V_reg_209_reg_n_0_[9]\
    );
\i_V_fu_251_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__1_n_0\,
      CO(3) => \i_V_fu_251_p2_carry__2_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__2_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__2_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(16 downto 13),
      S(3) => \t_V_reg_209_reg_n_0_[16]\,
      S(2) => \t_V_reg_209_reg_n_0_[15]\,
      S(1) => \t_V_reg_209_reg_n_0_[14]\,
      S(0) => \t_V_reg_209_reg_n_0_[13]\
    );
\i_V_fu_251_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__2_n_0\,
      CO(3) => \i_V_fu_251_p2_carry__3_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__3_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__3_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(20 downto 17),
      S(3) => \t_V_reg_209_reg_n_0_[20]\,
      S(2) => \t_V_reg_209_reg_n_0_[19]\,
      S(1) => \t_V_reg_209_reg_n_0_[18]\,
      S(0) => \t_V_reg_209_reg_n_0_[17]\
    );
\i_V_fu_251_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__3_n_0\,
      CO(3) => \i_V_fu_251_p2_carry__4_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__4_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__4_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(24 downto 21),
      S(3) => \t_V_reg_209_reg_n_0_[24]\,
      S(2) => \t_V_reg_209_reg_n_0_[23]\,
      S(1) => \t_V_reg_209_reg_n_0_[22]\,
      S(0) => \t_V_reg_209_reg_n_0_[21]\
    );
\i_V_fu_251_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__4_n_0\,
      CO(3) => \i_V_fu_251_p2_carry__5_n_0\,
      CO(2) => \i_V_fu_251_p2_carry__5_n_1\,
      CO(1) => \i_V_fu_251_p2_carry__5_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_251_p2(28 downto 25),
      S(3) => \t_V_reg_209_reg_n_0_[28]\,
      S(2) => \t_V_reg_209_reg_n_0_[27]\,
      S(1) => \t_V_reg_209_reg_n_0_[26]\,
      S(0) => \t_V_reg_209_reg_n_0_[25]\
    );
\i_V_fu_251_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_fu_251_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_i_V_fu_251_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_fu_251_p2_carry__6_n_2\,
      CO(0) => \i_V_fu_251_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_fu_251_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_251_p2(31 downto 29),
      S(3) => '0',
      S(2) => \t_V_reg_209_reg_n_0_[31]\,
      S(1) => \t_V_reg_209_reg_n_0_[30]\,
      S(0) => \t_V_reg_209_reg_n_0_[29]\
    );
\i_V_reg_323[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[0]\,
      O => i_V_fu_251_p2(0)
    );
\i_V_reg_323[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_video_strm_v_last_v_1_state_reg[1]_0\,
      O => i_V_reg_3230
    );
\i_V_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(0),
      Q => i_V_reg_323(0),
      R => '0'
    );
\i_V_reg_323_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(10),
      Q => i_V_reg_323(10),
      R => '0'
    );
\i_V_reg_323_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(11),
      Q => i_V_reg_323(11),
      R => '0'
    );
\i_V_reg_323_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(12),
      Q => i_V_reg_323(12),
      R => '0'
    );
\i_V_reg_323_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(13),
      Q => i_V_reg_323(13),
      R => '0'
    );
\i_V_reg_323_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(14),
      Q => i_V_reg_323(14),
      R => '0'
    );
\i_V_reg_323_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(15),
      Q => i_V_reg_323(15),
      R => '0'
    );
\i_V_reg_323_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(16),
      Q => i_V_reg_323(16),
      R => '0'
    );
\i_V_reg_323_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(17),
      Q => i_V_reg_323(17),
      R => '0'
    );
\i_V_reg_323_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(18),
      Q => i_V_reg_323(18),
      R => '0'
    );
\i_V_reg_323_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(19),
      Q => i_V_reg_323(19),
      R => '0'
    );
\i_V_reg_323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(1),
      Q => i_V_reg_323(1),
      R => '0'
    );
\i_V_reg_323_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(20),
      Q => i_V_reg_323(20),
      R => '0'
    );
\i_V_reg_323_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(21),
      Q => i_V_reg_323(21),
      R => '0'
    );
\i_V_reg_323_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(22),
      Q => i_V_reg_323(22),
      R => '0'
    );
\i_V_reg_323_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(23),
      Q => i_V_reg_323(23),
      R => '0'
    );
\i_V_reg_323_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(24),
      Q => i_V_reg_323(24),
      R => '0'
    );
\i_V_reg_323_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(25),
      Q => i_V_reg_323(25),
      R => '0'
    );
\i_V_reg_323_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(26),
      Q => i_V_reg_323(26),
      R => '0'
    );
\i_V_reg_323_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(27),
      Q => i_V_reg_323(27),
      R => '0'
    );
\i_V_reg_323_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(28),
      Q => i_V_reg_323(28),
      R => '0'
    );
\i_V_reg_323_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(29),
      Q => i_V_reg_323(29),
      R => '0'
    );
\i_V_reg_323_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(2),
      Q => i_V_reg_323(2),
      R => '0'
    );
\i_V_reg_323_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(30),
      Q => i_V_reg_323(30),
      R => '0'
    );
\i_V_reg_323_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(31),
      Q => i_V_reg_323(31),
      R => '0'
    );
\i_V_reg_323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(3),
      Q => i_V_reg_323(3),
      R => '0'
    );
\i_V_reg_323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(4),
      Q => i_V_reg_323(4),
      R => '0'
    );
\i_V_reg_323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(5),
      Q => i_V_reg_323(5),
      R => '0'
    );
\i_V_reg_323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(6),
      Q => i_V_reg_323(6),
      R => '0'
    );
\i_V_reg_323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(7),
      Q => i_V_reg_323(7),
      R => '0'
    );
\i_V_reg_323_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(8),
      Q => i_V_reg_323(8),
      R => '0'
    );
\i_V_reg_323_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3230,
      D => i_V_fu_251_p2(9),
      Q => i_V_reg_323(9),
      R => '0'
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[21]\,
      I1 => rows_V_reg_304(21),
      I2 => \t_V_reg_209_reg_n_0_[22]\,
      I3 => rows_V_reg_304(22),
      I4 => rows_V_reg_304(23),
      I5 => \t_V_reg_209_reg_n_0_[23]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[18]\,
      I1 => rows_V_reg_304(18),
      I2 => \t_V_reg_209_reg_n_0_[19]\,
      I3 => rows_V_reg_304(19),
      I4 => rows_V_reg_304(20),
      I5 => \t_V_reg_209_reg_n_0_[20]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[15]\,
      I1 => rows_V_reg_304(15),
      I2 => \t_V_reg_209_reg_n_0_[16]\,
      I3 => rows_V_reg_304(16),
      I4 => rows_V_reg_304(17),
      I5 => \t_V_reg_209_reg_n_0_[17]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[13]\,
      I1 => rows_V_reg_304(13),
      I2 => \t_V_reg_209_reg_n_0_[12]\,
      I3 => rows_V_reg_304(12),
      I4 => rows_V_reg_304(14),
      I5 => \t_V_reg_209_reg_n_0_[14]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_V_reg_304(31),
      I1 => \t_V_reg_209_reg_n_0_[31]\,
      I2 => rows_V_reg_304(30),
      I3 => \t_V_reg_209_reg_n_0_[30]\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[28]\,
      I1 => rows_V_reg_304(28),
      I2 => \t_V_reg_209_reg_n_0_[27]\,
      I3 => rows_V_reg_304(27),
      I4 => rows_V_reg_304(29),
      I5 => \t_V_reg_209_reg_n_0_[29]\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[24]\,
      I1 => rows_V_reg_304(24),
      I2 => \t_V_reg_209_reg_n_0_[25]\,
      I3 => rows_V_reg_304(25),
      I4 => rows_V_reg_304(26),
      I5 => \t_V_reg_209_reg_n_0_[26]\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[11]\,
      I1 => rows_V_reg_304(11),
      I2 => \t_V_reg_209_reg_n_0_[9]\,
      I3 => rows_V_reg_304(9),
      I4 => rows_V_reg_304(10),
      I5 => \t_V_reg_209_reg_n_0_[10]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[6]\,
      I1 => rows_V_reg_304(6),
      I2 => \t_V_reg_209_reg_n_0_[7]\,
      I3 => rows_V_reg_304(7),
      I4 => rows_V_reg_304(8),
      I5 => \t_V_reg_209_reg_n_0_[8]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[3]\,
      I1 => rows_V_reg_304(3),
      I2 => \t_V_reg_209_reg_n_0_[4]\,
      I3 => rows_V_reg_304(4),
      I4 => rows_V_reg_304(5),
      I5 => \t_V_reg_209_reg_n_0_[5]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_209_reg_n_0_[0]\,
      I1 => rows_V_reg_304(0),
      I2 => \t_V_reg_209_reg_n_0_[1]\,
      I3 => rows_V_reg_304(1),
      I4 => rows_V_reg_304(2),
      I5 => \t_V_reg_209_reg_n_0_[2]\,
      O => \i__carry_i_4__0_n_0\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^axi_video_strm_v_last_v_1_state_reg[1]_0\,
      O => \^mat2axivideo_u0_ap_ready\
    );
\out_r_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(0)
    );
\out_r_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(10),
      I1 => AXI_video_strm_V_data_V_1_payload_A(10),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(10)
    );
\out_r_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(11),
      I1 => AXI_video_strm_V_data_V_1_payload_A(11),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(11)
    );
\out_r_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(12),
      I1 => AXI_video_strm_V_data_V_1_payload_A(12),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(12)
    );
\out_r_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(13),
      I1 => AXI_video_strm_V_data_V_1_payload_A(13),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(13)
    );
\out_r_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(14),
      I1 => AXI_video_strm_V_data_V_1_payload_A(14),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(14)
    );
\out_r_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(15),
      I1 => AXI_video_strm_V_data_V_1_payload_A(15),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(15)
    );
\out_r_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(16),
      I1 => AXI_video_strm_V_data_V_1_payload_A(16),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(16)
    );
\out_r_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(17),
      I1 => AXI_video_strm_V_data_V_1_payload_A(17),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(17)
    );
\out_r_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(18),
      I1 => AXI_video_strm_V_data_V_1_payload_A(18),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(18)
    );
\out_r_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(19),
      I1 => AXI_video_strm_V_data_V_1_payload_A(19),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(19)
    );
\out_r_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(1)
    );
\out_r_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(20),
      I1 => AXI_video_strm_V_data_V_1_payload_A(20),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(20)
    );
\out_r_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(21),
      I1 => AXI_video_strm_V_data_V_1_payload_A(21),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(21)
    );
\out_r_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(22),
      I1 => AXI_video_strm_V_data_V_1_payload_A(22),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(22)
    );
\out_r_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(23),
      I1 => AXI_video_strm_V_data_V_1_payload_A(23),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(23)
    );
\out_r_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(2)
    );
\out_r_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(3)
    );
\out_r_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(4)
    );
\out_r_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(5)
    );
\out_r_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(6)
    );
\out_r_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(7)
    );
\out_r_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(8),
      I1 => AXI_video_strm_V_data_V_1_payload_A(8),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(8)
    );
\out_r_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(9),
      I1 => AXI_video_strm_V_data_V_1_payload_A(9),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => out_r_TDATA(9)
    );
\out_r_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => out_r_TLAST(0)
    );
\out_r_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => out_r_TUSER(0)
    );
\r_V_reg_314[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(0),
      O => r_V_fu_235_p2(0)
    );
\r_V_reg_314[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(12),
      O => \r_V_reg_314[12]_i_2_n_0\
    );
\r_V_reg_314[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(11),
      O => \r_V_reg_314[12]_i_3_n_0\
    );
\r_V_reg_314[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(10),
      O => \r_V_reg_314[12]_i_4_n_0\
    );
\r_V_reg_314[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(9),
      O => \r_V_reg_314[12]_i_5_n_0\
    );
\r_V_reg_314[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(16),
      O => \r_V_reg_314[16]_i_2_n_0\
    );
\r_V_reg_314[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(15),
      O => \r_V_reg_314[16]_i_3_n_0\
    );
\r_V_reg_314[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(14),
      O => \r_V_reg_314[16]_i_4_n_0\
    );
\r_V_reg_314[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(13),
      O => \r_V_reg_314[16]_i_5_n_0\
    );
\r_V_reg_314[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(20),
      O => \r_V_reg_314[20]_i_2_n_0\
    );
\r_V_reg_314[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(19),
      O => \r_V_reg_314[20]_i_3_n_0\
    );
\r_V_reg_314[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(18),
      O => \r_V_reg_314[20]_i_4_n_0\
    );
\r_V_reg_314[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(17),
      O => \r_V_reg_314[20]_i_5_n_0\
    );
\r_V_reg_314[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(24),
      O => \r_V_reg_314[24]_i_2_n_0\
    );
\r_V_reg_314[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(23),
      O => \r_V_reg_314[24]_i_3_n_0\
    );
\r_V_reg_314[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(22),
      O => \r_V_reg_314[24]_i_4_n_0\
    );
\r_V_reg_314[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(21),
      O => \r_V_reg_314[24]_i_5_n_0\
    );
\r_V_reg_314[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(28),
      O => \r_V_reg_314[28]_i_2_n_0\
    );
\r_V_reg_314[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(27),
      O => \r_V_reg_314[28]_i_3_n_0\
    );
\r_V_reg_314[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(26),
      O => \r_V_reg_314[28]_i_4_n_0\
    );
\r_V_reg_314[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(25),
      O => \r_V_reg_314[28]_i_5_n_0\
    );
\r_V_reg_314[32]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(31),
      O => \r_V_reg_314[32]_i_2_n_0\
    );
\r_V_reg_314[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(30),
      O => \r_V_reg_314[32]_i_3_n_0\
    );
\r_V_reg_314[32]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(29),
      O => \r_V_reg_314[32]_i_4_n_0\
    );
\r_V_reg_314[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      O => \r_V_reg_314[4]_i_2_n_0\
    );
\r_V_reg_314[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(3),
      O => \r_V_reg_314[4]_i_3_n_0\
    );
\r_V_reg_314[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      O => \r_V_reg_314[4]_i_4_n_0\
    );
\r_V_reg_314[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      O => \r_V_reg_314[4]_i_5_n_0\
    );
\r_V_reg_314[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(8),
      O => \r_V_reg_314[8]_i_2_n_0\
    );
\r_V_reg_314[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      O => \r_V_reg_314[8]_i_3_n_0\
    );
\r_V_reg_314[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      O => \r_V_reg_314[8]_i_4_n_0\
    );
\r_V_reg_314[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      O => \r_V_reg_314[8]_i_5_n_0\
    );
\r_V_reg_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(0),
      Q => r_V_reg_314(0),
      R => '0'
    );
\r_V_reg_314_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(10),
      Q => r_V_reg_314(10),
      R => '0'
    );
\r_V_reg_314_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(11),
      Q => r_V_reg_314(11),
      R => '0'
    );
\r_V_reg_314_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(12),
      Q => r_V_reg_314(12),
      R => '0'
    );
\r_V_reg_314_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[8]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[12]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[12]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[12]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(12 downto 9),
      O(3 downto 0) => r_V_fu_235_p2(12 downto 9),
      S(3) => \r_V_reg_314[12]_i_2_n_0\,
      S(2) => \r_V_reg_314[12]_i_3_n_0\,
      S(1) => \r_V_reg_314[12]_i_4_n_0\,
      S(0) => \r_V_reg_314[12]_i_5_n_0\
    );
\r_V_reg_314_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(13),
      Q => r_V_reg_314(13),
      R => '0'
    );
\r_V_reg_314_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(14),
      Q => r_V_reg_314(14),
      R => '0'
    );
\r_V_reg_314_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(15),
      Q => r_V_reg_314(15),
      R => '0'
    );
\r_V_reg_314_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(16),
      Q => r_V_reg_314(16),
      R => '0'
    );
\r_V_reg_314_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[12]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[16]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[16]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[16]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(16 downto 13),
      O(3 downto 0) => r_V_fu_235_p2(16 downto 13),
      S(3) => \r_V_reg_314[16]_i_2_n_0\,
      S(2) => \r_V_reg_314[16]_i_3_n_0\,
      S(1) => \r_V_reg_314[16]_i_4_n_0\,
      S(0) => \r_V_reg_314[16]_i_5_n_0\
    );
\r_V_reg_314_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(17),
      Q => r_V_reg_314(17),
      R => '0'
    );
\r_V_reg_314_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(18),
      Q => r_V_reg_314(18),
      R => '0'
    );
\r_V_reg_314_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(19),
      Q => r_V_reg_314(19),
      R => '0'
    );
\r_V_reg_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(1),
      Q => r_V_reg_314(1),
      R => '0'
    );
\r_V_reg_314_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(20),
      Q => r_V_reg_314(20),
      R => '0'
    );
\r_V_reg_314_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[16]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[20]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[20]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[20]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(20 downto 17),
      O(3 downto 0) => r_V_fu_235_p2(20 downto 17),
      S(3) => \r_V_reg_314[20]_i_2_n_0\,
      S(2) => \r_V_reg_314[20]_i_3_n_0\,
      S(1) => \r_V_reg_314[20]_i_4_n_0\,
      S(0) => \r_V_reg_314[20]_i_5_n_0\
    );
\r_V_reg_314_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(21),
      Q => r_V_reg_314(21),
      R => '0'
    );
\r_V_reg_314_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(22),
      Q => r_V_reg_314(22),
      R => '0'
    );
\r_V_reg_314_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(23),
      Q => r_V_reg_314(23),
      R => '0'
    );
\r_V_reg_314_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(24),
      Q => r_V_reg_314(24),
      R => '0'
    );
\r_V_reg_314_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[20]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[24]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[24]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[24]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(24 downto 21),
      O(3 downto 0) => r_V_fu_235_p2(24 downto 21),
      S(3) => \r_V_reg_314[24]_i_2_n_0\,
      S(2) => \r_V_reg_314[24]_i_3_n_0\,
      S(1) => \r_V_reg_314[24]_i_4_n_0\,
      S(0) => \r_V_reg_314[24]_i_5_n_0\
    );
\r_V_reg_314_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(25),
      Q => r_V_reg_314(25),
      R => '0'
    );
\r_V_reg_314_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(26),
      Q => r_V_reg_314(26),
      R => '0'
    );
\r_V_reg_314_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(27),
      Q => r_V_reg_314(27),
      R => '0'
    );
\r_V_reg_314_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(28),
      Q => r_V_reg_314(28),
      R => '0'
    );
\r_V_reg_314_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[24]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[28]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[28]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[28]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(28 downto 25),
      O(3 downto 0) => r_V_fu_235_p2(28 downto 25),
      S(3) => \r_V_reg_314[28]_i_2_n_0\,
      S(2) => \r_V_reg_314[28]_i_3_n_0\,
      S(1) => \r_V_reg_314[28]_i_4_n_0\,
      S(0) => \r_V_reg_314[28]_i_5_n_0\
    );
\r_V_reg_314_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(29),
      Q => r_V_reg_314(29),
      R => '0'
    );
\r_V_reg_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(2),
      Q => r_V_reg_314(2),
      R => '0'
    );
\r_V_reg_314_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(30),
      Q => r_V_reg_314(30),
      R => '0'
    );
\r_V_reg_314_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(31),
      Q => r_V_reg_314(31),
      R => '0'
    );
\r_V_reg_314_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(32),
      Q => r_V_reg_314(32),
      R => '0'
    );
\r_V_reg_314_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[28]_i_1_n_0\,
      CO(3) => \NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_reg_314_reg[32]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[32]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \out\(31 downto 29),
      O(3 downto 0) => r_V_fu_235_p2(32 downto 29),
      S(3) => '1',
      S(2) => \r_V_reg_314[32]_i_2_n_0\,
      S(1) => \r_V_reg_314[32]_i_3_n_0\,
      S(0) => \r_V_reg_314[32]_i_4_n_0\
    );
\r_V_reg_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(3),
      Q => r_V_reg_314(3),
      R => '0'
    );
\r_V_reg_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(4),
      Q => r_V_reg_314(4),
      R => '0'
    );
\r_V_reg_314_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_V_reg_314_reg[4]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[4]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[4]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[4]_i_1_n_3\,
      CYINIT => \out\(0),
      DI(3 downto 0) => \out\(4 downto 1),
      O(3 downto 0) => r_V_fu_235_p2(4 downto 1),
      S(3) => \r_V_reg_314[4]_i_2_n_0\,
      S(2) => \r_V_reg_314[4]_i_3_n_0\,
      S(1) => \r_V_reg_314[4]_i_4_n_0\,
      S(0) => \r_V_reg_314[4]_i_5_n_0\
    );
\r_V_reg_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(5),
      Q => r_V_reg_314(5),
      R => '0'
    );
\r_V_reg_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(6),
      Q => r_V_reg_314(6),
      R => '0'
    );
\r_V_reg_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(7),
      Q => r_V_reg_314(7),
      R => '0'
    );
\r_V_reg_314_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(8),
      Q => r_V_reg_314(8),
      R => '0'
    );
\r_V_reg_314_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_reg_314_reg[4]_i_1_n_0\,
      CO(3) => \r_V_reg_314_reg[8]_i_1_n_0\,
      CO(2) => \r_V_reg_314_reg[8]_i_1_n_1\,
      CO(1) => \r_V_reg_314_reg[8]_i_1_n_2\,
      CO(0) => \r_V_reg_314_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \out\(8 downto 5),
      O(3 downto 0) => r_V_fu_235_p2(8 downto 5),
      S(3) => \r_V_reg_314[8]_i_2_n_0\,
      S(2) => \r_V_reg_314[8]_i_3_n_0\,
      S(1) => \r_V_reg_314[8]_i_4_n_0\,
      S(0) => \r_V_reg_314[8]_i_5_n_0\
    );
\r_V_reg_314_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => r_V_fu_235_p2(9),
      Q => r_V_reg_314(9),
      R => '0'
    );
\rows_V_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(0),
      Q => rows_V_reg_304(0),
      R => '0'
    );
\rows_V_reg_304_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(10),
      Q => rows_V_reg_304(10),
      R => '0'
    );
\rows_V_reg_304_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(11),
      Q => rows_V_reg_304(11),
      R => '0'
    );
\rows_V_reg_304_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(12),
      Q => rows_V_reg_304(12),
      R => '0'
    );
\rows_V_reg_304_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(13),
      Q => rows_V_reg_304(13),
      R => '0'
    );
\rows_V_reg_304_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(14),
      Q => rows_V_reg_304(14),
      R => '0'
    );
\rows_V_reg_304_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(15),
      Q => rows_V_reg_304(15),
      R => '0'
    );
\rows_V_reg_304_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(16),
      Q => rows_V_reg_304(16),
      R => '0'
    );
\rows_V_reg_304_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(17),
      Q => rows_V_reg_304(17),
      R => '0'
    );
\rows_V_reg_304_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(18),
      Q => rows_V_reg_304(18),
      R => '0'
    );
\rows_V_reg_304_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(19),
      Q => rows_V_reg_304(19),
      R => '0'
    );
\rows_V_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(1),
      Q => rows_V_reg_304(1),
      R => '0'
    );
\rows_V_reg_304_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(20),
      Q => rows_V_reg_304(20),
      R => '0'
    );
\rows_V_reg_304_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(21),
      Q => rows_V_reg_304(21),
      R => '0'
    );
\rows_V_reg_304_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(22),
      Q => rows_V_reg_304(22),
      R => '0'
    );
\rows_V_reg_304_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(23),
      Q => rows_V_reg_304(23),
      R => '0'
    );
\rows_V_reg_304_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(24),
      Q => rows_V_reg_304(24),
      R => '0'
    );
\rows_V_reg_304_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(25),
      Q => rows_V_reg_304(25),
      R => '0'
    );
\rows_V_reg_304_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(26),
      Q => rows_V_reg_304(26),
      R => '0'
    );
\rows_V_reg_304_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(27),
      Q => rows_V_reg_304(27),
      R => '0'
    );
\rows_V_reg_304_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(28),
      Q => rows_V_reg_304(28),
      R => '0'
    );
\rows_V_reg_304_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(29),
      Q => rows_V_reg_304(29),
      R => '0'
    );
\rows_V_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(2),
      Q => rows_V_reg_304(2),
      R => '0'
    );
\rows_V_reg_304_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(30),
      Q => rows_V_reg_304(30),
      R => '0'
    );
\rows_V_reg_304_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(31),
      Q => rows_V_reg_304(31),
      R => '0'
    );
\rows_V_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(3),
      Q => rows_V_reg_304(3),
      R => '0'
    );
\rows_V_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(4),
      Q => rows_V_reg_304(4),
      R => '0'
    );
\rows_V_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(5),
      Q => rows_V_reg_304(5),
      R => '0'
    );
\rows_V_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(6),
      Q => rows_V_reg_304(6),
      R => '0'
    );
\rows_V_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(7),
      Q => rows_V_reg_304(7),
      R => '0'
    );
\rows_V_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(8),
      Q => rows_V_reg_304(8),
      R => '0'
    );
\rows_V_reg_304_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^mat2axivideo_u0_img_cols_v_read\,
      D => \rows_V_reg_304_reg[31]_0\(9),
      Q => rows_V_reg_304(9),
      R => '0'
    );
\t_V_1_reg_220[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_NS_fsm1,
      O => t_V_1_reg_220
    );
\t_V_1_reg_220[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      O => t_V_1_reg_2200
    );
\t_V_1_reg_220[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_1_reg_220_reg(0),
      O => \t_V_1_reg_220[0]_i_4_n_0\
    );
\t_V_1_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[0]_i_3_n_7\,
      Q => t_V_1_reg_220_reg(0),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_1_reg_220_reg[0]_i_3_n_0\,
      CO(2) => \t_V_1_reg_220_reg[0]_i_3_n_1\,
      CO(1) => \t_V_1_reg_220_reg[0]_i_3_n_2\,
      CO(0) => \t_V_1_reg_220_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_1_reg_220_reg[0]_i_3_n_4\,
      O(2) => \t_V_1_reg_220_reg[0]_i_3_n_5\,
      O(1) => \t_V_1_reg_220_reg[0]_i_3_n_6\,
      O(0) => \t_V_1_reg_220_reg[0]_i_3_n_7\,
      S(3 downto 1) => t_V_1_reg_220_reg(3 downto 1),
      S(0) => \t_V_1_reg_220[0]_i_4_n_0\
    );
\t_V_1_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[8]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(10),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[8]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(11),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[12]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(12),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[8]_i_1_n_0\,
      CO(3) => \t_V_1_reg_220_reg[12]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[12]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[12]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[12]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[12]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[12]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[12]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(15 downto 12)
    );
\t_V_1_reg_220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[12]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(13),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[12]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(14),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[12]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(15),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[16]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(16),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[12]_i_1_n_0\,
      CO(3) => \t_V_1_reg_220_reg[16]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[16]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[16]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[16]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[16]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[16]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[16]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(19 downto 16)
    );
\t_V_1_reg_220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[16]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(17),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[16]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(18),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[16]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(19),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[0]_i_3_n_6\,
      Q => t_V_1_reg_220_reg(1),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[20]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(20),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[16]_i_1_n_0\,
      CO(3) => \t_V_1_reg_220_reg[20]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[20]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[20]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[20]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[20]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[20]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[20]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(23 downto 20)
    );
\t_V_1_reg_220_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[20]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(21),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[20]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(22),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[20]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(23),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[24]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(24),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[20]_i_1_n_0\,
      CO(3) => \t_V_1_reg_220_reg[24]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[24]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[24]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[24]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[24]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[24]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[24]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(27 downto 24)
    );
\t_V_1_reg_220_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[24]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(25),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[24]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(26),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[24]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(27),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[28]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(28),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[24]_i_1_n_0\,
      CO(3) => \NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_1_reg_220_reg[28]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[28]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[28]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[28]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[28]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[28]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(31 downto 28)
    );
\t_V_1_reg_220_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[28]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(29),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[0]_i_3_n_5\,
      Q => t_V_1_reg_220_reg(2),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[28]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(30),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[28]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(31),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[0]_i_3_n_4\,
      Q => t_V_1_reg_220_reg(3),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[4]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(4),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[0]_i_3_n_0\,
      CO(3) => \t_V_1_reg_220_reg[4]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[4]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[4]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[4]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[4]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[4]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[4]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(7 downto 4)
    );
\t_V_1_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[4]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(5),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[4]_i_1_n_5\,
      Q => t_V_1_reg_220_reg(6),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[4]_i_1_n_4\,
      Q => t_V_1_reg_220_reg(7),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[8]_i_1_n_7\,
      Q => t_V_1_reg_220_reg(8),
      R => t_V_1_reg_220
    );
\t_V_1_reg_220_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_220_reg[4]_i_1_n_0\,
      CO(3) => \t_V_1_reg_220_reg[8]_i_1_n_0\,
      CO(2) => \t_V_1_reg_220_reg[8]_i_1_n_1\,
      CO(1) => \t_V_1_reg_220_reg[8]_i_1_n_2\,
      CO(0) => \t_V_1_reg_220_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_1_reg_220_reg[8]_i_1_n_4\,
      O(2) => \t_V_1_reg_220_reg[8]_i_1_n_5\,
      O(1) => \t_V_1_reg_220_reg[8]_i_1_n_6\,
      O(0) => \t_V_1_reg_220_reg[8]_i_1_n_7\,
      S(3 downto 0) => t_V_1_reg_220_reg(11 downto 8)
    );
\t_V_1_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2200,
      D => \t_V_1_reg_220_reg[8]_i_1_n_6\,
      Q => t_V_1_reg_220_reg(9),
      R => t_V_1_reg_220
    );
\t_V_reg_209[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => dst_rows_V_c_empty_n,
      I1 => Mat2AXIvideo_U0_ap_start,
      I2 => dst_cols_V_c_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state6,
      O => t_V_reg_209
    );
\t_V_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(0),
      Q => \t_V_reg_209_reg_n_0_[0]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(10),
      Q => \t_V_reg_209_reg_n_0_[10]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(11),
      Q => \t_V_reg_209_reg_n_0_[11]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(12),
      Q => \t_V_reg_209_reg_n_0_[12]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(13),
      Q => \t_V_reg_209_reg_n_0_[13]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(14),
      Q => \t_V_reg_209_reg_n_0_[14]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(15),
      Q => \t_V_reg_209_reg_n_0_[15]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(16),
      Q => \t_V_reg_209_reg_n_0_[16]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(17),
      Q => \t_V_reg_209_reg_n_0_[17]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(18),
      Q => \t_V_reg_209_reg_n_0_[18]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(19),
      Q => \t_V_reg_209_reg_n_0_[19]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(1),
      Q => \t_V_reg_209_reg_n_0_[1]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(20),
      Q => \t_V_reg_209_reg_n_0_[20]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(21),
      Q => \t_V_reg_209_reg_n_0_[21]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(22),
      Q => \t_V_reg_209_reg_n_0_[22]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(23),
      Q => \t_V_reg_209_reg_n_0_[23]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(24),
      Q => \t_V_reg_209_reg_n_0_[24]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(25),
      Q => \t_V_reg_209_reg_n_0_[25]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(26),
      Q => \t_V_reg_209_reg_n_0_[26]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(27),
      Q => \t_V_reg_209_reg_n_0_[27]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(28),
      Q => \t_V_reg_209_reg_n_0_[28]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(29),
      Q => \t_V_reg_209_reg_n_0_[29]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(2),
      Q => \t_V_reg_209_reg_n_0_[2]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(30),
      Q => \t_V_reg_209_reg_n_0_[30]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(31),
      Q => \t_V_reg_209_reg_n_0_[31]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(3),
      Q => \t_V_reg_209_reg_n_0_[3]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(4),
      Q => \t_V_reg_209_reg_n_0_[4]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(5),
      Q => \t_V_reg_209_reg_n_0_[5]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(6),
      Q => \t_V_reg_209_reg_n_0_[6]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(7),
      Q => \t_V_reg_209_reg_n_0_[7]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(8),
      Q => \t_V_reg_209_reg_n_0_[8]\,
      R => t_V_reg_209
    );
\t_V_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_323(9),
      Q => \t_V_reg_209_reg_n_0_[9]\,
      R => t_V_reg_209
    );
\tmp_user_V_fu_146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAAAAAAA"
    )
        port map (
      I0 => tmp_user_V_fu_146,
      I1 => \^q\(0),
      I2 => dst_cols_V_c_empty_n,
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => dst_rows_V_c_empty_n,
      I5 => \^axi_video_strm_v_data_v_1_sel_wr036_out\,
      O => \tmp_user_V_fu_146[0]_i_1_n_0\
    );
\tmp_user_V_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_146[0]_i_1_n_0\,
      Q => tmp_user_V_fu_146,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg is
  port (
    src_rows_V_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg : entity is "fifo_w32_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\rows_V_reg_467[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => src_rows_V_c_dout(0)
    );
\rows_V_reg_467[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => src_rows_V_c_dout(10)
    );
\rows_V_reg_467[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => src_rows_V_c_dout(11)
    );
\rows_V_reg_467[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => src_rows_V_c_dout(12)
    );
\rows_V_reg_467[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => src_rows_V_c_dout(13)
    );
\rows_V_reg_467[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => src_rows_V_c_dout(14)
    );
\rows_V_reg_467[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => src_rows_V_c_dout(15)
    );
\rows_V_reg_467[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => src_rows_V_c_dout(16)
    );
\rows_V_reg_467[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => src_rows_V_c_dout(17)
    );
\rows_V_reg_467[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => src_rows_V_c_dout(18)
    );
\rows_V_reg_467[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => src_rows_V_c_dout(19)
    );
\rows_V_reg_467[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => src_rows_V_c_dout(1)
    );
\rows_V_reg_467[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => src_rows_V_c_dout(20)
    );
\rows_V_reg_467[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => src_rows_V_c_dout(21)
    );
\rows_V_reg_467[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => src_rows_V_c_dout(22)
    );
\rows_V_reg_467[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => src_rows_V_c_dout(23)
    );
\rows_V_reg_467[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => src_rows_V_c_dout(24)
    );
\rows_V_reg_467[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => src_rows_V_c_dout(25)
    );
\rows_V_reg_467[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => src_rows_V_c_dout(26)
    );
\rows_V_reg_467[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => src_rows_V_c_dout(27)
    );
\rows_V_reg_467[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => src_rows_V_c_dout(28)
    );
\rows_V_reg_467[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => src_rows_V_c_dout(29)
    );
\rows_V_reg_467[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => src_rows_V_c_dout(2)
    );
\rows_V_reg_467[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => src_rows_V_c_dout(30)
    );
\rows_V_reg_467[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => src_rows_V_c_dout(31)
    );
\rows_V_reg_467[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => src_rows_V_c_dout(3)
    );
\rows_V_reg_467[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => src_rows_V_c_dout(4)
    );
\rows_V_reg_467[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => src_rows_V_c_dout(5)
    );
\rows_V_reg_467[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => src_rows_V_c_dout(6)
    );
\rows_V_reg_467[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => src_rows_V_c_dout(7)
    );
\rows_V_reg_467[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => src_rows_V_c_dout(8)
    );
\rows_V_reg_467[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => src_rows_V_c_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12 is
  port (
    src_cols_V_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12 : entity is "fifo_w32_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cols_V_reg_472[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => src_cols_V_c_dout(0)
    );
\cols_V_reg_472[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => src_cols_V_c_dout(10)
    );
\cols_V_reg_472[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => src_cols_V_c_dout(11)
    );
\cols_V_reg_472[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => src_cols_V_c_dout(12)
    );
\cols_V_reg_472[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => src_cols_V_c_dout(13)
    );
\cols_V_reg_472[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => src_cols_V_c_dout(14)
    );
\cols_V_reg_472[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => src_cols_V_c_dout(15)
    );
\cols_V_reg_472[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => src_cols_V_c_dout(16)
    );
\cols_V_reg_472[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => src_cols_V_c_dout(17)
    );
\cols_V_reg_472[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => src_cols_V_c_dout(18)
    );
\cols_V_reg_472[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => src_cols_V_c_dout(19)
    );
\cols_V_reg_472[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => src_cols_V_c_dout(1)
    );
\cols_V_reg_472[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => src_cols_V_c_dout(20)
    );
\cols_V_reg_472[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => src_cols_V_c_dout(21)
    );
\cols_V_reg_472[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => src_cols_V_c_dout(22)
    );
\cols_V_reg_472[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => src_cols_V_c_dout(23)
    );
\cols_V_reg_472[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => src_cols_V_c_dout(24)
    );
\cols_V_reg_472[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => src_cols_V_c_dout(25)
    );
\cols_V_reg_472[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => src_cols_V_c_dout(26)
    );
\cols_V_reg_472[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => src_cols_V_c_dout(27)
    );
\cols_V_reg_472[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => src_cols_V_c_dout(28)
    );
\cols_V_reg_472[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => src_cols_V_c_dout(29)
    );
\cols_V_reg_472[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => src_cols_V_c_dout(2)
    );
\cols_V_reg_472[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => src_cols_V_c_dout(30)
    );
\cols_V_reg_472[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => src_cols_V_c_dout(31)
    );
\cols_V_reg_472[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => src_cols_V_c_dout(3)
    );
\cols_V_reg_472[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => src_cols_V_c_dout(4)
    );
\cols_V_reg_472[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => src_cols_V_c_dout(5)
    );
\cols_V_reg_472[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => src_cols_V_c_dout(6)
    );
\cols_V_reg_472[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => src_cols_V_c_dout(7)
    );
\cols_V_reg_472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => src_cols_V_c_dout(8)
    );
\cols_V_reg_472[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => src_cols_V_c_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13 is
  port (
    \cols_V_reg_472_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13 : entity is "fifo_w32_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13 is
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[1]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[1]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[1]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[1]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[1]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[1]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[1]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[1]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[1]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[1]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[1]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[1]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[1]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[1]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[1]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[1]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[1]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[1]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[1]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[1]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[1]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[1]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[1]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[1]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[1]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[1]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[1]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[1]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[1]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[1]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[1]_0\(9),
      R => '0'
    );
\p_src_cols_V_read_reg_163[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(0),
      O => \cols_V_reg_472_reg[31]\(0)
    );
\p_src_cols_V_read_reg_163[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(10),
      O => \cols_V_reg_472_reg[31]\(10)
    );
\p_src_cols_V_read_reg_163[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(11),
      O => \cols_V_reg_472_reg[31]\(11)
    );
\p_src_cols_V_read_reg_163[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(12),
      O => \cols_V_reg_472_reg[31]\(12)
    );
\p_src_cols_V_read_reg_163[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(13),
      O => \cols_V_reg_472_reg[31]\(13)
    );
\p_src_cols_V_read_reg_163[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(14),
      O => \cols_V_reg_472_reg[31]\(14)
    );
\p_src_cols_V_read_reg_163[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(15),
      O => \cols_V_reg_472_reg[31]\(15)
    );
\p_src_cols_V_read_reg_163[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(16),
      O => \cols_V_reg_472_reg[31]\(16)
    );
\p_src_cols_V_read_reg_163[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(17),
      O => \cols_V_reg_472_reg[31]\(17)
    );
\p_src_cols_V_read_reg_163[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(18),
      O => \cols_V_reg_472_reg[31]\(18)
    );
\p_src_cols_V_read_reg_163[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(19),
      O => \cols_V_reg_472_reg[31]\(19)
    );
\p_src_cols_V_read_reg_163[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(1),
      O => \cols_V_reg_472_reg[31]\(1)
    );
\p_src_cols_V_read_reg_163[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(20),
      O => \cols_V_reg_472_reg[31]\(20)
    );
\p_src_cols_V_read_reg_163[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(21),
      O => \cols_V_reg_472_reg[31]\(21)
    );
\p_src_cols_V_read_reg_163[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(22),
      O => \cols_V_reg_472_reg[31]\(22)
    );
\p_src_cols_V_read_reg_163[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(23),
      O => \cols_V_reg_472_reg[31]\(23)
    );
\p_src_cols_V_read_reg_163[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(24),
      O => \cols_V_reg_472_reg[31]\(24)
    );
\p_src_cols_V_read_reg_163[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(25),
      O => \cols_V_reg_472_reg[31]\(25)
    );
\p_src_cols_V_read_reg_163[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(26),
      O => \cols_V_reg_472_reg[31]\(26)
    );
\p_src_cols_V_read_reg_163[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(27),
      O => \cols_V_reg_472_reg[31]\(27)
    );
\p_src_cols_V_read_reg_163[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(28),
      O => \cols_V_reg_472_reg[31]\(28)
    );
\p_src_cols_V_read_reg_163[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(29),
      O => \cols_V_reg_472_reg[31]\(29)
    );
\p_src_cols_V_read_reg_163[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(2),
      O => \cols_V_reg_472_reg[31]\(2)
    );
\p_src_cols_V_read_reg_163[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(30),
      O => \cols_V_reg_472_reg[31]\(30)
    );
\p_src_cols_V_read_reg_163[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(31),
      O => \cols_V_reg_472_reg[31]\(31)
    );
\p_src_cols_V_read_reg_163[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(3),
      O => \cols_V_reg_472_reg[31]\(3)
    );
\p_src_cols_V_read_reg_163[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(4),
      O => \cols_V_reg_472_reg[31]\(4)
    );
\p_src_cols_V_read_reg_163[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(5),
      O => \cols_V_reg_472_reg[31]\(5)
    );
\p_src_cols_V_read_reg_163[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(6),
      O => \cols_V_reg_472_reg[31]\(6)
    );
\p_src_cols_V_read_reg_163[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(7),
      O => \cols_V_reg_472_reg[31]\(7)
    );
\p_src_cols_V_read_reg_163[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(8),
      O => \cols_V_reg_472_reg[31]\(8)
    );
\p_src_cols_V_read_reg_163[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(9),
      O => \cols_V_reg_472_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9 : entity is "fifo_w32_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9 is
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(0),
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(10),
      Q => \SRL_SIG_reg[1]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(11),
      Q => \SRL_SIG_reg[1]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(12),
      Q => \SRL_SIG_reg[1]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(13),
      Q => \SRL_SIG_reg[1]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(14),
      Q => \SRL_SIG_reg[1]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(15),
      Q => \SRL_SIG_reg[1]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(16),
      Q => \SRL_SIG_reg[1]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(17),
      Q => \SRL_SIG_reg[1]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(18),
      Q => \SRL_SIG_reg[1]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(19),
      Q => \SRL_SIG_reg[1]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(1),
      Q => \SRL_SIG_reg[1]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(20),
      Q => \SRL_SIG_reg[1]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(21),
      Q => \SRL_SIG_reg[1]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(22),
      Q => \SRL_SIG_reg[1]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(23),
      Q => \SRL_SIG_reg[1]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(24),
      Q => \SRL_SIG_reg[1]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(25),
      Q => \SRL_SIG_reg[1]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(26),
      Q => \SRL_SIG_reg[1]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(27),
      Q => \SRL_SIG_reg[1]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(28),
      Q => \SRL_SIG_reg[1]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(29),
      Q => \SRL_SIG_reg[1]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(2),
      Q => \SRL_SIG_reg[1]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(30),
      Q => \SRL_SIG_reg[1]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(31),
      Q => \SRL_SIG_reg[1]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(3),
      Q => \SRL_SIG_reg[1]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(4),
      Q => \SRL_SIG_reg[1]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(5),
      Q => \SRL_SIG_reg[1]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(6),
      Q => \SRL_SIG_reg[1]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(7),
      Q => \SRL_SIG_reg[1]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(8),
      Q => \SRL_SIG_reg[1]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][31]_0\(9),
      Q => \SRL_SIG_reg[1]_0\(9),
      R => '0'
    );
\p_src_rows_V_read_reg_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(0),
      O => D(0)
    );
\p_src_rows_V_read_reg_158[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(10),
      O => D(10)
    );
\p_src_rows_V_read_reg_158[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(11),
      O => D(11)
    );
\p_src_rows_V_read_reg_158[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(12),
      O => D(12)
    );
\p_src_rows_V_read_reg_158[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(13),
      O => D(13)
    );
\p_src_rows_V_read_reg_158[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(14),
      O => D(14)
    );
\p_src_rows_V_read_reg_158[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(15),
      O => D(15)
    );
\p_src_rows_V_read_reg_158[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(16),
      O => D(16)
    );
\p_src_rows_V_read_reg_158[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(17),
      O => D(17)
    );
\p_src_rows_V_read_reg_158[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(18),
      O => D(18)
    );
\p_src_rows_V_read_reg_158[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(19),
      O => D(19)
    );
\p_src_rows_V_read_reg_158[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(1),
      O => D(1)
    );
\p_src_rows_V_read_reg_158[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(20),
      O => D(20)
    );
\p_src_rows_V_read_reg_158[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(21),
      O => D(21)
    );
\p_src_rows_V_read_reg_158[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(22),
      O => D(22)
    );
\p_src_rows_V_read_reg_158[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(23),
      O => D(23)
    );
\p_src_rows_V_read_reg_158[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(24),
      O => D(24)
    );
\p_src_rows_V_read_reg_158[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(25),
      O => D(25)
    );
\p_src_rows_V_read_reg_158[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(26),
      O => D(26)
    );
\p_src_rows_V_read_reg_158[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(27),
      O => D(27)
    );
\p_src_rows_V_read_reg_158[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(28),
      O => D(28)
    );
\p_src_rows_V_read_reg_158[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(29),
      O => D(29)
    );
\p_src_rows_V_read_reg_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(2),
      O => D(2)
    );
\p_src_rows_V_read_reg_158[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(30),
      O => D(30)
    );
\p_src_rows_V_read_reg_158[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(31),
      O => D(31)
    );
\p_src_rows_V_read_reg_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(3),
      O => D(3)
    );
\p_src_rows_V_read_reg_158[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(4),
      O => D(4)
    );
\p_src_rows_V_read_reg_158[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(5),
      O => D(5)
    );
\p_src_rows_V_read_reg_158[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(6),
      O => D(6)
    );
\p_src_rows_V_read_reg_158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(7),
      O => D(7)
    );
\p_src_rows_V_read_reg_158[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(8),
      O => D(8)
    );
\p_src_rows_V_read_reg_158[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[1][31]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \rows_V_reg_304_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg : entity is "fifo_w32_d4_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\dst_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_V_reg_304_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \cols_V_reg_309_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17 : entity is "fifo_w32_d4_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\dst_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_V_reg_309_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg(7)
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_0(7)
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_2(7)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg(6)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_0(6)
    );
\ram_reg_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_2(6)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg(5)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_0(5)
    );
\ram_reg_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_2(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg(4)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_0(4)
    );
\ram_reg_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_2(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg(3)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_0(3)
    );
\ram_reg_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_2(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg(2)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_0(2)
    );
\ram_reg_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_2(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg(1)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_0(1)
    );
\ram_reg_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_2(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg(0)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_0(0)
    );
\ram_reg_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_1(0)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10 : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_2(7)
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg(7)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_0(7)
    );
\ram_reg_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg(6)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_0(6)
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_2(6)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg(5)
    );
\ram_reg_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_0(5)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_2(5)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg(4)
    );
\ram_reg_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_0(4)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_2(4)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg(3)
    );
\ram_reg_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_0(3)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_2(3)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg(2)
    );
\ram_reg_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_0(2)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_2(2)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg(1)
    );
\ram_reg_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_0(1)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_2(1)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg(0)
    );
\ram_reg_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_0(0)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_1(0)
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_9(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11 : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => DIADI(0)
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg(7)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_0(7)
    );
\ram_reg_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(7),
      O => ram_reg_2(7)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg(6)
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_0(6)
    );
\ram_reg_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_2(6)
    );
\ram_reg_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => DIADI(7)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg(5)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_0(5)
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(6),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_2(5)
    );
\ram_reg_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => DIADI(6)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg(4)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_0(4)
    );
\ram_reg_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(5),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_2(4)
    );
\ram_reg_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => DIADI(5)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg(3)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_0(3)
    );
\ram_reg_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(4),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_2(3)
    );
\ram_reg_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => DIADI(4)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg(2)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_0(2)
    );
\ram_reg_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(3),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_2(2)
    );
\ram_reg_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => DIADI(3)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg(1)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_0(1)
    );
\ram_reg_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(2),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_2(1)
    );
\ram_reg_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => DIADI(2)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg(0)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_0(0)
    );
\ram_reg_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(1),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(1),
      O => ram_reg_1(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_1(0)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ram_reg_4,
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => \SRL_SIG_reg[1]_1\(0),
      O => ram_reg_2(0)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => ram_reg_5,
      I2 => ram_reg_6,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[23]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14 : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[16]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[15]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15 : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\AXI_video_strm_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[8]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[15]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ : in STD_LOGIC;
    \AXI_video_strm_V_data_V_1_payload_A_reg[7]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16 : entity is "fifo_w8_d2_A_shiftReg";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \AXI_video_strm_V_data_V_1_payload_A_reg[0]\,
      I2 => \AXI_video_strm_V_data_V_1_payload_A_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    start_for_GaussianBlur_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1 : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi : entity is "gaussian_AXILiteS_s_axi";
end cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \^ap_sync_reg_axivideo2mat_u0_ap_ready_reg\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_cols_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair255";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \rdata[7]_i_4\ : label is "soft_lutpair253";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg <= \^ap_sync_reg_axivideo2mat_u0_ap_ready_reg\;
  \int_cols_reg[31]_0\(31 downto 0) <= \^int_cols_reg[31]_0\(31 downto 0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^s_axi_axilites_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => \^s_axi_axilites_bvalid\,
      I3 => s_axi_AXILiteS_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022202220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0,
      I3 => shiftReg_ce,
      I4 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I5 => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1,
      O => ap_rst_n_0
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => Mat2AXIvideo_U0_ap_ready,
      I1 => \rdata[7]_i_4_n_0\,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_ier[1]_i_2_n_0\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_rows[31]_i_3_n_0\,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^int_cols_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^int_cols_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \^int_cols_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \^int_cols_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \^int_cols_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \^int_cols_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \^int_cols_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \^int_cols_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \^int_cols_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \^int_cols_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \^int_cols_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^int_cols_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \^int_cols_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \^int_cols_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \^int_cols_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \^int_cols_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \^int_cols_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \^int_cols_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \^int_cols_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \^int_cols_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \^int_cols_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \^int_cols_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^int_cols_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \^int_cols_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \^int_cols_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^int_cols_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^int_cols_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^int_cols_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^int_cols_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^int_cols_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^int_cols_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^int_cols_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => Mat2AXIvideo_U0_ap_ready,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^q\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_rows[31]_i_3_n_0\,
      O => \int_rows[31]_i_1_n_0\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^q\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^q\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^q\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(10),
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(11),
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(12),
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(13),
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(14),
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(15),
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(16),
      Q => \^q\(16),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(17),
      Q => \^q\(17),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(18),
      Q => \^q\(18),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(19),
      Q => \^q\(19),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(20),
      Q => \^q\(20),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(21),
      Q => \^q\(21),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(22),
      Q => \^q\(22),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(23),
      Q => \^q\(23),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(24),
      Q => \^q\(24),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(25),
      Q => \^q\(25),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(26),
      Q => \^q\(26),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(27),
      Q => \^q\(27),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(28),
      Q => \^q\(28),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(29),
      Q => \^q\(29),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(30),
      Q => \^q\(30),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(31),
      Q => \^q\(31),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_sync_reg_axivideo2mat_u0_ap_ready_reg\,
      I1 => GaussianBlur_U0_ap_start,
      O => internal_empty_n_reg
    );
internal_empty_n_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_for_GaussianBlur_U0_full_n,
      I3 => start_once_reg_0,
      O => \^ap_sync_reg_axivideo2mat_u0_ap_ready_reg\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0,
      I1 => \^ap_start\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => start_once_reg,
      O => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => \rdata[0]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \rdata[0]_i_3_n_0\,
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(0),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \^q\(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(10),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(11),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(12),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(13),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(14),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(15),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(16),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(17),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(18),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(19),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => \^int_cols_reg[31]_0\(1),
      I4 => \rdata[7]_i_3_n_0\,
      I5 => \^q\(1),
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => data0(1),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(20),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(21),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(22),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(23),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(24),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(25),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(26),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(27),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(28),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(29),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4545"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => \rdata[7]_i_4_n_0\,
      I4 => data0(2),
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^int_cols_reg[31]_0\(2),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(30),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(30),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(31),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(31),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4545"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => \rdata[7]_i_4_n_0\,
      I4 => data0(3),
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^int_cols_reg[31]_0\(3),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(4),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(5),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(6),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4545"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => \rdata[7]_i_4_n_0\,
      I4 => data0(7),
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^int_cols_reg[31]_0\(7),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(8),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^q\(9),
      I5 => \rdata[31]_i_3_n_0\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15 : entity is "gaussian_ama_addmGfk_DSP48_15";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone9_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => p_Val2_75_0_2_1_reg_59170,
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => D(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : out STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    p_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114 : entity is "gaussian_ama_addmGfk_DSP48_15";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114 is
  signal \^ap_block_pp0_stage0_subdone9_in\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ap_block_pp0_stage0_subdone9_in <= \^ap_block_pp0_stage0_subdone9_in\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0,
      O => \^ap_block_pp0_stage0_subdone9_in\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone9_in\,
      CEA2 => \^ap_block_pp0_stage0_subdone9_in\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => p_Val2_75_0_2_1_reg_59170,
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => D(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115 : entity is "gaussian_ama_addmGfk_DSP48_15";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone9_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => p_Val2_75_0_2_1_reg_59170,
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => D(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_1_2_1_fu_3476_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12 : entity is "gaussian_mac_mulaDeQ_DSP48_12";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 21) => B"000000000000000000000000000",
      C(20 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(20 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_18_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => p_Val2_75_0_2_1_reg_59170,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_0_2_1_fu_3404_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112 : entity is "gaussian_mac_mulaDeQ_DSP48_12";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 21) => B"000000000000000000000000000",
      C(20 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(20 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_18_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => p_Val2_75_0_2_1_reg_59170,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : out STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_2_2_1_fu_3548_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    or_cond_i_reg_5502_pp0_iter3_reg : in STD_LOGIC;
    p_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113 : entity is "gaussian_mac_mulaDeQ_DSP48_12";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113 is
  signal \^p_18_in\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  p_18_in <= \^p_18_in\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 21) => B"000000000000000000000000000",
      C(20 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(20 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^p_18_in\,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => p_Val2_75_0_2_1_reg_59170,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter3_reg,
      I1 => p_0,
      O => \^p_18_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13 : entity is "gaussian_mac_mulaEe0_DSP48_13";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => P(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_RnM_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => p_1_in(19 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110 : entity is "gaussian_mac_mulaEe0_DSP48_13";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => P(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_RnM_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => p_1_in(19 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111 : entity is "gaussian_mac_mulaEe0_DSP48_13";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => P(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_RnM_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => p_1_in(19 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14 : entity is "gaussian_mac_mulaFfa_DSP48_14";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108 : entity is "gaussian_mac_mulaFfa_DSP48_14";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109 : entity is "gaussian_mac_mulaFfa_DSP48_14";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0 is
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => m_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103 is
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => m_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104 is
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => m_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105 is
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106 is
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    m_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107 : entity is "gaussian_mac_mularcU_DSP48_0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \^e\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
\src_kernel_win_0_va_16_fu_330[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => m_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => m_1,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    p_19_in : out STD_LOGIC;
    \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    or_cond_i_reg_5502_pp0_iter1_reg : in STD_LOGIC;
    m : in STD_LOGIC;
    m_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1 : entity is "gaussian_mac_mulasc4_DSP48_1";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1 is
  signal \^exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ <= \^exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\;
  p_19_in <= \^p_19_in\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => \^p_19_in\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter1_reg,
      I1 => \^exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\,
      O => \^p_19_in\
    );
\src_kernel_win_0_va_21_reg_5621[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m,
      I1 => m_0,
      O => \^exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101 : entity is "gaussian_mac_mulasc4_DSP48_1";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102 : entity is "gaussian_mac_mulasc4_DSP48_1";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 17) => B"0000000000000000000000000000000",
      C(16 downto 0) => p_0(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_p_RnM_P_UNCONNECTED(47 downto 18),
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2 : entity is "gaussian_mac_mulatde_DSP48_2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => P(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => p_1_in(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_Val2_75_0_2_1_reg_59170 : out STD_LOGIC;
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 );
    or_cond_i_reg_5502_pp0_iter4_reg : in STD_LOGIC;
    p_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100 : entity is "gaussian_mac_mulatde_DSP48_2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100 is
  signal \^p_val2_75_0_2_1_reg_59170\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  p_Val2_75_0_2_1_reg_59170 <= \^p_val2_75_0_2_1_reg_59170\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => P(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => \^p_val2_75_0_2_1_reg_59170\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => p_1_in(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
r_V_3_0_3_2_reg_5927_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter4_reg,
      I1 => p_0,
      O => \^p_val2_75_0_2_1_reg_59170\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99 : entity is "gaussian_mac_mulatde_DSP48_2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => P(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => p_Val2_75_0_2_1_reg_59170,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => p_1_in(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : out STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    exitcond389_i_reg_5464_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    or_cond_i_reg_5502_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3 : entity is "gaussian_mac_mulaudo_DSP48_3";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3 is
  signal \^src_kernel_win_0_va_12_fu_3140\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_37_reg_57470\ : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
  src_kernel_win_0_va_12_fu_3140 <= \^src_kernel_win_0_va_12_fu_3140\;
  src_kernel_win_0_va_37_reg_57470 <= \^src_kernel_win_0_va_37_reg_57470\;
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => p0(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^src_kernel_win_0_va_12_fu_3140\,
      CEA2 => \^src_kernel_win_0_va_37_reg_57470\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
\p_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter2_reg,
      I1 => p_0,
      O => \^src_kernel_win_0_va_37_reg_57470\
    );
\src_kernel_win_0_va_12_fu_314[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond389_i_reg_5464_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => p_0,
      O => \^src_kernel_win_0_va_12_fu_3140\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : in STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97 : entity is "gaussian_mac_mulaudo_DSP48_3";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => p0(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_12_fu_3140,
      CEA2 => src_kernel_win_0_va_37_reg_57470,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : in STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98 : entity is "gaussian_mac_mulaudo_DSP48_3";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98 is
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 19) => B"00000000000000000000000000000",
      C(18 downto 0) => p0(18 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_12_fu_3140,
      CEA2 => src_kernel_win_0_va_37_reg_57470,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    exitcond389_i_reg_5464_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    m_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5 is
  signal m_n_87 : STD_LOGIC;
  signal \^src_kernel_win_0_va_1_fu_2700\ : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
  src_kernel_win_0_va_1_fu_2700 <= \^src_kernel_win_0_va_1_fu_2700\;
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^src_kernel_win_0_va_1_fu_2700\,
      CEA2 => \^src_kernel_win_0_va_1_fu_2700\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
r_V_3_0_3_2_reg_5927_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond389_i_reg_5464_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => m_0,
      O => \^src_kernel_win_0_va_1_fu_2700\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92 is
  signal m_n_87 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => src_kernel_win_0_va_1_fu_2700,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93 is
  signal m_n_87 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => src_kernel_win_0_va_1_fu_2700,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_2_14_fu_658_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[7]\ : out STD_LOGIC;
    m_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_2_14_fu_658_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_14_fu_658_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94 is
  signal m_n_87 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => m_0,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
\right_border_buf_2_11_fu_622[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(0),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(0),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(0),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[0]\
    );
\right_border_buf_2_11_fu_622[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(1),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(1),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(1),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[1]\
    );
\right_border_buf_2_11_fu_622[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(2),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(2),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(2),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[2]\
    );
\right_border_buf_2_11_fu_622[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(3),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(3),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(3),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[3]\
    );
\right_border_buf_2_11_fu_622[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(4),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(4),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(4),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[4]\
    );
\right_border_buf_2_11_fu_622[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(5),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(5),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(5),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[5]\
    );
\right_border_buf_2_11_fu_622[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(6),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(6),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(6),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[6]\
    );
\right_border_buf_2_11_fu_622[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_11_fu_622_reg[7]_0\(7),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_11_fu_622_reg[7]_1\(7),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_11_fu_622_reg[7]_2\(7),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_11_fu_622_reg[7]\
    );
\right_border_buf_2_14_fu_658[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(0),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(0),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[0]\
    );
\right_border_buf_2_14_fu_658[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(1),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(1),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[1]\
    );
\right_border_buf_2_14_fu_658[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(2),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(2),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[2]\
    );
\right_border_buf_2_14_fu_658[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(3),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(3),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[3]\
    );
\right_border_buf_2_14_fu_658[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(4),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(4),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[4]\
    );
\right_border_buf_2_14_fu_658[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(5),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(5),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[5]\
    );
\right_border_buf_2_14_fu_658[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(6),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(6),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[6]\
    );
\right_border_buf_2_14_fu_658[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(7),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_14_fu_658_reg[7]_0\(7),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_14_fu_658_reg[7]_1\(7),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_14_fu_658_reg[7]\
    );
\right_border_buf_2_2_fu_538[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(0),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(0),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(0),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[0]\
    );
\right_border_buf_2_2_fu_538[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(1),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(1),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(1),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[1]\
    );
\right_border_buf_2_2_fu_538[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(2),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(2),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(2),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[2]\
    );
\right_border_buf_2_2_fu_538[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(3),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(3),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(3),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[3]\
    );
\right_border_buf_2_2_fu_538[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(4),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(4),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(4),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[4]\
    );
\right_border_buf_2_2_fu_538[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(5),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(5),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(5),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[5]\
    );
\right_border_buf_2_2_fu_538[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(6),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(6),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(6),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[6]\
    );
\right_border_buf_2_2_fu_538[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_2_fu_538_reg[7]_1\(7),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_2_fu_538_reg[7]_2\(7),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_2_fu_538_reg[7]_3\(7),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_2_fu_538_reg[7]\
    );
\right_border_buf_2_5_fu_562[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(0),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(0),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(0),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[0]\
    );
\right_border_buf_2_5_fu_562[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(1),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(1),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(1),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[1]\
    );
\right_border_buf_2_5_fu_562[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(2),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(2),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(2),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[2]\
    );
\right_border_buf_2_5_fu_562[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(3),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(3),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(3),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[3]\
    );
\right_border_buf_2_5_fu_562[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(4),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(4),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(4),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[4]\
    );
\right_border_buf_2_5_fu_562[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(5),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(5),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(5),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[5]\
    );
\right_border_buf_2_5_fu_562[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(6),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(6),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(6),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[6]\
    );
\right_border_buf_2_5_fu_562[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_5_fu_562_reg[7]_0\(7),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_5_fu_562_reg[7]_1\(7),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_5_fu_562_reg[7]_2\(7),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_5_fu_562_reg[7]\
    );
\right_border_buf_2_8_fu_598[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(0),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(0),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(0),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[0]\
    );
\right_border_buf_2_8_fu_598[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(1),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(1),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(1),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[1]\
    );
\right_border_buf_2_8_fu_598[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(2),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(2),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(2),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[2]\
    );
\right_border_buf_2_8_fu_598[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(3),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(3),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(3),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[3]\
    );
\right_border_buf_2_8_fu_598[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(4),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(4),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(4),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[4]\
    );
\right_border_buf_2_8_fu_598[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(5),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(5),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(5),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[5]\
    );
\right_border_buf_2_8_fu_598[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(6),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(6),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(6),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[6]\
    );
\right_border_buf_2_8_fu_598[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_2_8_fu_598_reg[7]_0\(7),
      I1 => \right_border_buf_2_2_fu_538_reg[7]_0\(0),
      I2 => \right_border_buf_2_8_fu_598_reg[7]_1\(7),
      I3 => \right_border_buf_2_2_fu_538_reg[7]_0\(1),
      I4 => \right_border_buf_2_8_fu_598_reg[7]_2\(7),
      I5 => \right_border_buf_2_2_fu_538_reg[7]_0\(2),
      O => \right_border_buf_2_8_fu_598_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_1_s_fu_606_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[7]\ : out STD_LOGIC;
    m_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95 is
  signal m_n_87 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => m_0,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
\right_border_buf_1_10_fu_666[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(0),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(0),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[0]\
    );
\right_border_buf_1_10_fu_666[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(1),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(1),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[1]\
    );
\right_border_buf_1_10_fu_666[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(2),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(2),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[2]\
    );
\right_border_buf_1_10_fu_666[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(3),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(3),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[3]\
    );
\right_border_buf_1_10_fu_666[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(4),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(4),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[4]\
    );
\right_border_buf_1_10_fu_666[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(5),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(5),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[5]\
    );
\right_border_buf_1_10_fu_666[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(6),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(6),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[6]\
    );
\right_border_buf_1_10_fu_666[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_10_fu_666_reg[7]_0\(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_10_fu_666_reg[7]_1\(7),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_10_fu_666_reg[7]_2\(7),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_10_fu_666_reg[7]\
    );
\right_border_buf_1_14_fu_682[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(0),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(0),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[0]\
    );
\right_border_buf_1_14_fu_682[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(1),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(1),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[1]\
    );
\right_border_buf_1_14_fu_682[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(2),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(2),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[2]\
    );
\right_border_buf_1_14_fu_682[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(3),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(3),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[3]\
    );
\right_border_buf_1_14_fu_682[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(4),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(4),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[4]\
    );
\right_border_buf_1_14_fu_682[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(5),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(5),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[5]\
    );
\right_border_buf_1_14_fu_682[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(6),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(6),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[6]\
    );
\right_border_buf_1_14_fu_682[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_14_fu_682_reg[7]_1\(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_14_fu_682_reg[7]_2\(7),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_14_fu_682_reg[7]_3\(7),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_14_fu_682_reg[7]\
    );
\right_border_buf_1_3_fu_626[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(0),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(0),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[0]\
    );
\right_border_buf_1_3_fu_626[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(1),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(1),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[1]\
    );
\right_border_buf_1_3_fu_626[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(2),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(2),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[2]\
    );
\right_border_buf_1_3_fu_626[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(3),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(3),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[3]\
    );
\right_border_buf_1_3_fu_626[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(4),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(4),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[4]\
    );
\right_border_buf_1_3_fu_626[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(5),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(5),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[5]\
    );
\right_border_buf_1_3_fu_626[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(6),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(6),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[6]\
    );
\right_border_buf_1_3_fu_626[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_3_fu_626_reg[7]_0\(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_3_fu_626_reg[7]_1\(7),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_3_fu_626_reg[7]_2\(7),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_3_fu_626_reg[7]\
    );
\right_border_buf_1_6_fu_646[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(0),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(0),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[0]\
    );
\right_border_buf_1_6_fu_646[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(1),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(1),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[1]\
    );
\right_border_buf_1_6_fu_646[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(2),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(2),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[2]\
    );
\right_border_buf_1_6_fu_646[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(3),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(3),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[3]\
    );
\right_border_buf_1_6_fu_646[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(4),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(4),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[4]\
    );
\right_border_buf_1_6_fu_646[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(5),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(5),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[5]\
    );
\right_border_buf_1_6_fu_646[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(6),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(6),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[6]\
    );
\right_border_buf_1_6_fu_646[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_1_6_fu_646_reg[7]_0\(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_6_fu_646_reg[7]_1\(7),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_6_fu_646_reg[7]_2\(7),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_6_fu_646_reg[7]\
    );
\right_border_buf_1_s_fu_606[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(0),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(0),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[0]\
    );
\right_border_buf_1_s_fu_606[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(1),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(1),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[1]\
    );
\right_border_buf_1_s_fu_606[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(2),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(2),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[2]\
    );
\right_border_buf_1_s_fu_606[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(3),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(3),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[3]\
    );
\right_border_buf_1_s_fu_606[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(4),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(4),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[4]\
    );
\right_border_buf_1_s_fu_606[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(5),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(5),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[5]\
    );
\right_border_buf_1_s_fu_606[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(6),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(6),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[6]\
    );
\right_border_buf_1_s_fu_606[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(7),
      I1 => \right_border_buf_1_14_fu_682_reg[7]_0\(0),
      I2 => \right_border_buf_1_s_fu_606_reg[7]_0\(7),
      I3 => \right_border_buf_1_14_fu_682_reg[7]_0\(1),
      I4 => \right_border_buf_1_s_fu_606_reg[7]_1\(7),
      I5 => \right_border_buf_1_14_fu_682_reg[7]_0\(2),
      O => \right_border_buf_1_s_fu_606_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_0_s_fu_506_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[7]\ : out STD_LOGIC;
    m_0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96 : entity is "gaussian_mac_mulawdI_DSP48_5";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96 is
  signal m_n_87 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_m_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-11 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => D(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => m_0,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_m_P_UNCONNECTED(47 downto 19),
      P(18) => m_n_87,
      P(17 downto 0) => P(17 downto 0),
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_m_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED
    );
\right_border_buf_0_12_fu_586[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(0),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(0),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[0]\
    );
\right_border_buf_0_12_fu_586[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(1),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(1),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[1]\
    );
\right_border_buf_0_12_fu_586[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(2),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(2),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[2]\
    );
\right_border_buf_0_12_fu_586[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(3),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(3),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[3]\
    );
\right_border_buf_0_12_fu_586[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(4),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(4),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[4]\
    );
\right_border_buf_0_12_fu_586[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(5),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(5),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[5]\
    );
\right_border_buf_0_12_fu_586[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(6),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(6),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[6]\
    );
\right_border_buf_0_12_fu_586[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_12_fu_586_reg[7]_1\(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_12_fu_586_reg[7]_2\(7),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_12_fu_586_reg[7]_3\(7),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_12_fu_586_reg[7]\
    );
\right_border_buf_0_3_fu_526[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(0),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(0),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[0]\
    );
\right_border_buf_0_3_fu_526[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(1),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(1),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[1]\
    );
\right_border_buf_0_3_fu_526[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(2),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(2),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[2]\
    );
\right_border_buf_0_3_fu_526[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(3),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(3),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[3]\
    );
\right_border_buf_0_3_fu_526[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(4),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(4),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[4]\
    );
\right_border_buf_0_3_fu_526[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(5),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(5),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[5]\
    );
\right_border_buf_0_3_fu_526[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(6),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(6),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[6]\
    );
\right_border_buf_0_3_fu_526[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_3_fu_526_reg[7]_0\(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_3_fu_526_reg[7]_1\(7),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_3_fu_526_reg[7]_2\(7),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_3_fu_526_reg[7]\
    );
\right_border_buf_0_6_fu_546[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(0),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(0),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[0]\
    );
\right_border_buf_0_6_fu_546[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(1),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(1),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[1]\
    );
\right_border_buf_0_6_fu_546[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(2),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(2),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[2]\
    );
\right_border_buf_0_6_fu_546[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(3),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(3),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[3]\
    );
\right_border_buf_0_6_fu_546[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(4),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(4),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[4]\
    );
\right_border_buf_0_6_fu_546[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(5),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(5),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[5]\
    );
\right_border_buf_0_6_fu_546[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(6),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(6),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[6]\
    );
\right_border_buf_0_6_fu_546[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_6_fu_546_reg[7]_0\(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_6_fu_546_reg[7]_1\(7),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_6_fu_546_reg[7]_2\(7),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_6_fu_546_reg[7]\
    );
\right_border_buf_0_9_fu_566[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(0),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(0),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[0]\
    );
\right_border_buf_0_9_fu_566[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(1),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(1),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[1]\
    );
\right_border_buf_0_9_fu_566[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(2),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(2),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[2]\
    );
\right_border_buf_0_9_fu_566[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(3),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(3),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[3]\
    );
\right_border_buf_0_9_fu_566[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(4),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(4),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[4]\
    );
\right_border_buf_0_9_fu_566[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(5),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(5),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[5]\
    );
\right_border_buf_0_9_fu_566[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(6),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(6),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[6]\
    );
\right_border_buf_0_9_fu_566[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \right_border_buf_0_9_fu_566_reg[7]_0\(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_9_fu_566_reg[7]_1\(7),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_9_fu_566_reg[7]_2\(7),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_9_fu_566_reg[7]\
    );
\right_border_buf_0_s_fu_506[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(0),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(0),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[0]\
    );
\right_border_buf_0_s_fu_506[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(1),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(1),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[1]\
    );
\right_border_buf_0_s_fu_506[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(2),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(2),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[2]\
    );
\right_border_buf_0_s_fu_506[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(3),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(3),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[3]\
    );
\right_border_buf_0_s_fu_506[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(4),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(4),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[4]\
    );
\right_border_buf_0_s_fu_506[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(5),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(5),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[5]\
    );
\right_border_buf_0_s_fu_506[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(6),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(6),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[6]\
    );
\right_border_buf_0_s_fu_506[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(7),
      I1 => \right_border_buf_0_12_fu_586_reg[7]_0\(0),
      I2 => \right_border_buf_0_s_fu_506_reg[7]_0\(7),
      I3 => \right_border_buf_0_12_fu_586_reg[7]_0\(1),
      I4 => \right_border_buf_0_s_fu_506_reg[7]_1\(7),
      I5 => \right_border_buf_0_12_fu_586_reg[7]_0\(2),
      O => \right_border_buf_0_s_fu_506_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6 : entity is "gaussian_mac_mulaxdS_DSP48_6";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_37_reg_57470,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90 : entity is "gaussian_mac_mulaxdS_DSP48_6";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_37_reg_57470,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91 : entity is "gaussian_mac_mulaxdS_DSP48_6";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001111010011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17 downto 0) => p_0(17 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_37_reg_57470,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_p_RnM_P_UNCONNECTED(47 downto 19),
      P(18 downto 0) => P(18 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : out STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 );
    exitcond389_i_reg_5464_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    p_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7 : entity is "gaussian_mac_mulayd2_DSP48_7";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7 is
  signal \^src_kernel_win_0_va_10_fu_3060\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  src_kernel_win_0_va_10_fu_3060 <= \^src_kernel_win_0_va_10_fu_3060\;
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 20) => B"0000000000000000000000000000",
      C(19 downto 0) => P(19 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^src_kernel_win_0_va_10_fu_3060\,
      CEA2 => p_18_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_RnM_P_UNCONNECTED(47 downto 21),
      P(20 downto 0) => p_1_in(20 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\src_kernel_win_0_va_8_fu_298[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond389_i_reg_5464_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => p_0,
      O => \^src_kernel_win_0_va_10_fu_3060\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88 : entity is "gaussian_mac_mulayd2_DSP48_7";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 20) => B"0000000000000000000000000000",
      C(19 downto 0) => P(19 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_3060,
      CEA2 => p_18_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_RnM_P_UNCONNECTED(47 downto 21),
      P(20 downto 0) => p_1_in(20 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89 : entity is "gaussian_mac_mulayd2_DSP48_7";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89 is
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010111001000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 20) => B"0000000000000000000000000000",
      C(19 downto 0) => P(19 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_3060,
      CEA2 => p_18_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_p_RnM_P_UNCONNECTED(47 downto 21),
      P(20 downto 0) => p_1_in(20 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK is
  port (
    mux_2_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6\ : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK is
  signal \mux_1_0__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_0_va_20_reg_5615[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(0),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1\,
      O => \mux_1_0__2\(0)
    );
\src_kernel_win_0_va_20_reg_5615[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(0),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(0),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3\,
      O => \mux_1_1__2\(0)
    );
\src_kernel_win_0_va_20_reg_5615[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(1),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1\,
      O => \mux_1_0__2\(1)
    );
\src_kernel_win_0_va_20_reg_5615[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(1),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(1),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3\,
      O => \mux_1_1__2\(1)
    );
\src_kernel_win_0_va_20_reg_5615[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(2),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1\,
      O => \mux_1_0__2\(2)
    );
\src_kernel_win_0_va_20_reg_5615[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(2),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(2),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3\,
      O => \mux_1_1__2\(2)
    );
\src_kernel_win_0_va_20_reg_5615[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(3),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1\,
      O => \mux_1_0__2\(3)
    );
\src_kernel_win_0_va_20_reg_5615[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(3),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(3),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3\,
      O => \mux_1_1__2\(3)
    );
\src_kernel_win_0_va_20_reg_5615[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(4),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1\,
      O => \mux_1_0__2\(4)
    );
\src_kernel_win_0_va_20_reg_5615[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(4),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(4),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3\,
      O => \mux_1_1__2\(4)
    );
\src_kernel_win_0_va_20_reg_5615[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(5),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1\,
      O => \mux_1_0__2\(5)
    );
\src_kernel_win_0_va_20_reg_5615[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(5),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(5),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3\,
      O => \mux_1_1__2\(5)
    );
\src_kernel_win_0_va_20_reg_5615[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(6),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1\,
      O => \mux_1_0__2\(6)
    );
\src_kernel_win_0_va_20_reg_5615[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(6),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(6),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3\,
      O => \mux_1_1__2\(6)
    );
\src_kernel_win_0_va_20_reg_5615[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(7),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3\,
      O => \mux_1_0__2\(7)
    );
\src_kernel_win_0_va_20_reg_5615[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(7),
      I1 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(7),
      I4 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7\,
      O => \mux_1_1__2\(7)
    );
\src_kernel_win_0_va_20_reg_5615_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(0),
      I1 => \mux_1_1__2\(0),
      O => mux_2_0(0),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(1),
      I1 => \mux_1_1__2\(1),
      O => mux_2_0(1),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(2),
      I1 => \mux_1_1__2\(2),
      O => mux_2_0(2),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(3),
      I1 => \mux_1_1__2\(3),
      O => mux_2_0(3),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(4),
      I1 => \mux_1_1__2\(4),
      O => mux_2_0(4),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(5),
      I1 => \mux_1_1__2\(5),
      O => mux_2_0(5),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(6),
      I1 => \mux_1_1__2\(6),
      O => mux_2_0(6),
      S => Q(1)
    );
\src_kernel_win_0_va_20_reg_5615_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__2\(7),
      I1 => \mux_1_1__2\(7),
      O => mux_2_0(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46 is
  port (
    \mux_2_0__2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6\ : in STD_LOGIC;
    \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46 is
  signal \mux_1_0__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_0_va_21_reg_5621[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(0),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1\,
      O => \mux_1_0__3\(0)
    );
\src_kernel_win_0_va_21_reg_5621[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(0),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(0),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3\,
      O => \mux_1_1__3\(0)
    );
\src_kernel_win_0_va_21_reg_5621[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(1),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1\,
      O => \mux_1_0__3\(1)
    );
\src_kernel_win_0_va_21_reg_5621[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(1),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(1),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3\,
      O => \mux_1_1__3\(1)
    );
\src_kernel_win_0_va_21_reg_5621[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(2),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1\,
      O => \mux_1_0__3\(2)
    );
\src_kernel_win_0_va_21_reg_5621[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(2),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(2),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3\,
      O => \mux_1_1__3\(2)
    );
\src_kernel_win_0_va_21_reg_5621[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(3),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1\,
      O => \mux_1_0__3\(3)
    );
\src_kernel_win_0_va_21_reg_5621[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(3),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(3),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3\,
      O => \mux_1_1__3\(3)
    );
\src_kernel_win_0_va_21_reg_5621[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(4),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1\,
      O => \mux_1_0__3\(4)
    );
\src_kernel_win_0_va_21_reg_5621[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(4),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(4),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3\,
      O => \mux_1_1__3\(4)
    );
\src_kernel_win_0_va_21_reg_5621[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(5),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1\,
      O => \mux_1_0__3\(5)
    );
\src_kernel_win_0_va_21_reg_5621[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(5),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(5),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3\,
      O => \mux_1_1__3\(5)
    );
\src_kernel_win_0_va_21_reg_5621[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(6),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1\,
      O => \mux_1_0__3\(6)
    );
\src_kernel_win_0_va_21_reg_5621[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(6),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(6),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3\,
      O => \mux_1_1__3\(6)
    );
\src_kernel_win_0_va_21_reg_5621[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(7),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3\,
      O => \mux_1_0__3\(7)
    );
\src_kernel_win_0_va_21_reg_5621[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(7),
      I1 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(7),
      I4 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\,
      I5 => \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7\,
      O => \mux_1_1__3\(7)
    );
\src_kernel_win_0_va_21_reg_5621_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(0),
      I1 => \mux_1_1__3\(0),
      O => \mux_2_0__2\(0),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(1),
      I1 => \mux_1_1__3\(1),
      O => \mux_2_0__2\(1),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(2),
      I1 => \mux_1_1__3\(2),
      O => \mux_2_0__2\(2),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(3),
      I1 => \mux_1_1__3\(3),
      O => \mux_2_0__2\(3),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(4),
      I1 => \mux_1_1__3\(4),
      O => \mux_2_0__2\(4),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(5),
      I1 => \mux_1_1__3\(5),
      O => \mux_2_0__2\(5),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(6),
      I1 => \mux_1_1__3\(6),
      O => \mux_2_0__2\(6),
      S => Q(1)
    );
\src_kernel_win_0_va_21_reg_5621_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__3\(7),
      I1 => \mux_1_1__3\(7),
      O => \mux_2_0__2\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47 is
  port (
    \mux_2_0__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6\ : in STD_LOGIC;
    \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47 is
  signal \mux_1_0__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_0_va_22_reg_5627[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(0),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1\,
      O => \mux_1_0__4\(0)
    );
\src_kernel_win_0_va_22_reg_5627[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(0),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(0),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3\,
      O => \mux_1_1__4\(0)
    );
\src_kernel_win_0_va_22_reg_5627[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(1),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1\,
      O => \mux_1_0__4\(1)
    );
\src_kernel_win_0_va_22_reg_5627[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(1),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(1),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3\,
      O => \mux_1_1__4\(1)
    );
\src_kernel_win_0_va_22_reg_5627[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(2),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1\,
      O => \mux_1_0__4\(2)
    );
\src_kernel_win_0_va_22_reg_5627[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(2),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(2),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3\,
      O => \mux_1_1__4\(2)
    );
\src_kernel_win_0_va_22_reg_5627[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(3),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1\,
      O => \mux_1_0__4\(3)
    );
\src_kernel_win_0_va_22_reg_5627[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(3),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(3),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3\,
      O => \mux_1_1__4\(3)
    );
\src_kernel_win_0_va_22_reg_5627[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(4),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1\,
      O => \mux_1_0__4\(4)
    );
\src_kernel_win_0_va_22_reg_5627[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(4),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(4),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3\,
      O => \mux_1_1__4\(4)
    );
\src_kernel_win_0_va_22_reg_5627[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(5),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1\,
      O => \mux_1_0__4\(5)
    );
\src_kernel_win_0_va_22_reg_5627[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(5),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(5),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3\,
      O => \mux_1_1__4\(5)
    );
\src_kernel_win_0_va_22_reg_5627[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(6),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1\,
      O => \mux_1_0__4\(6)
    );
\src_kernel_win_0_va_22_reg_5627[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(6),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(6),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3\,
      O => \mux_1_1__4\(6)
    );
\src_kernel_win_0_va_22_reg_5627[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(7),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3\,
      O => \mux_1_0__4\(7)
    );
\src_kernel_win_0_va_22_reg_5627[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(7),
      I1 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(7),
      I4 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\,
      I5 => \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7\,
      O => \mux_1_1__4\(7)
    );
\src_kernel_win_0_va_22_reg_5627_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(0),
      I1 => \mux_1_1__4\(0),
      O => \mux_2_0__1\(0),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(1),
      I1 => \mux_1_1__4\(1),
      O => \mux_2_0__1\(1),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(2),
      I1 => \mux_1_1__4\(2),
      O => \mux_2_0__1\(2),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(3),
      I1 => \mux_1_1__4\(3),
      O => \mux_2_0__1\(3),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(4),
      I1 => \mux_1_1__4\(4),
      O => \mux_2_0__1\(4),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(5),
      I1 => \mux_1_1__4\(5),
      O => \mux_2_0__1\(5),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(6),
      I1 => \mux_1_1__4\(6),
      O => \mux_2_0__1\(6),
      S => Q(1)
    );
\src_kernel_win_0_va_22_reg_5627_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__4\(7),
      I1 => \mux_1_1__4\(7),
      O => \mux_2_0__1\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48 is
  port (
    \mux_2_0__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_0 : in STD_LOGIC;
    m_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_9_1 : in STD_LOGIC;
    m_i_16_1 : in STD_LOGIC;
    m_i_15_0 : in STD_LOGIC;
    m_i_15_1 : in STD_LOGIC;
    m_i_14_0 : in STD_LOGIC;
    m_i_14_1 : in STD_LOGIC;
    m_i_13_0 : in STD_LOGIC;
    m_i_13_1 : in STD_LOGIC;
    m_i_12_0 : in STD_LOGIC;
    m_i_12_1 : in STD_LOGIC;
    m_i_11_0 : in STD_LOGIC;
    m_i_11_1 : in STD_LOGIC;
    m_i_10_0 : in STD_LOGIC;
    m_i_10_1 : in STD_LOGIC;
    m_i_9_2 : in STD_LOGIC;
    m_i_9_3 : in STD_LOGIC;
    m_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_2 : in STD_LOGIC;
    m_i_9_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_3 : in STD_LOGIC;
    m_i_15_2 : in STD_LOGIC;
    m_i_15_3 : in STD_LOGIC;
    m_i_14_2 : in STD_LOGIC;
    m_i_14_3 : in STD_LOGIC;
    m_i_13_2 : in STD_LOGIC;
    m_i_13_3 : in STD_LOGIC;
    m_i_12_2 : in STD_LOGIC;
    m_i_12_3 : in STD_LOGIC;
    m_i_11_2 : in STD_LOGIC;
    m_i_11_3 : in STD_LOGIC;
    m_i_10_2 : in STD_LOGIC;
    m_i_10_3 : in STD_LOGIC;
    m_i_9_6 : in STD_LOGIC;
    m_i_9_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48 is
  signal \mux_1_0__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
m_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(6),
      I1 => \mux_1_1__5\(6),
      O => \mux_2_0__0\(6),
      S => Q(1)
    );
m_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(5),
      I1 => \mux_1_1__5\(5),
      O => \mux_2_0__0\(5),
      S => Q(1)
    );
m_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(4),
      I1 => \mux_1_1__5\(4),
      O => \mux_2_0__0\(4),
      S => Q(1)
    );
m_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(3),
      I1 => \mux_1_1__5\(3),
      O => \mux_2_0__0\(3),
      S => Q(1)
    );
m_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(2),
      I1 => \mux_1_1__5\(2),
      O => \mux_2_0__0\(2),
      S => Q(1)
    );
m_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(1),
      I1 => \mux_1_1__5\(1),
      O => \mux_2_0__0\(1),
      S => Q(1)
    );
m_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(0),
      I1 => \mux_1_1__5\(0),
      O => \mux_2_0__0\(0),
      S => Q(1)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_i_9_2,
      I2 => Q(0),
      I3 => m_i_9_0(7),
      I4 => m_i_9_1,
      I5 => m_i_9_3,
      O => \mux_1_0__5\(7)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(7),
      I1 => m_i_9_6,
      I2 => Q(0),
      I3 => m_i_9_5(7),
      I4 => m_i_9_1,
      I5 => m_i_9_7,
      O => \mux_1_1__5\(7)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_i_10_0,
      I2 => Q(0),
      I3 => m_i_9_0(6),
      I4 => m_i_9_1,
      I5 => m_i_10_1,
      O => \mux_1_0__5\(6)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(6),
      I1 => m_i_10_2,
      I2 => Q(0),
      I3 => m_i_9_5(6),
      I4 => m_i_9_1,
      I5 => m_i_10_3,
      O => \mux_1_1__5\(6)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_i_11_0,
      I2 => Q(0),
      I3 => m_i_9_0(5),
      I4 => m_i_9_1,
      I5 => m_i_11_1,
      O => \mux_1_0__5\(5)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(5),
      I1 => m_i_11_2,
      I2 => Q(0),
      I3 => m_i_9_5(5),
      I4 => m_i_9_1,
      I5 => m_i_11_3,
      O => \mux_1_1__5\(5)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_i_12_0,
      I2 => Q(0),
      I3 => m_i_9_0(4),
      I4 => m_i_9_1,
      I5 => m_i_12_1,
      O => \mux_1_0__5\(4)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(4),
      I1 => m_i_12_2,
      I2 => Q(0),
      I3 => m_i_9_5(4),
      I4 => m_i_9_1,
      I5 => m_i_12_3,
      O => \mux_1_1__5\(4)
    );
m_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_i_13_0,
      I2 => Q(0),
      I3 => m_i_9_0(3),
      I4 => m_i_9_1,
      I5 => m_i_13_1,
      O => \mux_1_0__5\(3)
    );
m_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(3),
      I1 => m_i_13_2,
      I2 => Q(0),
      I3 => m_i_9_5(3),
      I4 => m_i_9_1,
      I5 => m_i_13_3,
      O => \mux_1_1__5\(3)
    );
m_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_i_14_0,
      I2 => Q(0),
      I3 => m_i_9_0(2),
      I4 => m_i_9_1,
      I5 => m_i_14_1,
      O => \mux_1_0__5\(2)
    );
m_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(2),
      I1 => m_i_14_2,
      I2 => Q(0),
      I3 => m_i_9_5(2),
      I4 => m_i_9_1,
      I5 => m_i_14_3,
      O => \mux_1_1__5\(2)
    );
m_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_i_15_0,
      I2 => Q(0),
      I3 => m_i_9_0(1),
      I4 => m_i_9_1,
      I5 => m_i_15_1,
      O => \mux_1_0__5\(1)
    );
m_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(1),
      I1 => m_i_15_2,
      I2 => Q(0),
      I3 => m_i_9_5(1),
      I4 => m_i_9_1,
      I5 => m_i_15_3,
      O => \mux_1_1__5\(1)
    );
m_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m_i_16_0,
      I2 => Q(0),
      I3 => m_i_9_0(0),
      I4 => m_i_9_1,
      I5 => m_i_16_1,
      O => \mux_1_0__5\(0)
    );
m_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(0),
      I1 => m_i_16_2,
      I2 => Q(0),
      I3 => m_i_9_5(0),
      I4 => m_i_9_1,
      I5 => m_i_16_3,
      O => \mux_1_1__5\(0)
    );
m_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__5\(7),
      I1 => \mux_1_1__5\(7),
      O => \mux_2_0__0\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49 is
  port (
    mux_1_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mux_1_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_1 : in STD_LOGIC;
    m_2 : in STD_LOGIC;
    m_3 : in STD_LOGIC;
    m_4 : in STD_LOGIC;
    m_5 : in STD_LOGIC;
    m_6 : in STD_LOGIC;
    m_7 : in STD_LOGIC;
    m_8 : in STD_LOGIC;
    m_9 : in STD_LOGIC;
    m_10 : in STD_LOGIC;
    m_11 : in STD_LOGIC;
    m_12 : in STD_LOGIC;
    m_13 : in STD_LOGIC;
    m_14 : in STD_LOGIC;
    m_15 : in STD_LOGIC;
    m_16 : in STD_LOGIC;
    m_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_18 : in STD_LOGIC;
    m_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_20 : in STD_LOGIC;
    m_21 : in STD_LOGIC;
    m_22 : in STD_LOGIC;
    m_23 : in STD_LOGIC;
    m_24 : in STD_LOGIC;
    m_25 : in STD_LOGIC;
    m_26 : in STD_LOGIC;
    m_27 : in STD_LOGIC;
    m_28 : in STD_LOGIC;
    m_29 : in STD_LOGIC;
    m_30 : in STD_LOGIC;
    m_31 : in STD_LOGIC;
    m_32 : in STD_LOGIC;
    m_33 : in STD_LOGIC;
    m_34 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49 is
begin
m_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_15,
      I2 => Q(0),
      I3 => m_0(7),
      I4 => m_1,
      I5 => m_16,
      O => mux_1_0(7)
    );
m_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(6),
      I1 => m_31,
      I2 => Q(0),
      I3 => m_19(6),
      I4 => m_1,
      I5 => m_32,
      O => mux_1_1(6)
    );
m_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_13,
      I2 => Q(0),
      I3 => m_0(6),
      I4 => m_1,
      I5 => m_14,
      O => mux_1_0(6)
    );
m_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(5),
      I1 => m_29,
      I2 => Q(0),
      I3 => m_19(5),
      I4 => m_1,
      I5 => m_30,
      O => mux_1_1(5)
    );
m_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_11,
      I2 => Q(0),
      I3 => m_0(5),
      I4 => m_1,
      I5 => m_12,
      O => mux_1_0(5)
    );
m_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(4),
      I1 => m_27,
      I2 => Q(0),
      I3 => m_19(4),
      I4 => m_1,
      I5 => m_28,
      O => mux_1_1(4)
    );
m_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_9,
      I2 => Q(0),
      I3 => m_0(4),
      I4 => m_1,
      I5 => m_10,
      O => mux_1_0(4)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(3),
      I1 => m_25,
      I2 => Q(0),
      I3 => m_19(3),
      I4 => m_1,
      I5 => m_26,
      O => mux_1_1(3)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_7,
      I2 => Q(0),
      I3 => m_0(3),
      I4 => m_1,
      I5 => m_8,
      O => mux_1_0(3)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(2),
      I1 => m_23,
      I2 => Q(0),
      I3 => m_19(2),
      I4 => m_1,
      I5 => m_24,
      O => mux_1_1(2)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_5,
      I2 => Q(0),
      I3 => m_0(2),
      I4 => m_1,
      I5 => m_6,
      O => mux_1_0(2)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(1),
      I1 => m_21,
      I2 => Q(0),
      I3 => m_19(1),
      I4 => m_1,
      I5 => m_22,
      O => mux_1_1(1)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_3,
      I2 => Q(0),
      I3 => m_0(1),
      I4 => m_1,
      I5 => m_4,
      O => mux_1_0(1)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(0),
      I1 => m_18,
      I2 => Q(0),
      I3 => m_19(0),
      I4 => m_1,
      I5 => m_20,
      O => mux_1_1(0)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m,
      I2 => Q(0),
      I3 => m_0(0),
      I4 => m_1,
      I5 => m_2,
      O => mux_1_0(0)
    );
m_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(7),
      I1 => m_33,
      I2 => Q(0),
      I3 => m_19(7),
      I4 => m_1,
      I5 => m_34,
      O => mux_1_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50 is
  port (
    \mux_2_0__3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6\ : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50 is
  signal \mux_1_0__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_1_va_20_reg_5659[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(0),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1\,
      O => \mux_1_0__6\(0)
    );
\src_kernel_win_1_va_20_reg_5659[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(0),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(0),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3\,
      O => \mux_1_1__6\(0)
    );
\src_kernel_win_1_va_20_reg_5659[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(1),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1\,
      O => \mux_1_0__6\(1)
    );
\src_kernel_win_1_va_20_reg_5659[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(1),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(1),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3\,
      O => \mux_1_1__6\(1)
    );
\src_kernel_win_1_va_20_reg_5659[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(2),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1\,
      O => \mux_1_0__6\(2)
    );
\src_kernel_win_1_va_20_reg_5659[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(2),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(2),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3\,
      O => \mux_1_1__6\(2)
    );
\src_kernel_win_1_va_20_reg_5659[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(3),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1\,
      O => \mux_1_0__6\(3)
    );
\src_kernel_win_1_va_20_reg_5659[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(3),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(3),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3\,
      O => \mux_1_1__6\(3)
    );
\src_kernel_win_1_va_20_reg_5659[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(4),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1\,
      O => \mux_1_0__6\(4)
    );
\src_kernel_win_1_va_20_reg_5659[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(4),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(4),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3\,
      O => \mux_1_1__6\(4)
    );
\src_kernel_win_1_va_20_reg_5659[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(5),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1\,
      O => \mux_1_0__6\(5)
    );
\src_kernel_win_1_va_20_reg_5659[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(5),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(5),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3\,
      O => \mux_1_1__6\(5)
    );
\src_kernel_win_1_va_20_reg_5659[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(6),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1\,
      O => \mux_1_0__6\(6)
    );
\src_kernel_win_1_va_20_reg_5659[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(6),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(6),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3\,
      O => \mux_1_1__6\(6)
    );
\src_kernel_win_1_va_20_reg_5659[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(7),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3\,
      O => \mux_1_0__6\(7)
    );
\src_kernel_win_1_va_20_reg_5659[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(7),
      I1 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(7),
      I4 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7\,
      O => \mux_1_1__6\(7)
    );
\src_kernel_win_1_va_20_reg_5659_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(0),
      I1 => \mux_1_1__6\(0),
      O => \mux_2_0__3\(0),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(1),
      I1 => \mux_1_1__6\(1),
      O => \mux_2_0__3\(1),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(2),
      I1 => \mux_1_1__6\(2),
      O => \mux_2_0__3\(2),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(3),
      I1 => \mux_1_1__6\(3),
      O => \mux_2_0__3\(3),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(4),
      I1 => \mux_1_1__6\(4),
      O => \mux_2_0__3\(4),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(5),
      I1 => \mux_1_1__6\(5),
      O => \mux_2_0__3\(5),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(6),
      I1 => \mux_1_1__6\(6),
      O => \mux_2_0__3\(6),
      S => Q(1)
    );
\src_kernel_win_1_va_20_reg_5659_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__6\(7),
      I1 => \mux_1_1__6\(7),
      O => \mux_2_0__3\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51 is
  port (
    \mux_2_0__6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6\ : in STD_LOGIC;
    \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51 is
  signal \mux_1_0__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_1_va_21_reg_5665[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(0),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1\,
      O => \mux_1_0__7\(0)
    );
\src_kernel_win_1_va_21_reg_5665[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(0),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(0),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3\,
      O => \mux_1_1__7\(0)
    );
\src_kernel_win_1_va_21_reg_5665[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(1),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1\,
      O => \mux_1_0__7\(1)
    );
\src_kernel_win_1_va_21_reg_5665[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(1),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(1),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3\,
      O => \mux_1_1__7\(1)
    );
\src_kernel_win_1_va_21_reg_5665[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(2),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1\,
      O => \mux_1_0__7\(2)
    );
\src_kernel_win_1_va_21_reg_5665[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(2),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(2),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3\,
      O => \mux_1_1__7\(2)
    );
\src_kernel_win_1_va_21_reg_5665[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(3),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1\,
      O => \mux_1_0__7\(3)
    );
\src_kernel_win_1_va_21_reg_5665[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(3),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(3),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3\,
      O => \mux_1_1__7\(3)
    );
\src_kernel_win_1_va_21_reg_5665[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(4),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1\,
      O => \mux_1_0__7\(4)
    );
\src_kernel_win_1_va_21_reg_5665[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(4),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(4),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3\,
      O => \mux_1_1__7\(4)
    );
\src_kernel_win_1_va_21_reg_5665[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(5),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1\,
      O => \mux_1_0__7\(5)
    );
\src_kernel_win_1_va_21_reg_5665[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(5),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(5),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3\,
      O => \mux_1_1__7\(5)
    );
\src_kernel_win_1_va_21_reg_5665[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(6),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1\,
      O => \mux_1_0__7\(6)
    );
\src_kernel_win_1_va_21_reg_5665[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(6),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(6),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3\,
      O => \mux_1_1__7\(6)
    );
\src_kernel_win_1_va_21_reg_5665[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(7),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3\,
      O => \mux_1_0__7\(7)
    );
\src_kernel_win_1_va_21_reg_5665[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(7),
      I1 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(7),
      I4 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7\,
      O => \mux_1_1__7\(7)
    );
\src_kernel_win_1_va_21_reg_5665_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(0),
      I1 => \mux_1_1__7\(0),
      O => \mux_2_0__6\(0),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(1),
      I1 => \mux_1_1__7\(1),
      O => \mux_2_0__6\(1),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(2),
      I1 => \mux_1_1__7\(2),
      O => \mux_2_0__6\(2),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(3),
      I1 => \mux_1_1__7\(3),
      O => \mux_2_0__6\(3),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(4),
      I1 => \mux_1_1__7\(4),
      O => \mux_2_0__6\(4),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(5),
      I1 => \mux_1_1__7\(5),
      O => \mux_2_0__6\(5),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(6),
      I1 => \mux_1_1__7\(6),
      O => \mux_2_0__6\(6),
      S => Q(1)
    );
\src_kernel_win_1_va_21_reg_5665_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__7\(7),
      I1 => \mux_1_1__7\(7),
      O => \mux_2_0__6\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52 is
  port (
    \mux_2_0__5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6\ : in STD_LOGIC;
    \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52 is
  signal \mux_1_0__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_1_va_22_reg_5671[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(0),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1\,
      O => \mux_1_0__8\(0)
    );
\src_kernel_win_1_va_22_reg_5671[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(0),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(0),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3\,
      O => \mux_1_1__8\(0)
    );
\src_kernel_win_1_va_22_reg_5671[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(1),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1\,
      O => \mux_1_0__8\(1)
    );
\src_kernel_win_1_va_22_reg_5671[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(1),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(1),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3\,
      O => \mux_1_1__8\(1)
    );
\src_kernel_win_1_va_22_reg_5671[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(2),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1\,
      O => \mux_1_0__8\(2)
    );
\src_kernel_win_1_va_22_reg_5671[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(2),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(2),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3\,
      O => \mux_1_1__8\(2)
    );
\src_kernel_win_1_va_22_reg_5671[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(3),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1\,
      O => \mux_1_0__8\(3)
    );
\src_kernel_win_1_va_22_reg_5671[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(3),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(3),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3\,
      O => \mux_1_1__8\(3)
    );
\src_kernel_win_1_va_22_reg_5671[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(4),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1\,
      O => \mux_1_0__8\(4)
    );
\src_kernel_win_1_va_22_reg_5671[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(4),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(4),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3\,
      O => \mux_1_1__8\(4)
    );
\src_kernel_win_1_va_22_reg_5671[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(5),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1\,
      O => \mux_1_0__8\(5)
    );
\src_kernel_win_1_va_22_reg_5671[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(5),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(5),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3\,
      O => \mux_1_1__8\(5)
    );
\src_kernel_win_1_va_22_reg_5671[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(6),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1\,
      O => \mux_1_0__8\(6)
    );
\src_kernel_win_1_va_22_reg_5671[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(6),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(6),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3\,
      O => \mux_1_1__8\(6)
    );
\src_kernel_win_1_va_22_reg_5671[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(7),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3\,
      O => \mux_1_0__8\(7)
    );
\src_kernel_win_1_va_22_reg_5671[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(7),
      I1 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6\,
      I2 => Q(0),
      I3 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(7),
      I4 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\,
      I5 => \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7\,
      O => \mux_1_1__8\(7)
    );
\src_kernel_win_1_va_22_reg_5671_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(0),
      I1 => \mux_1_1__8\(0),
      O => \mux_2_0__5\(0),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(1),
      I1 => \mux_1_1__8\(1),
      O => \mux_2_0__5\(1),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(2),
      I1 => \mux_1_1__8\(2),
      O => \mux_2_0__5\(2),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(3),
      I1 => \mux_1_1__8\(3),
      O => \mux_2_0__5\(3),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(4),
      I1 => \mux_1_1__8\(4),
      O => \mux_2_0__5\(4),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(5),
      I1 => \mux_1_1__8\(5),
      O => \mux_2_0__5\(5),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(6),
      I1 => \mux_1_1__8\(6),
      O => \mux_2_0__5\(6),
      S => Q(1)
    );
\src_kernel_win_1_va_22_reg_5671_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__8\(7),
      I1 => \mux_1_1__8\(7),
      O => \mux_2_0__5\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53 is
  port (
    \mux_2_0__4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_0 : in STD_LOGIC;
    m_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_9_1 : in STD_LOGIC;
    m_i_16_1 : in STD_LOGIC;
    m_i_15_0 : in STD_LOGIC;
    m_i_15_1 : in STD_LOGIC;
    m_i_14_0 : in STD_LOGIC;
    m_i_14_1 : in STD_LOGIC;
    m_i_13_0 : in STD_LOGIC;
    m_i_13_1 : in STD_LOGIC;
    m_i_12_0 : in STD_LOGIC;
    m_i_12_1 : in STD_LOGIC;
    m_i_11_0 : in STD_LOGIC;
    m_i_11_1 : in STD_LOGIC;
    m_i_10_0 : in STD_LOGIC;
    m_i_10_1 : in STD_LOGIC;
    m_i_9_2 : in STD_LOGIC;
    m_i_9_3 : in STD_LOGIC;
    m_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_2 : in STD_LOGIC;
    m_i_9_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_3 : in STD_LOGIC;
    m_i_15_2 : in STD_LOGIC;
    m_i_15_3 : in STD_LOGIC;
    m_i_14_2 : in STD_LOGIC;
    m_i_14_3 : in STD_LOGIC;
    m_i_13_2 : in STD_LOGIC;
    m_i_13_3 : in STD_LOGIC;
    m_i_12_2 : in STD_LOGIC;
    m_i_12_3 : in STD_LOGIC;
    m_i_11_2 : in STD_LOGIC;
    m_i_11_3 : in STD_LOGIC;
    m_i_10_2 : in STD_LOGIC;
    m_i_10_3 : in STD_LOGIC;
    m_i_9_6 : in STD_LOGIC;
    m_i_9_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53 is
  signal \mux_1_0__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
m_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(6),
      I1 => \mux_1_1__9\(6),
      O => \mux_2_0__4\(6),
      S => Q(1)
    );
m_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(5),
      I1 => \mux_1_1__9\(5),
      O => \mux_2_0__4\(5),
      S => Q(1)
    );
m_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(4),
      I1 => \mux_1_1__9\(4),
      O => \mux_2_0__4\(4),
      S => Q(1)
    );
m_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(3),
      I1 => \mux_1_1__9\(3),
      O => \mux_2_0__4\(3),
      S => Q(1)
    );
m_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(2),
      I1 => \mux_1_1__9\(2),
      O => \mux_2_0__4\(2),
      S => Q(1)
    );
m_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(1),
      I1 => \mux_1_1__9\(1),
      O => \mux_2_0__4\(1),
      S => Q(1)
    );
m_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(0),
      I1 => \mux_1_1__9\(0),
      O => \mux_2_0__4\(0),
      S => Q(1)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_i_9_2,
      I2 => Q(0),
      I3 => m_i_9_0(7),
      I4 => m_i_9_1,
      I5 => m_i_9_3,
      O => \mux_1_0__9\(7)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(7),
      I1 => m_i_9_6,
      I2 => Q(0),
      I3 => m_i_9_5(7),
      I4 => m_i_9_1,
      I5 => m_i_9_7,
      O => \mux_1_1__9\(7)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_i_10_0,
      I2 => Q(0),
      I3 => m_i_9_0(6),
      I4 => m_i_9_1,
      I5 => m_i_10_1,
      O => \mux_1_0__9\(6)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(6),
      I1 => m_i_10_2,
      I2 => Q(0),
      I3 => m_i_9_5(6),
      I4 => m_i_9_1,
      I5 => m_i_10_3,
      O => \mux_1_1__9\(6)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_i_11_0,
      I2 => Q(0),
      I3 => m_i_9_0(5),
      I4 => m_i_9_1,
      I5 => m_i_11_1,
      O => \mux_1_0__9\(5)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(5),
      I1 => m_i_11_2,
      I2 => Q(0),
      I3 => m_i_9_5(5),
      I4 => m_i_9_1,
      I5 => m_i_11_3,
      O => \mux_1_1__9\(5)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_i_12_0,
      I2 => Q(0),
      I3 => m_i_9_0(4),
      I4 => m_i_9_1,
      I5 => m_i_12_1,
      O => \mux_1_0__9\(4)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(4),
      I1 => m_i_12_2,
      I2 => Q(0),
      I3 => m_i_9_5(4),
      I4 => m_i_9_1,
      I5 => m_i_12_3,
      O => \mux_1_1__9\(4)
    );
m_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_i_13_0,
      I2 => Q(0),
      I3 => m_i_9_0(3),
      I4 => m_i_9_1,
      I5 => m_i_13_1,
      O => \mux_1_0__9\(3)
    );
m_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(3),
      I1 => m_i_13_2,
      I2 => Q(0),
      I3 => m_i_9_5(3),
      I4 => m_i_9_1,
      I5 => m_i_13_3,
      O => \mux_1_1__9\(3)
    );
m_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_i_14_0,
      I2 => Q(0),
      I3 => m_i_9_0(2),
      I4 => m_i_9_1,
      I5 => m_i_14_1,
      O => \mux_1_0__9\(2)
    );
m_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(2),
      I1 => m_i_14_2,
      I2 => Q(0),
      I3 => m_i_9_5(2),
      I4 => m_i_9_1,
      I5 => m_i_14_3,
      O => \mux_1_1__9\(2)
    );
m_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_i_15_0,
      I2 => Q(0),
      I3 => m_i_9_0(1),
      I4 => m_i_9_1,
      I5 => m_i_15_1,
      O => \mux_1_0__9\(1)
    );
m_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(1),
      I1 => m_i_15_2,
      I2 => Q(0),
      I3 => m_i_9_5(1),
      I4 => m_i_9_1,
      I5 => m_i_15_3,
      O => \mux_1_1__9\(1)
    );
m_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m_i_16_0,
      I2 => Q(0),
      I3 => m_i_9_0(0),
      I4 => m_i_9_1,
      I5 => m_i_16_1,
      O => \mux_1_0__9\(0)
    );
m_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_4(0),
      I1 => m_i_16_2,
      I2 => Q(0),
      I3 => m_i_9_5(0),
      I4 => m_i_9_1,
      I5 => m_i_16_3,
      O => \mux_1_1__9\(0)
    );
m_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__9\(7),
      I1 => \mux_1_1__9\(7),
      O => \mux_2_0__4\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54 is
  port (
    \mux_1_0__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_1__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_1 : in STD_LOGIC;
    m_2 : in STD_LOGIC;
    m_3 : in STD_LOGIC;
    m_4 : in STD_LOGIC;
    m_5 : in STD_LOGIC;
    m_6 : in STD_LOGIC;
    m_7 : in STD_LOGIC;
    m_8 : in STD_LOGIC;
    m_9 : in STD_LOGIC;
    m_10 : in STD_LOGIC;
    m_11 : in STD_LOGIC;
    m_12 : in STD_LOGIC;
    m_13 : in STD_LOGIC;
    m_14 : in STD_LOGIC;
    m_15 : in STD_LOGIC;
    m_16 : in STD_LOGIC;
    m_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_18 : in STD_LOGIC;
    m_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_20 : in STD_LOGIC;
    m_21 : in STD_LOGIC;
    m_22 : in STD_LOGIC;
    m_23 : in STD_LOGIC;
    m_24 : in STD_LOGIC;
    m_25 : in STD_LOGIC;
    m_26 : in STD_LOGIC;
    m_27 : in STD_LOGIC;
    m_28 : in STD_LOGIC;
    m_29 : in STD_LOGIC;
    m_30 : in STD_LOGIC;
    m_31 : in STD_LOGIC;
    m_32 : in STD_LOGIC;
    m_33 : in STD_LOGIC;
    m_34 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54 is
begin
m_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_15,
      I2 => Q(0),
      I3 => m_0(7),
      I4 => m_1,
      I5 => m_16,
      O => \mux_1_0__0\(7)
    );
m_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(6),
      I1 => m_31,
      I2 => Q(0),
      I3 => m_19(6),
      I4 => m_1,
      I5 => m_32,
      O => \mux_1_1__0\(6)
    );
m_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_13,
      I2 => Q(0),
      I3 => m_0(6),
      I4 => m_1,
      I5 => m_14,
      O => \mux_1_0__0\(6)
    );
m_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(5),
      I1 => m_29,
      I2 => Q(0),
      I3 => m_19(5),
      I4 => m_1,
      I5 => m_30,
      O => \mux_1_1__0\(5)
    );
m_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_11,
      I2 => Q(0),
      I3 => m_0(5),
      I4 => m_1,
      I5 => m_12,
      O => \mux_1_0__0\(5)
    );
m_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(4),
      I1 => m_27,
      I2 => Q(0),
      I3 => m_19(4),
      I4 => m_1,
      I5 => m_28,
      O => \mux_1_1__0\(4)
    );
m_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_9,
      I2 => Q(0),
      I3 => m_0(4),
      I4 => m_1,
      I5 => m_10,
      O => \mux_1_0__0\(4)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(3),
      I1 => m_25,
      I2 => Q(0),
      I3 => m_19(3),
      I4 => m_1,
      I5 => m_26,
      O => \mux_1_1__0\(3)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_7,
      I2 => Q(0),
      I3 => m_0(3),
      I4 => m_1,
      I5 => m_8,
      O => \mux_1_0__0\(3)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(2),
      I1 => m_23,
      I2 => Q(0),
      I3 => m_19(2),
      I4 => m_1,
      I5 => m_24,
      O => \mux_1_1__0\(2)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_5,
      I2 => Q(0),
      I3 => m_0(2),
      I4 => m_1,
      I5 => m_6,
      O => \mux_1_0__0\(2)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(1),
      I1 => m_21,
      I2 => Q(0),
      I3 => m_19(1),
      I4 => m_1,
      I5 => m_22,
      O => \mux_1_1__0\(1)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_3,
      I2 => Q(0),
      I3 => m_0(1),
      I4 => m_1,
      I5 => m_4,
      O => \mux_1_0__0\(1)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(0),
      I1 => m_18,
      I2 => Q(0),
      I3 => m_19(0),
      I4 => m_1,
      I5 => m_20,
      O => \mux_1_1__0\(0)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m,
      I2 => Q(0),
      I3 => m_0(0),
      I4 => m_1,
      I5 => m_2,
      O => \mux_1_0__0\(0)
    );
m_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_17(7),
      I1 => m_33,
      I2 => Q(0),
      I3 => m_19(7),
      I4 => m_1,
      I5 => m_34,
      O => \mux_1_1__0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55 is
  port (
    \mux_2_0__7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5\ : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55 is
  signal \mux_1_0__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_2_va_35_reg_5703[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1\,
      O => \mux_1_0__10\(0)
    );
\src_kernel_win_2_va_35_reg_5703[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(0),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3\,
      O => \mux_1_1__10\(0)
    );
\src_kernel_win_2_va_35_reg_5703[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1\,
      O => \mux_1_0__10\(1)
    );
\src_kernel_win_2_va_35_reg_5703[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(1),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3\,
      O => \mux_1_1__10\(1)
    );
\src_kernel_win_2_va_35_reg_5703[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1\,
      O => \mux_1_0__10\(2)
    );
\src_kernel_win_2_va_35_reg_5703[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(2),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3\,
      O => \mux_1_1__10\(2)
    );
\src_kernel_win_2_va_35_reg_5703[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1\,
      O => \mux_1_0__10\(3)
    );
\src_kernel_win_2_va_35_reg_5703[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(3),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3\,
      O => \mux_1_1__10\(3)
    );
\src_kernel_win_2_va_35_reg_5703[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1\,
      O => \mux_1_0__10\(4)
    );
\src_kernel_win_2_va_35_reg_5703[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(4),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3\,
      O => \mux_1_1__10\(4)
    );
\src_kernel_win_2_va_35_reg_5703[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1\,
      O => \mux_1_0__10\(5)
    );
\src_kernel_win_2_va_35_reg_5703[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(5),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3\,
      O => \mux_1_1__10\(5)
    );
\src_kernel_win_2_va_35_reg_5703[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1\,
      O => \mux_1_0__10\(6)
    );
\src_kernel_win_2_va_35_reg_5703[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(6),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3\,
      O => \mux_1_1__10\(6)
    );
\src_kernel_win_2_va_35_reg_5703[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2\,
      O => \mux_1_0__10\(7)
    );
\src_kernel_win_2_va_35_reg_5703[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(7),
      I1 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6\,
      O => \mux_1_1__10\(7)
    );
\src_kernel_win_2_va_35_reg_5703_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(0),
      I1 => \mux_1_1__10\(0),
      O => \mux_2_0__7\(0),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(1),
      I1 => \mux_1_1__10\(1),
      O => \mux_2_0__7\(1),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(2),
      I1 => \mux_1_1__10\(2),
      O => \mux_2_0__7\(2),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(3),
      I1 => \mux_1_1__10\(3),
      O => \mux_2_0__7\(3),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(4),
      I1 => \mux_1_1__10\(4),
      O => \mux_2_0__7\(4),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(5),
      I1 => \mux_1_1__10\(5),
      O => \mux_2_0__7\(5),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(6),
      I1 => \mux_1_1__10\(6),
      O => \mux_2_0__7\(6),
      S => Q(1)
    );
\src_kernel_win_2_va_35_reg_5703_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__10\(7),
      I1 => \mux_1_1__10\(7),
      O => \mux_2_0__7\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56 is
  port (
    \mux_2_0__10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5\ : in STD_LOGIC;
    \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56 is
  signal \mux_1_0__11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_2_va_36_reg_5709[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1\,
      O => \mux_1_0__11\(0)
    );
\src_kernel_win_2_va_36_reg_5709[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(0),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3\,
      O => \mux_1_1__11\(0)
    );
\src_kernel_win_2_va_36_reg_5709[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1\,
      O => \mux_1_0__11\(1)
    );
\src_kernel_win_2_va_36_reg_5709[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(1),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3\,
      O => \mux_1_1__11\(1)
    );
\src_kernel_win_2_va_36_reg_5709[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1\,
      O => \mux_1_0__11\(2)
    );
\src_kernel_win_2_va_36_reg_5709[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(2),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3\,
      O => \mux_1_1__11\(2)
    );
\src_kernel_win_2_va_36_reg_5709[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1\,
      O => \mux_1_0__11\(3)
    );
\src_kernel_win_2_va_36_reg_5709[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(3),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3\,
      O => \mux_1_1__11\(3)
    );
\src_kernel_win_2_va_36_reg_5709[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1\,
      O => \mux_1_0__11\(4)
    );
\src_kernel_win_2_va_36_reg_5709[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(4),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3\,
      O => \mux_1_1__11\(4)
    );
\src_kernel_win_2_va_36_reg_5709[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1\,
      O => \mux_1_0__11\(5)
    );
\src_kernel_win_2_va_36_reg_5709[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(5),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3\,
      O => \mux_1_1__11\(5)
    );
\src_kernel_win_2_va_36_reg_5709[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1\,
      O => \mux_1_0__11\(6)
    );
\src_kernel_win_2_va_36_reg_5709[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(6),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3\,
      O => \mux_1_1__11\(6)
    );
\src_kernel_win_2_va_36_reg_5709[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2\,
      O => \mux_1_0__11\(7)
    );
\src_kernel_win_2_va_36_reg_5709[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(7),
      I1 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6\,
      O => \mux_1_1__11\(7)
    );
\src_kernel_win_2_va_36_reg_5709_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(0),
      I1 => \mux_1_1__11\(0),
      O => \mux_2_0__10\(0),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(1),
      I1 => \mux_1_1__11\(1),
      O => \mux_2_0__10\(1),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(2),
      I1 => \mux_1_1__11\(2),
      O => \mux_2_0__10\(2),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(3),
      I1 => \mux_1_1__11\(3),
      O => \mux_2_0__10\(3),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(4),
      I1 => \mux_1_1__11\(4),
      O => \mux_2_0__10\(4),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(5),
      I1 => \mux_1_1__11\(5),
      O => \mux_2_0__10\(5),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(6),
      I1 => \mux_1_1__11\(6),
      O => \mux_2_0__10\(6),
      S => Q(1)
    );
\src_kernel_win_2_va_36_reg_5709_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__11\(7),
      I1 => \mux_1_1__11\(7),
      O => \mux_2_0__10\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57 is
  port (
    \mux_2_0__9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5\ : in STD_LOGIC;
    \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57 is
  signal \mux_1_0__12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\src_kernel_win_2_va_37_reg_5715[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1\,
      O => \mux_1_0__12\(0)
    );
\src_kernel_win_2_va_37_reg_5715[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(0),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3\,
      O => \mux_1_1__12\(0)
    );
\src_kernel_win_2_va_37_reg_5715[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1\,
      O => \mux_1_0__12\(1)
    );
\src_kernel_win_2_va_37_reg_5715[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(1),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3\,
      O => \mux_1_1__12\(1)
    );
\src_kernel_win_2_va_37_reg_5715[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1\,
      O => \mux_1_0__12\(2)
    );
\src_kernel_win_2_va_37_reg_5715[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(2),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3\,
      O => \mux_1_1__12\(2)
    );
\src_kernel_win_2_va_37_reg_5715[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1\,
      O => \mux_1_0__12\(3)
    );
\src_kernel_win_2_va_37_reg_5715[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(3),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3\,
      O => \mux_1_1__12\(3)
    );
\src_kernel_win_2_va_37_reg_5715[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1\,
      O => \mux_1_0__12\(4)
    );
\src_kernel_win_2_va_37_reg_5715[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(4),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3\,
      O => \mux_1_1__12\(4)
    );
\src_kernel_win_2_va_37_reg_5715[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1\,
      O => \mux_1_0__12\(5)
    );
\src_kernel_win_2_va_37_reg_5715[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(5),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3\,
      O => \mux_1_1__12\(5)
    );
\src_kernel_win_2_va_37_reg_5715[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1\,
      O => \mux_1_0__12\(6)
    );
\src_kernel_win_2_va_37_reg_5715[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(6),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3\,
      O => \mux_1_1__12\(6)
    );
\src_kernel_win_2_va_37_reg_5715[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2\,
      O => \mux_1_0__12\(7)
    );
\src_kernel_win_2_va_37_reg_5715[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(7),
      I1 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5\,
      I2 => Q(0),
      I3 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6\,
      O => \mux_1_1__12\(7)
    );
\src_kernel_win_2_va_37_reg_5715_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(0),
      I1 => \mux_1_1__12\(0),
      O => \mux_2_0__9\(0),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(1),
      I1 => \mux_1_1__12\(1),
      O => \mux_2_0__9\(1),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(2),
      I1 => \mux_1_1__12\(2),
      O => \mux_2_0__9\(2),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(3),
      I1 => \mux_1_1__12\(3),
      O => \mux_2_0__9\(3),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(4),
      I1 => \mux_1_1__12\(4),
      O => \mux_2_0__9\(4),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(5),
      I1 => \mux_1_1__12\(5),
      O => \mux_2_0__9\(5),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(6),
      I1 => \mux_1_1__12\(6),
      O => \mux_2_0__9\(6),
      S => Q(1)
    );
\src_kernel_win_2_va_37_reg_5715_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__12\(7),
      I1 => \mux_1_1__12\(7),
      O => \mux_2_0__9\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58 is
  port (
    \mux_2_0__8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_0 : in STD_LOGIC;
    m_i_9_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    m_i_16_1 : in STD_LOGIC;
    m_i_15_0 : in STD_LOGIC;
    m_i_15_1 : in STD_LOGIC;
    m_i_14_0 : in STD_LOGIC;
    m_i_14_1 : in STD_LOGIC;
    m_i_13_0 : in STD_LOGIC;
    m_i_13_1 : in STD_LOGIC;
    m_i_12_0 : in STD_LOGIC;
    m_i_12_1 : in STD_LOGIC;
    m_i_11_0 : in STD_LOGIC;
    m_i_11_1 : in STD_LOGIC;
    m_i_10_0 : in STD_LOGIC;
    m_i_10_1 : in STD_LOGIC;
    m_i_9_1 : in STD_LOGIC;
    m_i_9_2 : in STD_LOGIC;
    m_i_9_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_2 : in STD_LOGIC;
    m_i_9_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_i_16_3 : in STD_LOGIC;
    m_i_15_2 : in STD_LOGIC;
    m_i_15_3 : in STD_LOGIC;
    m_i_14_2 : in STD_LOGIC;
    m_i_14_3 : in STD_LOGIC;
    m_i_13_2 : in STD_LOGIC;
    m_i_13_3 : in STD_LOGIC;
    m_i_12_2 : in STD_LOGIC;
    m_i_12_3 : in STD_LOGIC;
    m_i_11_2 : in STD_LOGIC;
    m_i_11_3 : in STD_LOGIC;
    m_i_10_2 : in STD_LOGIC;
    m_i_10_3 : in STD_LOGIC;
    m_i_9_5 : in STD_LOGIC;
    m_i_9_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58 is
  signal \mux_1_0__13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
m_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(6),
      I1 => \mux_1_1__13\(6),
      O => \mux_2_0__8\(6),
      S => Q(1)
    );
m_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(5),
      I1 => \mux_1_1__13\(5),
      O => \mux_2_0__8\(5),
      S => Q(1)
    );
m_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(4),
      I1 => \mux_1_1__13\(4),
      O => \mux_2_0__8\(4),
      S => Q(1)
    );
m_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(3),
      I1 => \mux_1_1__13\(3),
      O => \mux_2_0__8\(3),
      S => Q(1)
    );
m_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(2),
      I1 => \mux_1_1__13\(2),
      O => \mux_2_0__8\(2),
      S => Q(1)
    );
m_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(1),
      I1 => \mux_1_1__13\(1),
      O => \mux_2_0__8\(1),
      S => Q(1)
    );
m_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(0),
      I1 => \mux_1_1__13\(0),
      O => \mux_2_0__8\(0),
      S => Q(1)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_i_9_1,
      I2 => Q(0),
      I3 => m_i_9_0(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_9_2,
      O => \mux_1_0__13\(7)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(7),
      I1 => m_i_9_5,
      I2 => Q(0),
      I3 => m_i_9_4(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_9_6,
      O => \mux_1_1__13\(7)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_i_10_0,
      I2 => Q(0),
      I3 => m_i_9_0(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_10_1,
      O => \mux_1_0__13\(6)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(6),
      I1 => m_i_10_2,
      I2 => Q(0),
      I3 => m_i_9_4(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_10_3,
      O => \mux_1_1__13\(6)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_i_11_0,
      I2 => Q(0),
      I3 => m_i_9_0(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_11_1,
      O => \mux_1_0__13\(5)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(5),
      I1 => m_i_11_2,
      I2 => Q(0),
      I3 => m_i_9_4(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_11_3,
      O => \mux_1_1__13\(5)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_i_12_0,
      I2 => Q(0),
      I3 => m_i_9_0(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_12_1,
      O => \mux_1_0__13\(4)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(4),
      I1 => m_i_12_2,
      I2 => Q(0),
      I3 => m_i_9_4(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_12_3,
      O => \mux_1_1__13\(4)
    );
m_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_i_13_0,
      I2 => Q(0),
      I3 => m_i_9_0(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_13_1,
      O => \mux_1_0__13\(3)
    );
m_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(3),
      I1 => m_i_13_2,
      I2 => Q(0),
      I3 => m_i_9_4(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_13_3,
      O => \mux_1_1__13\(3)
    );
m_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_i_14_0,
      I2 => Q(0),
      I3 => m_i_9_0(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_14_1,
      O => \mux_1_0__13\(2)
    );
m_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(2),
      I1 => m_i_14_2,
      I2 => Q(0),
      I3 => m_i_9_4(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_14_3,
      O => \mux_1_1__13\(2)
    );
m_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_i_15_0,
      I2 => Q(0),
      I3 => m_i_9_0(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_15_1,
      O => \mux_1_0__13\(1)
    );
m_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(1),
      I1 => m_i_15_2,
      I2 => Q(0),
      I3 => m_i_9_4(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_15_3,
      O => \mux_1_1__13\(1)
    );
m_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m_i_16_0,
      I2 => Q(0),
      I3 => m_i_9_0(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_16_1,
      O => \mux_1_0__13\(0)
    );
m_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_i_9_3(0),
      I1 => m_i_16_2,
      I2 => Q(0),
      I3 => m_i_9_4(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_i_16_3,
      O => \mux_1_1__13\(0)
    );
m_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__13\(7),
      I1 => \mux_1_1__13\(7),
      O => \mux_2_0__8\(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59 is
  port (
    \mux_1_0__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_1__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    m_1 : in STD_LOGIC;
    m_2 : in STD_LOGIC;
    m_3 : in STD_LOGIC;
    m_4 : in STD_LOGIC;
    m_5 : in STD_LOGIC;
    m_6 : in STD_LOGIC;
    m_7 : in STD_LOGIC;
    m_8 : in STD_LOGIC;
    m_9 : in STD_LOGIC;
    m_10 : in STD_LOGIC;
    m_11 : in STD_LOGIC;
    m_12 : in STD_LOGIC;
    m_13 : in STD_LOGIC;
    m_14 : in STD_LOGIC;
    m_15 : in STD_LOGIC;
    m_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_17 : in STD_LOGIC;
    m_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_19 : in STD_LOGIC;
    m_20 : in STD_LOGIC;
    m_21 : in STD_LOGIC;
    m_22 : in STD_LOGIC;
    m_23 : in STD_LOGIC;
    m_24 : in STD_LOGIC;
    m_25 : in STD_LOGIC;
    m_26 : in STD_LOGIC;
    m_27 : in STD_LOGIC;
    m_28 : in STD_LOGIC;
    m_29 : in STD_LOGIC;
    m_30 : in STD_LOGIC;
    m_31 : in STD_LOGIC;
    m_32 : in STD_LOGIC;
    m_33 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59 : entity is "gaussian_mux_53_8qcK";
end cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59 is
begin
m_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => m_14,
      I2 => Q(0),
      I3 => m_0(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_15,
      O => \mux_1_0__1\(7)
    );
m_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(6),
      I1 => m_30,
      I2 => Q(0),
      I3 => m_18(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_31,
      O => \mux_1_1__1\(6)
    );
m_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => m_12,
      I2 => Q(0),
      I3 => m_0(6),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_13,
      O => \mux_1_0__1\(6)
    );
m_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(5),
      I1 => m_28,
      I2 => Q(0),
      I3 => m_18(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_29,
      O => \mux_1_1__1\(5)
    );
m_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => m_10,
      I2 => Q(0),
      I3 => m_0(5),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_11,
      O => \mux_1_0__1\(5)
    );
m_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(4),
      I1 => m_26,
      I2 => Q(0),
      I3 => m_18(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_27,
      O => \mux_1_1__1\(4)
    );
m_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => m_8,
      I2 => Q(0),
      I3 => m_0(4),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_9,
      O => \mux_1_0__1\(4)
    );
m_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(3),
      I1 => m_24,
      I2 => Q(0),
      I3 => m_18(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_25,
      O => \mux_1_1__1\(3)
    );
m_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => m_6,
      I2 => Q(0),
      I3 => m_0(3),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_7,
      O => \mux_1_0__1\(3)
    );
m_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(2),
      I1 => m_22,
      I2 => Q(0),
      I3 => m_18(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_23,
      O => \mux_1_1__1\(2)
    );
m_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => m_4,
      I2 => Q(0),
      I3 => m_0(2),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_5,
      O => \mux_1_0__1\(2)
    );
m_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(1),
      I1 => m_20,
      I2 => Q(0),
      I3 => m_18(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_21,
      O => \mux_1_1__1\(1)
    );
m_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => m_2,
      I2 => Q(0),
      I3 => m_0(1),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_3,
      O => \mux_1_0__1\(1)
    );
m_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(0),
      I1 => m_17,
      I2 => Q(0),
      I3 => m_18(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_19,
      O => \mux_1_1__1\(0)
    );
m_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => m,
      I2 => Q(0),
      I3 => m_0(0),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_1,
      O => \mux_1_0__1\(0)
    );
m_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => m_16(7),
      I1 => m_32,
      I2 => Q(0),
      I3 => m_18(7),
      I4 => brmerge_reg_5483_pp0_iter1_reg,
      I5 => m_33,
      O => \mux_1_1__1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_start_for_GaussiaIfE is
  port (
    start_for_GaussianBlur_U0_full_n : out STD_LOGIC;
    GaussianBlur_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Mat2AXIvideo_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_start_for_GaussiaIfE : entity is "start_for_GaussiaIfE";
end cv_ov5640_gaussian_0_0_start_for_GaussiaIfE;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_start_for_GaussiaIfE is
  signal \^gaussianblur_u0_ap_start\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_gaussianblur_u0_full_n\ : STD_LOGIC;
begin
  GaussianBlur_U0_ap_start <= \^gaussianblur_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_GaussianBlur_U0_full_n <= \^start_for_gaussianblur_u0_full_n\;
\SRL_SIG[1][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_for_gaussianblur_u0_full_n\,
      I1 => start_once_reg_0,
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      O => \^internal_full_n_reg_0\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200022222"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => \^internal_full_n_reg_0\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => start_once_reg,
      I4 => ap_start,
      I5 => int_ap_idle_reg,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^gaussianblur_u0_ap_start\,
      I1 => Q(0),
      I2 => int_ap_idle_reg_0(0),
      I3 => Mat2AXIvideo_U0_ap_start,
      I4 => int_ap_idle_reg_1(0),
      O => int_ap_idle_i_2_n_0
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_empty_n_reg_0,
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => internal_empty_n_reg_1,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^gaussianblur_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_gaussianblur_u0_full_n\,
      I2 => \internal_full_n_i_2__0_n_0\,
      I3 => start_once_reg_0,
      I4 => \^internal_full_n_reg_0\,
      I5 => \mOutPtr_reg[2]_0\,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^start_for_gaussianblur_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA9AAA"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\,
      I1 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I2 => ap_start,
      I3 => \^start_for_gaussianblur_u0_full_n\,
      I4 => start_once_reg_0,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BADF4520"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg_0,
      I2 => \^internal_full_n_reg_0\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEF7FF10110800"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => start_once_reg_0,
      I3 => \^internal_full_n_reg_0\,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    Mat2AXIvideo_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_ap_ready : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    dst_rows_V_c_empty_n : in STD_LOGIC;
    dst_cols_V_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_cols_V_c_full_n : in STD_LOGIC;
    src_rows_V_c_full_n : in STD_LOGIC;
    dst_rows_V_c_full_n : in STD_LOGIC;
    src_cols_V_c_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu : entity is "start_for_Mat2AXIHfu";
end cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu is
  signal \^mat2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal internal_full_n_i_2_n_0 : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
begin
  Mat2AXIvideo_U0_ap_start <= \^mat2axivideo_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  shiftReg_ce <= \^shiftreg_ce\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => dst_cols_V_c_full_n,
      I2 => src_rows_V_c_full_n,
      I3 => dst_rows_V_c_full_n,
      I4 => src_cols_V_c_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_0\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^mat2axivideo_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^mat2axivideo_u0_ap_start\,
      I4 => internal_empty_n_reg_1,
      I5 => CO(0),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^mat2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_mat2axivideo_u0_full_n\,
      I2 => internal_full_n_i_2_n_0,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => Mat2AXIvideo_U0_ap_ready,
      I5 => \^mat2axivideo_u0_ap_start\,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => internal_full_n_i_2_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^mat2axivideo_u0_ap_start\,
      I1 => Mat2AXIvideo_U0_ap_ready,
      I2 => \^internal_full_n_reg_0\,
      I3 => start_once_reg,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => \^internal_full_n_reg_0\,
      I3 => Mat2AXIvideo_U0_ap_ready,
      I4 => \^mat2axivideo_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => E(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => dst_rows_V_c_empty_n,
      I2 => \^mat2axivideo_u0_ap_start\,
      I3 => dst_cols_V_c_empty_n,
      I4 => Q(0),
      O => internal_empty_n_reg_0(0)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => Mat2AXIvideo_U0_ap_ready,
      I4 => \^mat2axivideo_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_87
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      \right_border_buf_0_s_fu_506_reg[0]\ => \right_border_buf_0_s_fu_506_reg[0]\,
      \right_border_buf_0_s_fu_506_reg[1]\ => \right_border_buf_0_s_fu_506_reg[1]\,
      \right_border_buf_0_s_fu_506_reg[2]\ => \right_border_buf_0_s_fu_506_reg[2]\,
      \right_border_buf_0_s_fu_506_reg[3]\ => \right_border_buf_0_s_fu_506_reg[3]\,
      \right_border_buf_0_s_fu_506_reg[4]\ => \right_border_buf_0_s_fu_506_reg[4]\,
      \right_border_buf_0_s_fu_506_reg[5]\ => \right_border_buf_0_s_fu_506_reg[5]\,
      \right_border_buf_0_s_fu_506_reg[6]\ => \right_border_buf_0_s_fu_506_reg[6]\,
      \right_border_buf_0_s_fu_506_reg[7]\ => \right_border_buf_0_s_fu_506_reg[7]\,
      \right_border_buf_0_s_fu_506_reg[7]_0\ => \right_border_buf_0_s_fu_506_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_4_0_fu_1902_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_21_reg_5621_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]_0\ : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    tmp_9_reg_5358 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_86
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      col_buf_0_val_4_0_fu_1902_p3(7 downto 0) => col_buf_0_val_4_0_fu_1902_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__2\(7 downto 0) => \mux_2_0__2\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ => \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      \right_border_buf_0_3_fu_526_reg[0]\ => \right_border_buf_0_3_fu_526_reg[0]\,
      \right_border_buf_0_3_fu_526_reg[1]\ => \right_border_buf_0_3_fu_526_reg[1]\,
      \right_border_buf_0_3_fu_526_reg[2]\ => \right_border_buf_0_3_fu_526_reg[2]\,
      \right_border_buf_0_3_fu_526_reg[3]\ => \right_border_buf_0_3_fu_526_reg[3]\,
      \right_border_buf_0_3_fu_526_reg[4]\ => \right_border_buf_0_3_fu_526_reg[4]\,
      \right_border_buf_0_3_fu_526_reg[5]\ => \right_border_buf_0_3_fu_526_reg[5]\,
      \right_border_buf_0_3_fu_526_reg[6]\ => \right_border_buf_0_3_fu_526_reg[6]\,
      \right_border_buf_0_3_fu_526_reg[7]\ => \right_border_buf_0_3_fu_526_reg[7]\,
      \right_border_buf_0_3_fu_526_reg[7]_0\ => \right_border_buf_0_3_fu_526_reg[7]_0\,
      \src_kernel_win_0_va_21_reg_5621_reg[7]\(0) => \src_kernel_win_0_va_21_reg_5621_reg[7]\(0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      tmp_9_reg_5358 => tmp_9_reg_5358
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_85
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[0]\ => \right_border_buf_0_6_fu_546_reg[0]\,
      \right_border_buf_0_6_fu_546_reg[1]\ => \right_border_buf_0_6_fu_546_reg[1]\,
      \right_border_buf_0_6_fu_546_reg[2]\ => \right_border_buf_0_6_fu_546_reg[2]\,
      \right_border_buf_0_6_fu_546_reg[3]\ => \right_border_buf_0_6_fu_546_reg[3]\,
      \right_border_buf_0_6_fu_546_reg[4]\ => \right_border_buf_0_6_fu_546_reg[4]\,
      \right_border_buf_0_6_fu_546_reg[5]\ => \right_border_buf_0_6_fu_546_reg[5]\,
      \right_border_buf_0_6_fu_546_reg[6]\ => \right_border_buf_0_6_fu_546_reg[6]\,
      \right_border_buf_0_6_fu_546_reg[7]\ => \right_border_buf_0_6_fu_546_reg[7]\,
      \right_border_buf_0_6_fu_546_reg[7]_0\ => \right_border_buf_0_6_fu_546_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mux_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mux_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_0_val_4_0_fu_1902_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_84
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      col_buf_0_val_4_0_fu_1902_p3(7 downto 0) => col_buf_0_val_4_0_fu_1902_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => m(1 downto 0),
      mux_1_0(7 downto 0) => mux_1_0(7 downto 0),
      mux_1_1(7 downto 0) => mux_1_1(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[0]\ => \right_border_buf_0_9_fu_566_reg[0]\,
      \right_border_buf_0_9_fu_566_reg[1]\ => \right_border_buf_0_9_fu_566_reg[1]\,
      \right_border_buf_0_9_fu_566_reg[2]\ => \right_border_buf_0_9_fu_566_reg[2]\,
      \right_border_buf_0_9_fu_566_reg[3]\ => \right_border_buf_0_9_fu_566_reg[3]\,
      \right_border_buf_0_9_fu_566_reg[4]\ => \right_border_buf_0_9_fu_566_reg[4]\,
      \right_border_buf_0_9_fu_566_reg[5]\ => \right_border_buf_0_9_fu_566_reg[5]\,
      \right_border_buf_0_9_fu_566_reg[6]\ => \right_border_buf_0_9_fu_566_reg[6]\,
      \right_border_buf_0_9_fu_566_reg[7]\ => \right_border_buf_0_9_fu_566_reg[7]\,
      \right_border_buf_0_9_fu_566_reg[7]_0\ => \right_border_buf_0_9_fu_566_reg[7]_0\,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_0_val_4_0_fu_1902_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_5615_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_0_va_20_reg_5615_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_5627_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[0]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[1]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[2]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[3]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[4]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[5]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[6]\ : in STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_83
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => m(0),
      m_0(7 downto 0) => m_0(7 downto 0),
      mux_2_0(7 downto 0) => mux_2_0(7 downto 0),
      \mux_2_0__0\(7 downto 0) => \mux_2_0__0\(7 downto 0),
      \mux_2_0__1\(7 downto 0) => \mux_2_0__1\(7 downto 0),
      ram_reg_0 => col_buf_0_val_4_0_fu_1902_p3(0),
      ram_reg_1 => col_buf_0_val_4_0_fu_1902_p3(1),
      ram_reg_2 => col_buf_0_val_4_0_fu_1902_p3(2),
      ram_reg_3 => col_buf_0_val_4_0_fu_1902_p3(3),
      ram_reg_4 => col_buf_0_val_4_0_fu_1902_p3(4),
      ram_reg_5 => col_buf_0_val_4_0_fu_1902_p3(5),
      ram_reg_6 => col_buf_0_val_4_0_fu_1902_p3(6),
      ram_reg_7 => col_buf_0_val_4_0_fu_1902_p3(7),
      ram_reg_8(10 downto 0) => ram_reg(10 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_0(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[0]\ => \right_border_buf_0_12_fu_586_reg[0]\,
      \right_border_buf_0_12_fu_586_reg[1]\ => \right_border_buf_0_12_fu_586_reg[1]\,
      \right_border_buf_0_12_fu_586_reg[2]\ => \right_border_buf_0_12_fu_586_reg[2]\,
      \right_border_buf_0_12_fu_586_reg[3]\ => \right_border_buf_0_12_fu_586_reg[3]\,
      \right_border_buf_0_12_fu_586_reg[4]\ => \right_border_buf_0_12_fu_586_reg[4]\,
      \right_border_buf_0_12_fu_586_reg[5]\ => \right_border_buf_0_12_fu_586_reg[5]\,
      \right_border_buf_0_12_fu_586_reg[6]\ => \right_border_buf_0_12_fu_586_reg[6]\,
      \right_border_buf_0_12_fu_586_reg[7]\ => \right_border_buf_0_12_fu_586_reg[7]\,
      \right_border_buf_0_12_fu_586_reg[7]_0\ => \right_border_buf_0_12_fu_586_reg[7]_0\,
      \src_kernel_win_0_va_20_reg_5615_reg[7]\(0) => \src_kernel_win_0_va_20_reg_5615_reg[7]\(0),
      \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]\(0) => \src_kernel_win_0_va_22_reg_5627_reg[7]\(0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(7 downto 0) => \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => \tmp_62_reg_5443_reg[2]\(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => \tmp_63_reg_5450_reg[2]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_82
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[0]\ => \right_border_buf_1_s_fu_606_reg[0]\,
      \right_border_buf_1_s_fu_606_reg[1]\ => \right_border_buf_1_s_fu_606_reg[1]\,
      \right_border_buf_1_s_fu_606_reg[2]\ => \right_border_buf_1_s_fu_606_reg[2]\,
      \right_border_buf_1_s_fu_606_reg[3]\ => \right_border_buf_1_s_fu_606_reg[3]\,
      \right_border_buf_1_s_fu_606_reg[4]\ => \right_border_buf_1_s_fu_606_reg[4]\,
      \right_border_buf_1_s_fu_606_reg[5]\ => \right_border_buf_1_s_fu_606_reg[5]\,
      \right_border_buf_1_s_fu_606_reg[6]\ => \right_border_buf_1_s_fu_606_reg[6]\,
      \right_border_buf_1_s_fu_606_reg[7]\ => \right_border_buf_1_s_fu_606_reg[7]\,
      \right_border_buf_1_s_fu_606_reg[7]_0\ => \right_border_buf_1_s_fu_606_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_4_0_fu_2292_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_21_reg_5665_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_81
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      col_buf_1_val_4_0_fu_2292_p3(7 downto 0) => col_buf_1_val_4_0_fu_2292_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__6\(7 downto 0) => \mux_2_0__6\(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[0]\ => \right_border_buf_1_3_fu_626_reg[0]\,
      \right_border_buf_1_3_fu_626_reg[1]\ => \right_border_buf_1_3_fu_626_reg[1]\,
      \right_border_buf_1_3_fu_626_reg[2]\ => \right_border_buf_1_3_fu_626_reg[2]\,
      \right_border_buf_1_3_fu_626_reg[3]\ => \right_border_buf_1_3_fu_626_reg[3]\,
      \right_border_buf_1_3_fu_626_reg[4]\ => \right_border_buf_1_3_fu_626_reg[4]\,
      \right_border_buf_1_3_fu_626_reg[5]\ => \right_border_buf_1_3_fu_626_reg[5]\,
      \right_border_buf_1_3_fu_626_reg[6]\ => \right_border_buf_1_3_fu_626_reg[6]\,
      \right_border_buf_1_3_fu_626_reg[7]\ => \right_border_buf_1_3_fu_626_reg[7]\,
      \right_border_buf_1_3_fu_626_reg[7]_0\ => \right_border_buf_1_3_fu_626_reg[7]_0\,
      \src_kernel_win_1_va_21_reg_5665_reg[7]\(0) => \src_kernel_win_1_va_21_reg_5665_reg[7]\(0),
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_80
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[0]\ => \right_border_buf_1_6_fu_646_reg[0]\,
      \right_border_buf_1_6_fu_646_reg[1]\ => \right_border_buf_1_6_fu_646_reg[1]\,
      \right_border_buf_1_6_fu_646_reg[2]\ => \right_border_buf_1_6_fu_646_reg[2]\,
      \right_border_buf_1_6_fu_646_reg[3]\ => \right_border_buf_1_6_fu_646_reg[3]\,
      \right_border_buf_1_6_fu_646_reg[4]\ => \right_border_buf_1_6_fu_646_reg[4]\,
      \right_border_buf_1_6_fu_646_reg[5]\ => \right_border_buf_1_6_fu_646_reg[5]\,
      \right_border_buf_1_6_fu_646_reg[6]\ => \right_border_buf_1_6_fu_646_reg[6]\,
      \right_border_buf_1_6_fu_646_reg[7]\ => \right_border_buf_1_6_fu_646_reg[7]\,
      \right_border_buf_1_6_fu_646_reg[7]_0\ => \right_border_buf_1_6_fu_646_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mux_1_1__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_0__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_1_val_4_0_fu_2292_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_79
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      col_buf_1_val_4_0_fu_2292_p3(7 downto 0) => col_buf_1_val_4_0_fu_2292_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => m(1 downto 0),
      \mux_1_0__0\(7 downto 0) => \mux_1_0__0\(7 downto 0),
      \mux_1_1__0\(7 downto 0) => \mux_1_1__0\(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[0]\ => \right_border_buf_1_10_fu_666_reg[0]\,
      \right_border_buf_1_10_fu_666_reg[1]\ => \right_border_buf_1_10_fu_666_reg[1]\,
      \right_border_buf_1_10_fu_666_reg[2]\ => \right_border_buf_1_10_fu_666_reg[2]\,
      \right_border_buf_1_10_fu_666_reg[3]\ => \right_border_buf_1_10_fu_666_reg[3]\,
      \right_border_buf_1_10_fu_666_reg[4]\ => \right_border_buf_1_10_fu_666_reg[4]\,
      \right_border_buf_1_10_fu_666_reg[5]\ => \right_border_buf_1_10_fu_666_reg[5]\,
      \right_border_buf_1_10_fu_666_reg[6]\ => \right_border_buf_1_10_fu_666_reg[6]\,
      \right_border_buf_1_10_fu_666_reg[7]\ => \right_border_buf_1_10_fu_666_reg[7]\,
      \right_border_buf_1_10_fu_666_reg[7]_0\ => \right_border_buf_1_10_fu_666_reg[7]_0\,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_1_val_4_0_fu_2292_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_20_reg_5659_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_1_va_20_reg_5659_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_1_va_22_reg_5671_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[0]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[1]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[2]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[3]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[4]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[5]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[6]\ : in STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_78
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => m(0),
      m_0(7 downto 0) => m_0(7 downto 0),
      \mux_2_0__3\(7 downto 0) => \mux_2_0__3\(7 downto 0),
      \mux_2_0__4\(7 downto 0) => \mux_2_0__4\(7 downto 0),
      \mux_2_0__5\(7 downto 0) => \mux_2_0__5\(7 downto 0),
      ram_reg_0 => col_buf_1_val_4_0_fu_2292_p3(0),
      ram_reg_1 => col_buf_1_val_4_0_fu_2292_p3(1),
      ram_reg_2 => col_buf_1_val_4_0_fu_2292_p3(2),
      ram_reg_3 => col_buf_1_val_4_0_fu_2292_p3(3),
      ram_reg_4 => col_buf_1_val_4_0_fu_2292_p3(4),
      ram_reg_5 => col_buf_1_val_4_0_fu_2292_p3(5),
      ram_reg_6 => col_buf_1_val_4_0_fu_2292_p3(6),
      ram_reg_7 => col_buf_1_val_4_0_fu_2292_p3(7),
      ram_reg_8(10 downto 0) => ram_reg(10 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_0(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[0]\ => \right_border_buf_1_14_fu_682_reg[0]\,
      \right_border_buf_1_14_fu_682_reg[1]\ => \right_border_buf_1_14_fu_682_reg[1]\,
      \right_border_buf_1_14_fu_682_reg[2]\ => \right_border_buf_1_14_fu_682_reg[2]\,
      \right_border_buf_1_14_fu_682_reg[3]\ => \right_border_buf_1_14_fu_682_reg[3]\,
      \right_border_buf_1_14_fu_682_reg[4]\ => \right_border_buf_1_14_fu_682_reg[4]\,
      \right_border_buf_1_14_fu_682_reg[5]\ => \right_border_buf_1_14_fu_682_reg[5]\,
      \right_border_buf_1_14_fu_682_reg[6]\ => \right_border_buf_1_14_fu_682_reg[6]\,
      \right_border_buf_1_14_fu_682_reg[7]\ => \right_border_buf_1_14_fu_682_reg[7]\,
      \right_border_buf_1_14_fu_682_reg[7]_0\ => \right_border_buf_1_14_fu_682_reg[7]_0\,
      \src_kernel_win_1_va_20_reg_5659_reg[7]\(0) => \src_kernel_win_1_va_20_reg_5659_reg[7]\(0),
      \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(7 downto 0) => \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]\(0) => \src_kernel_win_1_va_22_reg_5671_reg[7]\(0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(7 downto 0) => \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => \tmp_62_reg_5443_reg[2]\(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => \tmp_63_reg_5450_reg[2]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_77
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[0]\ => \right_border_buf_2_14_fu_658_reg[0]\,
      \right_border_buf_2_14_fu_658_reg[1]\ => \right_border_buf_2_14_fu_658_reg[1]\,
      \right_border_buf_2_14_fu_658_reg[2]\ => \right_border_buf_2_14_fu_658_reg[2]\,
      \right_border_buf_2_14_fu_658_reg[3]\ => \right_border_buf_2_14_fu_658_reg[3]\,
      \right_border_buf_2_14_fu_658_reg[4]\ => \right_border_buf_2_14_fu_658_reg[4]\,
      \right_border_buf_2_14_fu_658_reg[5]\ => \right_border_buf_2_14_fu_658_reg[5]\,
      \right_border_buf_2_14_fu_658_reg[6]\ => \right_border_buf_2_14_fu_658_reg[6]\,
      \right_border_buf_2_14_fu_658_reg[7]\ => \right_border_buf_2_14_fu_658_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_4_0_fu_2652_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_36_reg_5709_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_76
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      col_buf_2_val_4_0_fu_2652_p3(7 downto 0) => col_buf_2_val_4_0_fu_2652_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__10\(7 downto 0) => \mux_2_0__10\(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[0]\ => \right_border_buf_2_11_fu_622_reg[0]\,
      \right_border_buf_2_11_fu_622_reg[1]\ => \right_border_buf_2_11_fu_622_reg[1]\,
      \right_border_buf_2_11_fu_622_reg[2]\ => \right_border_buf_2_11_fu_622_reg[2]\,
      \right_border_buf_2_11_fu_622_reg[3]\ => \right_border_buf_2_11_fu_622_reg[3]\,
      \right_border_buf_2_11_fu_622_reg[4]\ => \right_border_buf_2_11_fu_622_reg[4]\,
      \right_border_buf_2_11_fu_622_reg[5]\ => \right_border_buf_2_11_fu_622_reg[5]\,
      \right_border_buf_2_11_fu_622_reg[6]\ => \right_border_buf_2_11_fu_622_reg[6]\,
      \right_border_buf_2_11_fu_622_reg[7]\ => \right_border_buf_2_11_fu_622_reg[7]\,
      \src_kernel_win_2_va_36_reg_5709_reg[7]\(0) => \src_kernel_win_2_va_36_reg_5709_reg[7]\(0),
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[7]\ : in STD_LOGIC;
    right_border_buf_0_10_fu_5700 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_75
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_8_fu_598_reg[0]\ => \right_border_buf_2_8_fu_598_reg[0]\,
      \right_border_buf_2_8_fu_598_reg[1]\ => \right_border_buf_2_8_fu_598_reg[1]\,
      \right_border_buf_2_8_fu_598_reg[2]\ => \right_border_buf_2_8_fu_598_reg[2]\,
      \right_border_buf_2_8_fu_598_reg[3]\ => \right_border_buf_2_8_fu_598_reg[3]\,
      \right_border_buf_2_8_fu_598_reg[4]\ => \right_border_buf_2_8_fu_598_reg[4]\,
      \right_border_buf_2_8_fu_598_reg[5]\ => \right_border_buf_2_8_fu_598_reg[5]\,
      \right_border_buf_2_8_fu_598_reg[6]\ => \right_border_buf_2_8_fu_598_reg[6]\,
      \right_border_buf_2_8_fu_598_reg[7]\ => \right_border_buf_2_8_fu_598_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_5_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mux_1_1__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mux_1_0__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    col_buf_2_val_4_0_fu_2652_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[7]\ : in STD_LOGIC;
    right_border_buf_0_10_fu_5700 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram_74
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      col_buf_2_val_4_0_fu_2652_p3(7 downto 0) => col_buf_2_val_4_0_fu_2652_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => m(1 downto 0),
      \mux_1_0__1\(7 downto 0) => \mux_1_0__1\(7 downto 0),
      \mux_1_1__1\(7 downto 0) => \mux_1_1__1\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_5_fu_562_reg[0]\ => \right_border_buf_2_5_fu_562_reg[0]\,
      \right_border_buf_2_5_fu_562_reg[1]\ => \right_border_buf_2_5_fu_562_reg[1]\,
      \right_border_buf_2_5_fu_562_reg[2]\ => \right_border_buf_2_5_fu_562_reg[2]\,
      \right_border_buf_2_5_fu_562_reg[3]\ => \right_border_buf_2_5_fu_562_reg[3]\,
      \right_border_buf_2_5_fu_562_reg[4]\ => \right_border_buf_2_5_fu_562_reg[4]\,
      \right_border_buf_2_5_fu_562_reg[5]\ => \right_border_buf_2_5_fu_562_reg[5]\,
      \right_border_buf_2_5_fu_562_reg[6]\ => \right_border_buf_2_5_fu_562_reg[6]\,
      \right_border_buf_2_5_fu_562_reg[7]\ => \right_border_buf_2_5_fu_562_reg[7]\,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    k_buf_0_val_5_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    col_buf_2_val_4_0_fu_2652_p3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_63_reg_5450_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_62_reg_5443_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    right_border_buf_0_10_fu_5700 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_35_reg_5703_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_12_reg_5380 : in STD_LOGIC;
    \src_kernel_win_2_va_35_reg_5703_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_2_0__9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_2_va_37_reg_5715_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_5483_pp0_iter1_reg : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[0]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[1]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[2]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[3]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[4]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[5]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[6]\ : in STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    or_cond_i_i_reg_5473_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    \right_border_buf_2_s_fu_518_reg[0]\ : in STD_LOGIC;
    tmp_9_reg_5358 : in STD_LOGIC;
    \right_border_buf_2_s_fu_518_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    or_cond_i_reg_5502_pp0_iter7_reg : in STD_LOGIC;
    ram_reg_i_11 : in STD_LOGIC;
    dst_data_stream_0_V_full_n : in STD_LOGIC;
    dst_data_stream_2_V_full_n : in STD_LOGIC;
    dst_data_stream_1_V_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73 : entity is "Filter2D_k_buf_0_bkb";
end cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73 is
begin
Filter2D_k_buf_0_bkb_ram_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      dst_data_stream_0_V_full_n => dst_data_stream_0_V_full_n,
      dst_data_stream_1_V_full_n => dst_data_stream_1_V_full_n,
      dst_data_stream_2_V_full_n => dst_data_stream_2_V_full_n,
      internal_empty_n_reg => internal_empty_n_reg,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => m(0),
      m_0(7 downto 0) => m_0(7 downto 0),
      \mux_2_0__7\(7 downto 0) => \mux_2_0__7\(7 downto 0),
      \mux_2_0__8\(7 downto 0) => \mux_2_0__8\(7 downto 0),
      \mux_2_0__9\(7 downto 0) => \mux_2_0__9\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ => \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\,
      or_cond_i_reg_5502_pp0_iter7_reg => or_cond_i_reg_5502_pp0_iter7_reg,
      ram_reg_0 => col_buf_2_val_4_0_fu_2652_p3(0),
      ram_reg_1 => col_buf_2_val_4_0_fu_2652_p3(1),
      ram_reg_10 => ram_reg_1,
      ram_reg_11 => ram_reg_2,
      ram_reg_12(0) => ram_reg_3(0),
      ram_reg_2 => col_buf_2_val_4_0_fu_2652_p3(2),
      ram_reg_3 => col_buf_2_val_4_0_fu_2652_p3(3),
      ram_reg_4 => col_buf_2_val_4_0_fu_2652_p3(4),
      ram_reg_5 => col_buf_2_val_4_0_fu_2652_p3(5),
      ram_reg_6 => col_buf_2_val_4_0_fu_2652_p3(6),
      ram_reg_7 => col_buf_2_val_4_0_fu_2652_p3(7),
      ram_reg_8(10 downto 0) => ram_reg(10 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_i_11_0 => ram_reg_i_11,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_2_fu_538_reg[0]\ => \right_border_buf_2_2_fu_538_reg[0]\,
      \right_border_buf_2_2_fu_538_reg[1]\ => \right_border_buf_2_2_fu_538_reg[1]\,
      \right_border_buf_2_2_fu_538_reg[2]\ => \right_border_buf_2_2_fu_538_reg[2]\,
      \right_border_buf_2_2_fu_538_reg[3]\ => \right_border_buf_2_2_fu_538_reg[3]\,
      \right_border_buf_2_2_fu_538_reg[4]\ => \right_border_buf_2_2_fu_538_reg[4]\,
      \right_border_buf_2_2_fu_538_reg[5]\ => \right_border_buf_2_2_fu_538_reg[5]\,
      \right_border_buf_2_2_fu_538_reg[6]\ => \right_border_buf_2_2_fu_538_reg[6]\,
      \right_border_buf_2_2_fu_538_reg[7]\ => \right_border_buf_2_2_fu_538_reg[7]\,
      \right_border_buf_2_s_fu_518_reg[0]\ => \right_border_buf_2_s_fu_518_reg[0]\,
      \right_border_buf_2_s_fu_518_reg[0]_0\ => \right_border_buf_2_s_fu_518_reg[0]_0\,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      \src_kernel_win_2_va_35_reg_5703_reg[7]\(0) => \src_kernel_win_2_va_35_reg_5703_reg[7]\(0),
      \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(7 downto 0) => \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]\(0) => \src_kernel_win_2_va_37_reg_5715_reg[7]\(0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(7 downto 0) => \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => \tmp_62_reg_5443_reg[2]\(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => \tmp_63_reg_5450_reg[2]\(7 downto 0),
      tmp_9_reg_5358 => tmp_9_reg_5358
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A is
  port (
    src_cols_V_c14_full_n : out STD_LOGIC;
    src_cols_V_c14_empty_n : out STD_LOGIC;
    \cols_V_reg_472_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    GaussianBlur_U0_p_src_cols_V_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A : entity is "fifo_w32_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A is
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_cols_v_c14_empty_n\ : STD_LOGIC;
  signal \^src_cols_v_c14_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair288";
begin
  src_cols_V_c14_empty_n <= \^src_cols_v_c14_empty_n\;
  src_cols_V_c14_full_n <= \^src_cols_v_c14_full_n\;
U_fifo_w32_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_13
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \cols_V_reg_472_reg[31]\(31 downto 0) => \cols_V_reg_472_reg[31]\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => GaussianBlur_U0_p_src_cols_V_read,
      I4 => shiftReg_ce,
      I5 => \^src_cols_v_c14_empty_n\,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^src_cols_v_c14_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^src_cols_v_c14_full_n\,
      I3 => shiftReg_ce,
      I4 => GaussianBlur_U0_p_src_cols_V_read,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__12_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^src_cols_v_c14_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => GaussianBlur_U0_p_src_cols_V_read,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3 is
  port (
    src_cols_V_c_full_n : out STD_LOGIC;
    src_cols_V_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    src_cols_V_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_cols_V_c14_full_n : in STD_LOGIC;
    src_rows_V_c13_full_n : in STD_LOGIC;
    src_rows_V_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3 : entity is "fifo_w32_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3 is
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^src_cols_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair289";
begin
  src_cols_V_c_empty_n <= \^src_cols_v_c_empty_n\;
  src_cols_V_c_full_n <= \^src_cols_v_c_full_n\;
U_fifo_w32_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_12
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      src_cols_V_c_dout(31 downto 0) => src_cols_V_c_dout(31 downto 0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^src_cols_v_c_empty_n\,
      I1 => src_cols_V_c14_full_n,
      I2 => src_rows_V_c13_full_n,
      I3 => src_rows_V_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce_0,
      I4 => shiftReg_ce,
      I5 => \^src_cols_v_c_empty_n\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^src_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^src_cols_v_c_full_n\,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^src_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7 is
  port (
    src_rows_V_c13_full_n : out STD_LOGIC;
    src_rows_V_c13_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    GaussianBlur_U0_p_src_cols_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[1][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7 : entity is "fifo_w32_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7 is
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_rows_v_c13_empty_n\ : STD_LOGIC;
  signal \^src_rows_v_c13_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair290";
begin
  src_rows_V_c13_empty_n <= \^src_rows_v_c13_empty_n\;
  src_rows_V_c13_full_n <= \^src_rows_v_c13_full_n\;
U_fifo_w32_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[1][31]_0\(31 downto 0) => \SRL_SIG_reg[1][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => GaussianBlur_U0_p_src_cols_V_read,
      I4 => shiftReg_ce,
      I5 => \^src_rows_v_c13_empty_n\,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^src_rows_v_c13_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^src_rows_v_c13_full_n\,
      I3 => shiftReg_ce,
      I4 => GaussianBlur_U0_p_src_cols_V_read,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^src_rows_v_c13_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => GaussianBlur_U0_p_src_cols_V_read,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8 is
  port (
    src_rows_V_c_full_n : out STD_LOGIC;
    src_rows_V_c_empty_n : out STD_LOGIC;
    src_rows_V_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8 : entity is "fifo_w32_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8 is
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^src_rows_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair291";
begin
  src_rows_V_c_empty_n <= \^src_rows_v_c_empty_n\;
  src_rows_V_c_full_n <= \^src_rows_v_c_full_n\;
U_fifo_w32_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0,
      src_rows_V_c_dout(31 downto 0) => src_rows_V_c_dout(31 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^src_rows_v_c_empty_n\,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^src_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^src_rows_v_c_full_n\,
      I3 => shiftReg_ce_0,
      I4 => shiftReg_ce,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^src_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => shiftReg_ce_0,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d4_A is
  port (
    dst_cols_V_c_full_n : out STD_LOGIC;
    dst_cols_V_c_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    src_rows_V_c_full_n : in STD_LOGIC;
    dst_rows_V_c_full_n : in STD_LOGIC;
    src_cols_V_c_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d4_A : entity is "fifo_w32_d4_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d4_A;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d4_A is
  signal \^dst_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^dst_cols_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair246";
begin
  dst_cols_V_c_empty_n <= \^dst_cols_v_c_empty_n\;
  dst_cols_V_c_full_n <= \^dst_cols_v_c_full_n\;
U_fifo_w32_d4_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg_17
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \cols_V_reg_309_reg[31]\(31 downto 0) => Q(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0F0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__2_n_0\,
      I1 => mOutPtr(2),
      I2 => Mat2AXIvideo_U0_img_cols_V_read,
      I3 => shiftReg_ce,
      I4 => \^dst_cols_v_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^dst_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^dst_cols_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => Mat2AXIvideo_U0_img_cols_V_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__10_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^dst_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => Mat2AXIvideo_U0_img_cols_V_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA96A6A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => shiftReg_ce,
      I4 => Mat2AXIvideo_U0_img_cols_V_read,
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF0000"
    )
        port map (
      I0 => \^dst_cols_v_c_full_n\,
      I1 => src_rows_V_c_full_n,
      I2 => dst_rows_V_c_full_n,
      I3 => src_cols_V_c_full_n,
      I4 => start_once_reg_reg,
      I5 => start_once_reg,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2 is
  port (
    dst_rows_V_c_full_n : out STD_LOGIC;
    dst_rows_V_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Mat2AXIvideo_U0_img_cols_V_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2 : entity is "fifo_w32_d4_A";
end cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2 is
  signal \^dst_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^dst_rows_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair248";
begin
  dst_rows_V_c_empty_n <= \^dst_rows_v_c_empty_n\;
  dst_rows_V_c_full_n <= \^dst_rows_v_c_full_n\;
U_fifo_w32_d4_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d4_A_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      \rows_V_reg_304_reg[31]\(31 downto 0) => Q(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0F0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_0\,
      I1 => mOutPtr(2),
      I2 => Mat2AXIvideo_U0_img_cols_V_read,
      I3 => shiftReg_ce,
      I4 => \^dst_rows_v_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^dst_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^dst_rows_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => Mat2AXIvideo_U0_img_cols_V_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^dst_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => Mat2AXIvideo_U0_img_cols_V_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA96A6A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => shiftReg_ce,
      I4 => Mat2AXIvideo_U0_img_cols_V_read,
      O => \mOutPtr[2]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    dst_data_stream_0_V_full_n : out STD_LOGIC;
    dst_data_stream_0_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr036_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A is
  signal \^dst_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^dst_data_stream_0_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dst_data_stream_0_V_empty_n <= \^dst_data_stream_0_v_empty_n\;
  dst_data_stream_0_V_full_n <= \^dst_data_stream_0_v_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_16
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[7]\ => \^moutptr_reg[0]_0\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I4 => shiftReg_ce,
      I5 => \^dst_data_stream_0_v_empty_n\,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^dst_data_stream_0_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^dst_data_stream_0_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^dst_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    dst_data_stream_1_V_full_n : out STD_LOGIC;
    dst_data_stream_1_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr036_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0 : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0 is
  signal \^dst_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^dst_data_stream_1_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dst_data_stream_1_V_empty_n <= \^dst_data_stream_1_v_empty_n\;
  dst_data_stream_1_V_full_n <= \^dst_data_stream_1_v_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_15
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[15]\ => \^moutptr_reg[0]_0\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[8]\ => \mOutPtr_reg_n_0_[1]\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I4 => shiftReg_ce,
      I5 => \^dst_data_stream_1_v_empty_n\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^dst_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^dst_data_stream_1_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^dst_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    dst_data_stream_2_V_full_n : out STD_LOGIC;
    dst_data_stream_2_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr036_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1 : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1 is
  signal \^dst_data_stream_2_v_empty_n\ : STD_LOGIC;
  signal \^dst_data_stream_2_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  dst_data_stream_2_V_empty_n <= \^dst_data_stream_2_v_empty_n\;
  dst_data_stream_2_V_full_n <= \^dst_data_stream_2_v_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_14
     port map (
      \AXI_video_strm_V_data_V_1_payload_A_reg[16]\ => \mOutPtr_reg_n_0_[1]\,
      \AXI_video_strm_V_data_V_1_payload_A_reg[23]\ => \^moutptr_reg[0]_0\,
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I4 => shiftReg_ce,
      I5 => \^dst_data_stream_2_v_empty_n\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^dst_data_stream_2_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^dst_data_stream_2_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^dst_data_stream_2_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    src_data_stream_0_V_full_n : out STD_LOGIC;
    src_data_stream_0_V_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4 is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_0_v_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  src_data_stream_0_V_empty_n <= \^src_data_stream_0_v_empty_n\;
  src_data_stream_0_V_full_n <= \^src_data_stream_0_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_11
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      ap_clk => ap_clk,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_6 => \^moutptr_reg[0]_0\,
      ram_reg_7(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_8(7 downto 0) => ram_reg_6(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^src_data_stream_0_v_empty_n\,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^src_data_stream_0_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^src_data_stream_0_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^src_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    src_data_stream_1_V_full_n : out STD_LOGIC;
    src_data_stream_1_V_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5 : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_1_v_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  src_data_stream_1_V_empty_n <= \^src_data_stream_1_v_empty_n\;
  src_data_stream_1_V_full_n <= \^src_data_stream_1_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg_10
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_6 => \^moutptr_reg[0]_0\,
      ram_reg_7(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_8(7 downto 0) => ram_reg_6(7 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_7(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^src_data_stream_1_v_empty_n\,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^src_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^src_data_stream_1_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^src_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    src_data_stream_2_V_full_n : out STD_LOGIC;
    src_data_stream_2_V_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6 : entity is "fifo_w8_d2_A";
end cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_data_stream_2_v_empty_n\ : STD_LOGIC;
  signal \^src_data_stream_2_v_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  src_data_stream_2_V_empty_n <= \^src_data_stream_2_v_empty_n\;
  src_data_stream_2_V_full_n <= \^src_data_stream_2_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4 => ram_reg_4,
      ram_reg_5 => \mOutPtr_reg_n_0_[1]\,
      ram_reg_6 => \^moutptr_reg[0]_0\,
      ram_reg_7(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_8(7 downto 0) => ram_reg_6(7 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_7(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^src_data_stream_2_v_empty_n\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^src_data_stream_2_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^src_data_stream_2_v_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^src_data_stream_2_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk : entity is "gaussian_ama_addmGfk";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk is
begin
gaussian_ama_addmGfk_DSP48_15_U: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_115
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : out STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \^p\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18 : entity is "gaussian_ama_addmGfk";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18 is
begin
gaussian_ama_addmGfk_DSP48_15_U: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15_114
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_0 => \^p\,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19 : entity is "gaussian_ama_addmGfk";
end cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19 is
begin
gaussian_ama_addmGfk_DSP48_15_U: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_DSP48_15
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : out STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_2_2_1_fu_3548_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 );
    or_cond_i_reg_5502_pp0_iter3_reg : in STD_LOGIC;
    p : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ : entity is "gaussian_mac_mulaDeQ";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ is
begin
gaussian_mac_mulaDeQ_DSP48_12_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_113
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      or_cond_i_reg_5502_pp0_iter3_reg => or_cond_i_reg_5502_pp0_iter3_reg,
      p_0 => p,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      p_Val2_75_2_2_1_fu_3548_p2(20 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_0_2_1_fu_3404_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20 : entity is "gaussian_mac_mulaDeQ";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20 is
begin
gaussian_mac_mulaDeQ_DSP48_12_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12_112
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_fu_3404_p2(20 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(20 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_18_in : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_Val2_75_1_2_1_fu_3476_p2 : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21 : entity is "gaussian_mac_mulaDeQ";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21 is
begin
gaussian_mac_mulaDeQ_DSP48_12_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_DSP48_12
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      p_Val2_75_1_2_1_fu_3476_p2(20 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(20 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0 : entity is "gaussian_mac_mulaEe0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0 is
begin
gaussian_mac_mulaEe0_DSP48_13_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_111
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19 downto 0) => p_1_in(19 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22 : entity is "gaussian_mac_mulaEe0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22 is
begin
gaussian_mac_mulaEe0_DSP48_13_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13_110
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19 downto 0) => p_1_in(19 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 19 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23 : entity is "gaussian_mac_mulaEe0";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23 is
begin
gaussian_mac_mulaEe0_DSP48_13_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_DSP48_13
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19 downto 0) => p_1_in(19 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa : entity is "gaussian_mac_mulaFfa";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa is
begin
gaussian_mac_mulaFfa_DSP48_14_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_109
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24 : entity is "gaussian_mac_mulaFfa";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24 is
begin
gaussian_mac_mulaFfa_DSP48_14_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14_108
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25 : entity is "gaussian_mac_mulaFfa";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25 is
begin
gaussian_mac_mulaFfa_DSP48_14_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_DSP48_14
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    m_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_107
     port map (
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      m_0 => m,
      m_1 => m_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26 : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26 is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_106
     port map (
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27 : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27 is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_105
     port map (
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28 : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28 is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_104
     port map (
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      m_0 => m
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29 : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29 is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0_103
     port map (
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      m_0 => m
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30 : entity is "gaussian_mac_mularcU";
end cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30 is
begin
gaussian_mac_mularcU_DSP48_0_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_DSP48_0
     port map (
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      m_0 => m
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4 : entity is "gaussian_mac_mulasc4";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4 is
begin
gaussian_mac_mulasc4_DSP48_1_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_102
     port map (
      E(0) => E(0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(16 downto 0) => \^p\(16 downto 0),
      p_19_in => p_19_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31 : entity is "gaussian_mac_mulasc4";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31 is
begin
gaussian_mac_mulasc4_DSP48_1_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1_101
     port map (
      E(0) => E(0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_0(16 downto 0) => \^p\(16 downto 0),
      p_19_in => p_19_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    p_19_in : out STD_LOGIC;
    \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    or_cond_i_reg_5502_pp0_iter1_reg : in STD_LOGIC;
    m : in STD_LOGIC;
    m_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32 : entity is "gaussian_mac_mulasc4";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32 is
begin
gaussian_mac_mulasc4_DSP48_1_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_DSP48_1
     port map (
      E(0) => E(0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ => \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\,
      m => m,
      m_0 => m_0,
      or_cond_i_reg_5502_pp0_iter1_reg => or_cond_i_reg_5502_pp0_iter1_reg,
      p_0(16 downto 0) => \^p\(16 downto 0),
      p_19_in => p_19_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    p_Val2_75_0_2_1_reg_59170 : out STD_LOGIC;
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 );
    or_cond_i_reg_5502_pp0_iter4_reg : in STD_LOGIC;
    \^p\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde : entity is "gaussian_mac_mulatde";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde is
begin
gaussian_mac_mulatde_DSP48_2_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_100
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      or_cond_i_reg_5502_pp0_iter4_reg => or_cond_i_reg_5502_pp0_iter4_reg,
      p_0 => \^p\,
      p_1_in(18 downto 0) => p_1_in(18 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33 : entity is "gaussian_mac_mulatde";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33 is
begin
gaussian_mac_mulatde_DSP48_2_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2_99
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(18 downto 0) => p_1_in(18 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    p_Val2_75_0_2_1_reg_59170 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34 : entity is "gaussian_mac_mulatde";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34 is
begin
gaussian_mac_mulatde_DSP48_2_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_DSP48_2
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(18 downto 0) => p_1_in(18 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : in STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo : entity is "gaussian_mac_mulaudo";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo is
begin
gaussian_mac_mulaudo_DSP48_3_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_98
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p0(18 downto 0) => p0(18 downto 0),
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : in STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35 : entity is "gaussian_mac_mulaudo";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35 is
begin
gaussian_mac_mulaudo_DSP48_3_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3_97
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p0(18 downto 0) => p0(18 downto 0),
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    src_kernel_win_0_va_12_fu_3140 : out STD_LOGIC;
    src_kernel_win_0_va_37_reg_57470 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    exitcond389_i_reg_5464_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    p : in STD_LOGIC;
    or_cond_i_reg_5502_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36 : entity is "gaussian_mac_mulaudo";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36 is
begin
gaussian_mac_mulaudo_DSP48_3_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_DSP48_3
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      exitcond389_i_reg_5464_pp0_iter2_reg => exitcond389_i_reg_5464_pp0_iter2_reg,
      or_cond_i_reg_5502_pp0_iter2_reg => or_cond_i_reg_5502_pp0_iter2_reg,
      p0(18 downto 0) => p0(18 downto 0),
      p_0 => p,
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_0_s_fu_506_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_506_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_3_fu_526_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_6_fu_546_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_9_fu_566_reg[7]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[1]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[4]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_12_fu_586_reg[7]\ : out STD_LOGIC;
    m : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_506_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_3_fu_526_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_6_fu_546_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_9_fu_566_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_12_fu_586_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_96
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m_0 => m,
      \right_border_buf_0_12_fu_586_reg[0]\ => \right_border_buf_0_12_fu_586_reg[0]\,
      \right_border_buf_0_12_fu_586_reg[1]\ => \right_border_buf_0_12_fu_586_reg[1]\,
      \right_border_buf_0_12_fu_586_reg[2]\ => \right_border_buf_0_12_fu_586_reg[2]\,
      \right_border_buf_0_12_fu_586_reg[3]\ => \right_border_buf_0_12_fu_586_reg[3]\,
      \right_border_buf_0_12_fu_586_reg[4]\ => \right_border_buf_0_12_fu_586_reg[4]\,
      \right_border_buf_0_12_fu_586_reg[5]\ => \right_border_buf_0_12_fu_586_reg[5]\,
      \right_border_buf_0_12_fu_586_reg[6]\ => \right_border_buf_0_12_fu_586_reg[6]\,
      \right_border_buf_0_12_fu_586_reg[7]\ => \right_border_buf_0_12_fu_586_reg[7]\,
      \right_border_buf_0_12_fu_586_reg[7]_0\(2 downto 0) => \right_border_buf_0_12_fu_586_reg[7]_0\(2 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_1\(7 downto 0) => \right_border_buf_0_12_fu_586_reg[7]_1\(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_2\(7 downto 0) => \right_border_buf_0_12_fu_586_reg[7]_2\(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_3\(7 downto 0) => \right_border_buf_0_12_fu_586_reg[7]_3\(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[0]\ => \right_border_buf_0_3_fu_526_reg[0]\,
      \right_border_buf_0_3_fu_526_reg[1]\ => \right_border_buf_0_3_fu_526_reg[1]\,
      \right_border_buf_0_3_fu_526_reg[2]\ => \right_border_buf_0_3_fu_526_reg[2]\,
      \right_border_buf_0_3_fu_526_reg[3]\ => \right_border_buf_0_3_fu_526_reg[3]\,
      \right_border_buf_0_3_fu_526_reg[4]\ => \right_border_buf_0_3_fu_526_reg[4]\,
      \right_border_buf_0_3_fu_526_reg[5]\ => \right_border_buf_0_3_fu_526_reg[5]\,
      \right_border_buf_0_3_fu_526_reg[6]\ => \right_border_buf_0_3_fu_526_reg[6]\,
      \right_border_buf_0_3_fu_526_reg[7]\ => \right_border_buf_0_3_fu_526_reg[7]\,
      \right_border_buf_0_3_fu_526_reg[7]_0\(7 downto 0) => \right_border_buf_0_3_fu_526_reg[7]_0\(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[7]_1\(7 downto 0) => \right_border_buf_0_3_fu_526_reg[7]_1\(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[7]_2\(7 downto 0) => \right_border_buf_0_3_fu_526_reg[7]_2\(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[0]\ => \right_border_buf_0_6_fu_546_reg[0]\,
      \right_border_buf_0_6_fu_546_reg[1]\ => \right_border_buf_0_6_fu_546_reg[1]\,
      \right_border_buf_0_6_fu_546_reg[2]\ => \right_border_buf_0_6_fu_546_reg[2]\,
      \right_border_buf_0_6_fu_546_reg[3]\ => \right_border_buf_0_6_fu_546_reg[3]\,
      \right_border_buf_0_6_fu_546_reg[4]\ => \right_border_buf_0_6_fu_546_reg[4]\,
      \right_border_buf_0_6_fu_546_reg[5]\ => \right_border_buf_0_6_fu_546_reg[5]\,
      \right_border_buf_0_6_fu_546_reg[6]\ => \right_border_buf_0_6_fu_546_reg[6]\,
      \right_border_buf_0_6_fu_546_reg[7]\ => \right_border_buf_0_6_fu_546_reg[7]\,
      \right_border_buf_0_6_fu_546_reg[7]_0\(7 downto 0) => \right_border_buf_0_6_fu_546_reg[7]_0\(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[7]_1\(7 downto 0) => \right_border_buf_0_6_fu_546_reg[7]_1\(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[7]_2\(7 downto 0) => \right_border_buf_0_6_fu_546_reg[7]_2\(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[0]\ => \right_border_buf_0_9_fu_566_reg[0]\,
      \right_border_buf_0_9_fu_566_reg[1]\ => \right_border_buf_0_9_fu_566_reg[1]\,
      \right_border_buf_0_9_fu_566_reg[2]\ => \right_border_buf_0_9_fu_566_reg[2]\,
      \right_border_buf_0_9_fu_566_reg[3]\ => \right_border_buf_0_9_fu_566_reg[3]\,
      \right_border_buf_0_9_fu_566_reg[4]\ => \right_border_buf_0_9_fu_566_reg[4]\,
      \right_border_buf_0_9_fu_566_reg[5]\ => \right_border_buf_0_9_fu_566_reg[5]\,
      \right_border_buf_0_9_fu_566_reg[6]\ => \right_border_buf_0_9_fu_566_reg[6]\,
      \right_border_buf_0_9_fu_566_reg[7]\ => \right_border_buf_0_9_fu_566_reg[7]\,
      \right_border_buf_0_9_fu_566_reg[7]_0\(7 downto 0) => \right_border_buf_0_9_fu_566_reg[7]_0\(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[7]_1\(7 downto 0) => \right_border_buf_0_9_fu_566_reg[7]_1\(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[7]_2\(7 downto 0) => \right_border_buf_0_9_fu_566_reg[7]_2\(7 downto 0),
      \right_border_buf_0_s_fu_506_reg[0]\ => \right_border_buf_0_s_fu_506_reg[0]\,
      \right_border_buf_0_s_fu_506_reg[1]\ => \right_border_buf_0_s_fu_506_reg[1]\,
      \right_border_buf_0_s_fu_506_reg[2]\ => \right_border_buf_0_s_fu_506_reg[2]\,
      \right_border_buf_0_s_fu_506_reg[3]\ => \right_border_buf_0_s_fu_506_reg[3]\,
      \right_border_buf_0_s_fu_506_reg[4]\ => \right_border_buf_0_s_fu_506_reg[4]\,
      \right_border_buf_0_s_fu_506_reg[5]\ => \right_border_buf_0_s_fu_506_reg[5]\,
      \right_border_buf_0_s_fu_506_reg[6]\ => \right_border_buf_0_s_fu_506_reg[6]\,
      \right_border_buf_0_s_fu_506_reg[7]\ => \right_border_buf_0_s_fu_506_reg[7]\,
      \right_border_buf_0_s_fu_506_reg[7]_0\(7 downto 0) => \right_border_buf_0_s_fu_506_reg[7]_0\(7 downto 0),
      \right_border_buf_0_s_fu_506_reg[7]_1\(7 downto 0) => \right_border_buf_0_s_fu_506_reg[7]_1\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_1_s_fu_606_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_s_fu_606_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_3_fu_626_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_6_fu_646_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_10_fu_666_reg[7]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[0]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[1]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[2]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[3]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[4]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[5]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[6]\ : out STD_LOGIC;
    \right_border_buf_1_14_fu_682_reg[7]\ : out STD_LOGIC;
    m : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_s_fu_606_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_3_fu_626_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_6_fu_646_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_10_fu_666_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_1_14_fu_682_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37 : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37 is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_95
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m_0 => m,
      \right_border_buf_1_10_fu_666_reg[0]\ => \right_border_buf_1_10_fu_666_reg[0]\,
      \right_border_buf_1_10_fu_666_reg[1]\ => \right_border_buf_1_10_fu_666_reg[1]\,
      \right_border_buf_1_10_fu_666_reg[2]\ => \right_border_buf_1_10_fu_666_reg[2]\,
      \right_border_buf_1_10_fu_666_reg[3]\ => \right_border_buf_1_10_fu_666_reg[3]\,
      \right_border_buf_1_10_fu_666_reg[4]\ => \right_border_buf_1_10_fu_666_reg[4]\,
      \right_border_buf_1_10_fu_666_reg[5]\ => \right_border_buf_1_10_fu_666_reg[5]\,
      \right_border_buf_1_10_fu_666_reg[6]\ => \right_border_buf_1_10_fu_666_reg[6]\,
      \right_border_buf_1_10_fu_666_reg[7]\ => \right_border_buf_1_10_fu_666_reg[7]\,
      \right_border_buf_1_10_fu_666_reg[7]_0\(7 downto 0) => \right_border_buf_1_10_fu_666_reg[7]_0\(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[7]_1\(7 downto 0) => \right_border_buf_1_10_fu_666_reg[7]_1\(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[7]_2\(7 downto 0) => \right_border_buf_1_10_fu_666_reg[7]_2\(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[0]\ => \right_border_buf_1_14_fu_682_reg[0]\,
      \right_border_buf_1_14_fu_682_reg[1]\ => \right_border_buf_1_14_fu_682_reg[1]\,
      \right_border_buf_1_14_fu_682_reg[2]\ => \right_border_buf_1_14_fu_682_reg[2]\,
      \right_border_buf_1_14_fu_682_reg[3]\ => \right_border_buf_1_14_fu_682_reg[3]\,
      \right_border_buf_1_14_fu_682_reg[4]\ => \right_border_buf_1_14_fu_682_reg[4]\,
      \right_border_buf_1_14_fu_682_reg[5]\ => \right_border_buf_1_14_fu_682_reg[5]\,
      \right_border_buf_1_14_fu_682_reg[6]\ => \right_border_buf_1_14_fu_682_reg[6]\,
      \right_border_buf_1_14_fu_682_reg[7]\ => \right_border_buf_1_14_fu_682_reg[7]\,
      \right_border_buf_1_14_fu_682_reg[7]_0\(2 downto 0) => \right_border_buf_1_14_fu_682_reg[7]_0\(2 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_1\(7 downto 0) => \right_border_buf_1_14_fu_682_reg[7]_1\(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_2\(7 downto 0) => \right_border_buf_1_14_fu_682_reg[7]_2\(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_3\(7 downto 0) => \right_border_buf_1_14_fu_682_reg[7]_3\(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[0]\ => \right_border_buf_1_3_fu_626_reg[0]\,
      \right_border_buf_1_3_fu_626_reg[1]\ => \right_border_buf_1_3_fu_626_reg[1]\,
      \right_border_buf_1_3_fu_626_reg[2]\ => \right_border_buf_1_3_fu_626_reg[2]\,
      \right_border_buf_1_3_fu_626_reg[3]\ => \right_border_buf_1_3_fu_626_reg[3]\,
      \right_border_buf_1_3_fu_626_reg[4]\ => \right_border_buf_1_3_fu_626_reg[4]\,
      \right_border_buf_1_3_fu_626_reg[5]\ => \right_border_buf_1_3_fu_626_reg[5]\,
      \right_border_buf_1_3_fu_626_reg[6]\ => \right_border_buf_1_3_fu_626_reg[6]\,
      \right_border_buf_1_3_fu_626_reg[7]\ => \right_border_buf_1_3_fu_626_reg[7]\,
      \right_border_buf_1_3_fu_626_reg[7]_0\(7 downto 0) => \right_border_buf_1_3_fu_626_reg[7]_0\(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[7]_1\(7 downto 0) => \right_border_buf_1_3_fu_626_reg[7]_1\(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[7]_2\(7 downto 0) => \right_border_buf_1_3_fu_626_reg[7]_2\(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[0]\ => \right_border_buf_1_6_fu_646_reg[0]\,
      \right_border_buf_1_6_fu_646_reg[1]\ => \right_border_buf_1_6_fu_646_reg[1]\,
      \right_border_buf_1_6_fu_646_reg[2]\ => \right_border_buf_1_6_fu_646_reg[2]\,
      \right_border_buf_1_6_fu_646_reg[3]\ => \right_border_buf_1_6_fu_646_reg[3]\,
      \right_border_buf_1_6_fu_646_reg[4]\ => \right_border_buf_1_6_fu_646_reg[4]\,
      \right_border_buf_1_6_fu_646_reg[5]\ => \right_border_buf_1_6_fu_646_reg[5]\,
      \right_border_buf_1_6_fu_646_reg[6]\ => \right_border_buf_1_6_fu_646_reg[6]\,
      \right_border_buf_1_6_fu_646_reg[7]\ => \right_border_buf_1_6_fu_646_reg[7]\,
      \right_border_buf_1_6_fu_646_reg[7]_0\(7 downto 0) => \right_border_buf_1_6_fu_646_reg[7]_0\(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[7]_1\(7 downto 0) => \right_border_buf_1_6_fu_646_reg[7]_1\(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[7]_2\(7 downto 0) => \right_border_buf_1_6_fu_646_reg[7]_2\(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[0]\ => \right_border_buf_1_s_fu_606_reg[0]\,
      \right_border_buf_1_s_fu_606_reg[1]\ => \right_border_buf_1_s_fu_606_reg[1]\,
      \right_border_buf_1_s_fu_606_reg[2]\ => \right_border_buf_1_s_fu_606_reg[2]\,
      \right_border_buf_1_s_fu_606_reg[3]\ => \right_border_buf_1_s_fu_606_reg[3]\,
      \right_border_buf_1_s_fu_606_reg[4]\ => \right_border_buf_1_s_fu_606_reg[4]\,
      \right_border_buf_1_s_fu_606_reg[5]\ => \right_border_buf_1_s_fu_606_reg[5]\,
      \right_border_buf_1_s_fu_606_reg[6]\ => \right_border_buf_1_s_fu_606_reg[6]\,
      \right_border_buf_1_s_fu_606_reg[7]\ => \right_border_buf_1_s_fu_606_reg[7]\,
      \right_border_buf_1_s_fu_606_reg[7]_0\(7 downto 0) => \right_border_buf_1_s_fu_606_reg[7]_0\(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[7]_1\(7 downto 0) => \right_border_buf_1_s_fu_606_reg[7]_1\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \right_border_buf_2_14_fu_658_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_14_fu_658_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_11_fu_622_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_8_fu_598_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_5_fu_562_reg[7]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[0]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[1]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[2]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[3]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[4]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[5]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[6]\ : out STD_LOGIC;
    \right_border_buf_2_2_fu_538_reg[7]\ : out STD_LOGIC;
    m : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_border_buf_2_14_fu_658_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_14_fu_658_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_11_fu_622_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_8_fu_598_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_5_fu_562_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_2_2_fu_538_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38 : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38 is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_94
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m_0 => m,
      \right_border_buf_2_11_fu_622_reg[0]\ => \right_border_buf_2_11_fu_622_reg[0]\,
      \right_border_buf_2_11_fu_622_reg[1]\ => \right_border_buf_2_11_fu_622_reg[1]\,
      \right_border_buf_2_11_fu_622_reg[2]\ => \right_border_buf_2_11_fu_622_reg[2]\,
      \right_border_buf_2_11_fu_622_reg[3]\ => \right_border_buf_2_11_fu_622_reg[3]\,
      \right_border_buf_2_11_fu_622_reg[4]\ => \right_border_buf_2_11_fu_622_reg[4]\,
      \right_border_buf_2_11_fu_622_reg[5]\ => \right_border_buf_2_11_fu_622_reg[5]\,
      \right_border_buf_2_11_fu_622_reg[6]\ => \right_border_buf_2_11_fu_622_reg[6]\,
      \right_border_buf_2_11_fu_622_reg[7]\ => \right_border_buf_2_11_fu_622_reg[7]\,
      \right_border_buf_2_11_fu_622_reg[7]_0\(7 downto 0) => \right_border_buf_2_11_fu_622_reg[7]_0\(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[7]_1\(7 downto 0) => \right_border_buf_2_11_fu_622_reg[7]_1\(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[7]_2\(7 downto 0) => \right_border_buf_2_11_fu_622_reg[7]_2\(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[0]\ => \right_border_buf_2_14_fu_658_reg[0]\,
      \right_border_buf_2_14_fu_658_reg[1]\ => \right_border_buf_2_14_fu_658_reg[1]\,
      \right_border_buf_2_14_fu_658_reg[2]\ => \right_border_buf_2_14_fu_658_reg[2]\,
      \right_border_buf_2_14_fu_658_reg[3]\ => \right_border_buf_2_14_fu_658_reg[3]\,
      \right_border_buf_2_14_fu_658_reg[4]\ => \right_border_buf_2_14_fu_658_reg[4]\,
      \right_border_buf_2_14_fu_658_reg[5]\ => \right_border_buf_2_14_fu_658_reg[5]\,
      \right_border_buf_2_14_fu_658_reg[6]\ => \right_border_buf_2_14_fu_658_reg[6]\,
      \right_border_buf_2_14_fu_658_reg[7]\ => \right_border_buf_2_14_fu_658_reg[7]\,
      \right_border_buf_2_14_fu_658_reg[7]_0\(7 downto 0) => \right_border_buf_2_14_fu_658_reg[7]_0\(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[7]_1\(7 downto 0) => \right_border_buf_2_14_fu_658_reg[7]_1\(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[0]\ => \right_border_buf_2_2_fu_538_reg[0]\,
      \right_border_buf_2_2_fu_538_reg[1]\ => \right_border_buf_2_2_fu_538_reg[1]\,
      \right_border_buf_2_2_fu_538_reg[2]\ => \right_border_buf_2_2_fu_538_reg[2]\,
      \right_border_buf_2_2_fu_538_reg[3]\ => \right_border_buf_2_2_fu_538_reg[3]\,
      \right_border_buf_2_2_fu_538_reg[4]\ => \right_border_buf_2_2_fu_538_reg[4]\,
      \right_border_buf_2_2_fu_538_reg[5]\ => \right_border_buf_2_2_fu_538_reg[5]\,
      \right_border_buf_2_2_fu_538_reg[6]\ => \right_border_buf_2_2_fu_538_reg[6]\,
      \right_border_buf_2_2_fu_538_reg[7]\ => \right_border_buf_2_2_fu_538_reg[7]\,
      \right_border_buf_2_2_fu_538_reg[7]_0\(2 downto 0) => \right_border_buf_2_2_fu_538_reg[7]_0\(2 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_1\(7 downto 0) => \right_border_buf_2_2_fu_538_reg[7]_1\(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_2\(7 downto 0) => \right_border_buf_2_2_fu_538_reg[7]_2\(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_3\(7 downto 0) => \right_border_buf_2_2_fu_538_reg[7]_3\(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[0]\ => \right_border_buf_2_5_fu_562_reg[0]\,
      \right_border_buf_2_5_fu_562_reg[1]\ => \right_border_buf_2_5_fu_562_reg[1]\,
      \right_border_buf_2_5_fu_562_reg[2]\ => \right_border_buf_2_5_fu_562_reg[2]\,
      \right_border_buf_2_5_fu_562_reg[3]\ => \right_border_buf_2_5_fu_562_reg[3]\,
      \right_border_buf_2_5_fu_562_reg[4]\ => \right_border_buf_2_5_fu_562_reg[4]\,
      \right_border_buf_2_5_fu_562_reg[5]\ => \right_border_buf_2_5_fu_562_reg[5]\,
      \right_border_buf_2_5_fu_562_reg[6]\ => \right_border_buf_2_5_fu_562_reg[6]\,
      \right_border_buf_2_5_fu_562_reg[7]\ => \right_border_buf_2_5_fu_562_reg[7]\,
      \right_border_buf_2_5_fu_562_reg[7]_0\(7 downto 0) => \right_border_buf_2_5_fu_562_reg[7]_0\(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[7]_1\(7 downto 0) => \right_border_buf_2_5_fu_562_reg[7]_1\(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[7]_2\(7 downto 0) => \right_border_buf_2_5_fu_562_reg[7]_2\(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[0]\ => \right_border_buf_2_8_fu_598_reg[0]\,
      \right_border_buf_2_8_fu_598_reg[1]\ => \right_border_buf_2_8_fu_598_reg[1]\,
      \right_border_buf_2_8_fu_598_reg[2]\ => \right_border_buf_2_8_fu_598_reg[2]\,
      \right_border_buf_2_8_fu_598_reg[3]\ => \right_border_buf_2_8_fu_598_reg[3]\,
      \right_border_buf_2_8_fu_598_reg[4]\ => \right_border_buf_2_8_fu_598_reg[4]\,
      \right_border_buf_2_8_fu_598_reg[5]\ => \right_border_buf_2_8_fu_598_reg[5]\,
      \right_border_buf_2_8_fu_598_reg[6]\ => \right_border_buf_2_8_fu_598_reg[6]\,
      \right_border_buf_2_8_fu_598_reg[7]\ => \right_border_buf_2_8_fu_598_reg[7]\,
      \right_border_buf_2_8_fu_598_reg[7]_0\(7 downto 0) => \right_border_buf_2_8_fu_598_reg[7]_0\(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[7]_1\(7 downto 0) => \right_border_buf_2_8_fu_598_reg[7]_1\(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[7]_2\(7 downto 0) => \right_border_buf_2_8_fu_598_reg[7]_2\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39 : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39 is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_93
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40 : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40 is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5_92
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 17 downto 0 );
    src_kernel_win_0_va_1_fu_2700 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    exitcond389_i_reg_5464_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    m : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41 : entity is "gaussian_mac_mulawdI";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41 is
begin
gaussian_mac_mulawdI_DSP48_5_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_DSP48_5
     port map (
      P(17 downto 0) => P(17 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      exitcond389_i_reg_5464_pp0_iter4_reg => exitcond389_i_reg_5464_pp0_iter4_reg,
      m_0 => m,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS : entity is "gaussian_mac_mulaxdS";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS is
begin
gaussian_mac_mulaxdS_DSP48_6_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_91
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42 : entity is "gaussian_mac_mulaxdS";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42 is
begin
gaussian_mac_mulaxdS_DSP48_6_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6_90
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43 is
  port (
    P : out STD_LOGIC_VECTOR ( 18 downto 0 );
    src_kernel_win_0_va_37_reg_57470 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone9_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43 : entity is "gaussian_mac_mulaxdS";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43 is
begin
gaussian_mac_mulaxdS_DSP48_6_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_DSP48_6
     port map (
      P(18 downto 0) => P(18 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_0(17 downto 0) => \^p\(17 downto 0),
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2 : entity is "gaussian_mac_mulayd2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2 is
begin
gaussian_mac_mulayd2_DSP48_7_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_89
     port map (
      P(19 downto 0) => P(19 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_1_in(20 downto 0) => p_1_in(20 downto 0),
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44 : entity is "gaussian_mac_mulayd2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44 is
begin
gaussian_mac_mulayd2_DSP48_7_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7_88
     port map (
      P(19 downto 0) => P(19 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_1_in(20 downto 0) => p_1_in(20 downto 0),
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45 is
  port (
    p_1_in : out STD_LOGIC_VECTOR ( 20 downto 0 );
    src_kernel_win_0_va_10_fu_3060 : out STD_LOGIC;
    p_18_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 19 downto 0 );
    exitcond389_i_reg_5464_pp0_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    \^p\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45 : entity is "gaussian_mac_mulayd2";
end cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45 is
begin
gaussian_mac_mulayd2_DSP48_7_U: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_DSP48_7
     port map (
      P(19 downto 0) => P(19 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      exitcond389_i_reg_5464_pp0_iter3_reg => exitcond389_i_reg_5464_pp0_iter3_reg,
      p_0 => \^p\,
      p_18_in => p_18_in,
      p_1_in(20 downto 0) => p_1_in(20 downto 0),
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_Filter2D is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \mOutPtr_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \mOutPtr_reg[0]_2\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \mOutPtr_reg[0]_3\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \mOutPtr_reg[0]_4\ : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \p_Val2_12_reg_6077_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_13_reg_6082_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_14_reg_6087_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Filter2D_fu_138_ap_start_reg : in STD_LOGIC;
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    dst_data_stream_0_V_full_n : in STD_LOGIC;
    dst_data_stream_2_V_full_n : in STD_LOGIC;
    dst_data_stream_1_V_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_reg_5317_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    shiftReg_ce_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_5\ : in STD_LOGIC;
    \mOutPtr_reg[0]_6\ : in STD_LOGIC;
    \mOutPtr_reg[0]_7\ : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr036_out : in STD_LOGIC;
    \mOutPtr_reg[0]_8\ : in STD_LOGIC;
    \mOutPtr_reg[0]_9\ : in STD_LOGIC;
    \mOutPtr_reg[0]_10\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_cols_V_c14_empty_n : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    src_rows_V_c13_empty_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_Filter2D : entity is "Filter2D";
end cv_ov5640_gaussian_0_0_Filter2D;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_Filter2D is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ImagLoc_x_fu_1603_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone9_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_n_0 : STD_LOGIC;
  signal brmerge_fu_1682_p2 : STD_LOGIC;
  signal brmerge_reg_5483 : STD_LOGIC;
  signal brmerge_reg_5483_pp0_iter1_reg : STD_LOGIC;
  signal brmerge_reg_5483_pp0_iter1_reg0 : STD_LOGIC;
  signal \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal col_assign_1_fu_1692_p25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col_buf_0_val_0_0_fu_1814_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_fu_1836_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_1858_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_3_0_fu_1880_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_4_0_fu_1902_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_0_0_fu_2204_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_1_0_fu_2226_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_2_0_fu_2248_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_3_0_fu_2270_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_1_val_4_0_fu_2292_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_0_0_fu_2564_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_1_0_fu_2586_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_2_0_fu_2608_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_3_0_fu_2630_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_2_val_4_0_fu_2652_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond389_i_fu_1576_p2 : STD_LOGIC;
  signal exitcond389_i_reg_5464 : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_10_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_11_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_12_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_13_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_14_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_5_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_7_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_8_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464[0]_i_9_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond389_i_reg_5464_pp0_iter2_reg : STD_LOGIC;
  signal exitcond389_i_reg_5464_pp0_iter3_reg : STD_LOGIC;
  signal exitcond389_i_reg_5464_pp0_iter4_reg : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond389_i_reg_5464_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal exitcond390_i_fu_1091_p2 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_0 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_1 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_10 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_11 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_12 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_13 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_14 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_15 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_16 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_17 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_2 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_3 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_4 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_5 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_6 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_7 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_8 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U101_n_9 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_0 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_1 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_10 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_11 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_12 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_13 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_14 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_15 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_16 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_17 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_2 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_3 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_4 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_5 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_6 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_7 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_8 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U107_n_9 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_0 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_1 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_10 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_11 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_12 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_13 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_14 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_15 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_16 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_17 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_2 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_3 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_4 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_5 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_6 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_7 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_8 : STD_LOGIC;
  signal gaussian_ama_addmGfk_U95_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U103_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U91_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaDeQ_U97_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U104_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U92_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaEe0_U98_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U100_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U106_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaFfa_U94_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_48 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U51_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U52_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U53_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U56_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U59_n_9 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_0 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_1 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_10 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_11 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_12 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_13 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_14 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_15 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_16 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_17 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_18 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_19 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_2 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_20 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_21 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_22 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_23 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_24 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_25 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_26 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_27 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_28 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_29 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_3 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_30 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_31 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_32 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_33 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_34 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_35 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_36 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_37 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_38 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_39 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_4 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_40 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_41 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_42 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_43 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_44 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_45 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_46 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_47 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_5 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_6 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_7 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_8 : STD_LOGIC;
  signal gaussian_mac_mularcU_U62_n_9 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_0 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_1 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_10 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_11 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_12 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_13 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_14 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_15 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_16 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_17 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_2 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_3 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_4 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_5 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_6 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_7 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_8 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U54_n_9 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_0 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_1 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_10 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_11 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_12 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_13 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_14 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_15 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_16 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_17 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_2 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_3 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_4 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_5 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_6 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_7 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_8 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U57_n_9 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_0 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_1 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_10 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_11 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_12 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_13 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_14 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_15 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_16 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_17 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_19 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_2 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_3 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_4 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_5 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_6 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_7 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_8 : STD_LOGIC;
  signal gaussian_mac_mulasc4_U60_n_9 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_0 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_1 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_10 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_11 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_12 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_13 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_14 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_15 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_16 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_17 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_18 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_2 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_3 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_4 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_5 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_6 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_7 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_8 : STD_LOGIC;
  signal gaussian_mac_mulatde_U105_n_9 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_0 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_1 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_10 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_11 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_12 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_13 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_14 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_15 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_16 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_17 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_18 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_2 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_3 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_4 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_5 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_6 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_7 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_8 : STD_LOGIC;
  signal gaussian_mac_mulatde_U93_n_9 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_0 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_1 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_10 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_11 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_12 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_13 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_14 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_15 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_16 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_17 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_18 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_2 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_3 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_4 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_5 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_6 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_7 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_8 : STD_LOGIC;
  signal gaussian_mac_mulatde_U99_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U63_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U66_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_19 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_20 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_21 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_22 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_23 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_24 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_25 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_26 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_27 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_28 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_29 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_30 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_31 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_32 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_33 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_34 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_35 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_36 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_37 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_38 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_39 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_40 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_41 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_42 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_43 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_44 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_45 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_46 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_47 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaudo_U69_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_18 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_19 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_20 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_21 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_22 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_23 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_24 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_25 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_26 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_27 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_28 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_29 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_30 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_31 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_32 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_33 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_34 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_35 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_36 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_37 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_38 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_39 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_40 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_41 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_42 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_43 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_44 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_45 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_46 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_47 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_48 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_49 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_50 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_51 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_52 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_53 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_54 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_55 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_56 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_57 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U65_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_18 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_19 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_20 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_21 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_22 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_23 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_24 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_25 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_26 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_27 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_28 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_29 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_30 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_31 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_32 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_33 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_34 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_35 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_36 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_37 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_38 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_39 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_40 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_41 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_42 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_43 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_44 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_45 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_46 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_47 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_48 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_49 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_50 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_51 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_52 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_53 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_54 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_55 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_56 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_57 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U68_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_18 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_19 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_20 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_21 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_22 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_23 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_24 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_25 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_26 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_27 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_28 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_29 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_30 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_31 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_32 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_33 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_34 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_35 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_36 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_37 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_38 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_39 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_40 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_41 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_42 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_43 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_44 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_45 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_46 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_47 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_48 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_49 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_50 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_51 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_52 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_53 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_54 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_55 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_56 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_57 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U71_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U76_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U82_n_9 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_0 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_1 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_10 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_11 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_12 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_13 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_14 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_15 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_16 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_17 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_2 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_3 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_4 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_5 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_6 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_7 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_8 : STD_LOGIC;
  signal gaussian_mac_mulawdI_U88_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U72_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U78_n_9 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_0 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_1 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_10 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_11 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_12 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_13 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_14 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_15 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_16 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_17 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_18 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_2 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_3 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_4 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_5 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_6 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_7 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_8 : STD_LOGIC;
  signal gaussian_mac_mulaxdS_U84_n_9 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_0 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_1 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_10 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_11 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_12 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_13 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_14 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_15 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_16 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_17 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_18 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_19 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_2 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_20 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_3 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_4 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_5 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_6 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_7 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_8 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U73_n_9 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_0 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_1 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_10 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_11 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_12 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_13 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_14 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_15 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_16 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_17 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_18 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_19 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_2 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_20 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_3 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_4 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_5 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_6 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_7 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_8 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U79_n_9 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_0 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_1 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_10 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_11 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_12 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_13 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_14 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_15 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_16 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_17 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_18 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_19 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_2 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_20 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_3 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_4 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_5 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_6 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_7 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_8 : STD_LOGIC;
  signal gaussian_mac_mulayd2_U85_n_9 : STD_LOGIC;
  signal grp_Filter2D_fu_138_ap_done : STD_LOGIC;
  signal i_V_fu_1096_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal i_V_reg_5353 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_5353_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_5353_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal internal_empty_n_i_4_n_0 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_55060 : STD_LOGIC;
  signal k_buf_0_val_5_ce0 : STD_LOGIC;
  signal k_buf_0_val_5_ce1 : STD_LOGIC;
  signal k_buf_0_val_6_ce1 : STD_LOGIC;
  signal k_buf_0_val_7_ce1 : STD_LOGIC;
  signal k_buf_2_val_9_U_n_35 : STD_LOGIC;
  signal k_buf_2_val_9_U_n_36 : STD_LOGIC;
  signal k_buf_2_val_9_addr_reg_5609 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mux_1_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_0__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_cond_i_fu_1687_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_5473 : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_15_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_16_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_17_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_18_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_1_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_20_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_21_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_22_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_23_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_24_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_25_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_26_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_27_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_29_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_30_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_31_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_32_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_34_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_35_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_36_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_37_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_38_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_39_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_40_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_41_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_43_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_44_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_45_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_46_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_47_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_48_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_49_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_50_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_51_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_52_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_53_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_54_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_56_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_57_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_58_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_59_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_60_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_61_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_62_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_63_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473[0]_i_9_n_0\ : STD_LOGIC;
  signal or_cond_i_i_reg_5473_pp0_iter1_reg : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \or_cond_i_i_reg_5473_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal or_cond_i_reg_5502 : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond_i_reg_5502[0]_i_8_n_0\ : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter1_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter2_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter3_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter4_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter5_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter6_reg : STD_LOGIC;
  signal or_cond_i_reg_5502_pp0_iter7_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 5 );
  signal p_10_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in21_out : STD_LOGIC;
  signal p_Val2_12_reg_6077 : STD_LOGIC;
  signal p_Val2_12_reg_60770 : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_40_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_41_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_19_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_19_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_19_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_20_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_20_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_20_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_29_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_29_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_29_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \p_Val2_12_reg_6077_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal p_Val2_13_reg_6082 : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_40_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_41_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_19_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_19_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_19_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_20_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_20_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_20_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_29_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_29_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_29_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_13_reg_6082_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal p_Val2_14_reg_6087 : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_15_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_16_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_17_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_18_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_21_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_22_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_23_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_24_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_25_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_26_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_27_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_28_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_30_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_31_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_32_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_33_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_34_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_35_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_36_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_37_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_38_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_39_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_40_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_41_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[4]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_13_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_14_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_19_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_19_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_19_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_20_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_20_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_20_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_29_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_29_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_29_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_4_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_9_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_9_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \p_Val2_14_reg_6087_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal p_Val2_1_fu_3895_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_1_fu_3895_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_2_fu_3925_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_2_fu_3925_p2__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_4_fu_3976_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_4_fu_3976_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_5_fu_4006_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_5_fu_4006_p2__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_75_0_0_1_reg_56540 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_0_0_1_reg_5654_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_58370 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_86 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_87 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_88 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_0_1_2_reg_5837_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_0_2_1_fu_3404_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal p_Val2_75_0_2_1_reg_59170 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_1_0_1_reg_5698_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_86 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_87 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_88 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_1_1_2_reg_5862_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_1_2_1_fu_3476_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal p_Val2_75_2_0_1_reg_5742_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_2_0_1_reg_5742_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_100 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_101 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_102 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_103 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_104 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_105 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_86 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_87 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_88 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_89 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_90 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_91 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_92 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_93 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_94 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_95 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_96 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_97 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_98 : STD_LOGIC;
  signal p_Val2_75_2_1_2_reg_5887_reg_n_99 : STD_LOGIC;
  signal p_Val2_75_2_2_1_fu_3548_p2 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal p_Val2_8_fu_4057_p4 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_8_fu_4057_p4__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_Val2_9_fu_4087_p2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \p_Val2_9_fu_4087_p2__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_assign_1_fu_1642_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_assign_2_fu_1661_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_assign_6_0_1_fu_1199_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_assign_6_0_2_fu_1262_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_assign_6_0_3_fu_1325_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_assign_6_0_4_fu_1388_p2 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_assign_7_0_1_fu_1238_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_assign_7_0_2_fu_1301_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_assign_7_0_3_fu_1364_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_assign_7_0_4_fu_1427_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_assign_7_fu_1175_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_i_10__0_n_0\ : STD_LOGIC;
  signal \p_i_10__1_n_0\ : STD_LOGIC;
  signal \p_i_10__2_n_0\ : STD_LOGIC;
  signal \p_i_10__3_n_0\ : STD_LOGIC;
  signal \p_i_10__4_n_0\ : STD_LOGIC;
  signal p_i_10_n_0 : STD_LOGIC;
  signal \p_i_11__0_n_0\ : STD_LOGIC;
  signal \p_i_11__1_n_0\ : STD_LOGIC;
  signal \p_i_11__2_n_0\ : STD_LOGIC;
  signal \p_i_11__3_n_0\ : STD_LOGIC;
  signal \p_i_11__4_n_0\ : STD_LOGIC;
  signal p_i_11_n_0 : STD_LOGIC;
  signal \p_i_12__0_n_0\ : STD_LOGIC;
  signal \p_i_12__1_n_0\ : STD_LOGIC;
  signal \p_i_12__2_n_0\ : STD_LOGIC;
  signal \p_i_12__3_n_0\ : STD_LOGIC;
  signal \p_i_12__4_n_0\ : STD_LOGIC;
  signal p_i_12_n_0 : STD_LOGIC;
  signal \p_i_13__0_n_0\ : STD_LOGIC;
  signal \p_i_13__1_n_0\ : STD_LOGIC;
  signal \p_i_13__2_n_0\ : STD_LOGIC;
  signal \p_i_13__3_n_0\ : STD_LOGIC;
  signal \p_i_13__4_n_0\ : STD_LOGIC;
  signal p_i_13_n_0 : STD_LOGIC;
  signal \p_i_14__0_n_0\ : STD_LOGIC;
  signal \p_i_14__1_n_0\ : STD_LOGIC;
  signal \p_i_14__2_n_0\ : STD_LOGIC;
  signal \p_i_14__3_n_0\ : STD_LOGIC;
  signal \p_i_14__4_n_0\ : STD_LOGIC;
  signal p_i_14_n_0 : STD_LOGIC;
  signal \p_i_15__0_n_0\ : STD_LOGIC;
  signal \p_i_15__1_n_0\ : STD_LOGIC;
  signal \p_i_15__2_n_0\ : STD_LOGIC;
  signal \p_i_15__3_n_0\ : STD_LOGIC;
  signal \p_i_15__4_n_0\ : STD_LOGIC;
  signal p_i_15_n_0 : STD_LOGIC;
  signal \p_i_16__0_n_0\ : STD_LOGIC;
  signal \p_i_16__1_n_0\ : STD_LOGIC;
  signal \p_i_16__2_n_0\ : STD_LOGIC;
  signal \p_i_16__3_n_0\ : STD_LOGIC;
  signal \p_i_16__4_n_0\ : STD_LOGIC;
  signal p_i_16_n_0 : STD_LOGIC;
  signal \p_i_17__0_n_0\ : STD_LOGIC;
  signal \p_i_17__1_n_0\ : STD_LOGIC;
  signal \p_i_17__2_n_0\ : STD_LOGIC;
  signal \p_i_17__3_n_0\ : STD_LOGIC;
  signal \p_i_17__4_n_0\ : STD_LOGIC;
  signal p_i_17_n_0 : STD_LOGIC;
  signal \p_i_18__0_n_0\ : STD_LOGIC;
  signal \p_i_18__1_n_0\ : STD_LOGIC;
  signal \p_i_18__2_n_0\ : STD_LOGIC;
  signal \p_i_18__3_n_0\ : STD_LOGIC;
  signal \p_i_18__4_n_0\ : STD_LOGIC;
  signal p_i_18_n_0 : STD_LOGIC;
  signal \p_i_19__0_n_0\ : STD_LOGIC;
  signal \p_i_19__1_n_0\ : STD_LOGIC;
  signal \p_i_19__2_n_0\ : STD_LOGIC;
  signal \p_i_19__3_n_0\ : STD_LOGIC;
  signal \p_i_19__4_n_0\ : STD_LOGIC;
  signal p_i_19_n_0 : STD_LOGIC;
  signal \p_i_1__1__0_n_2\ : STD_LOGIC;
  signal \p_i_1__1__0_n_3\ : STD_LOGIC;
  signal \p_i_1__1__0_n_5\ : STD_LOGIC;
  signal \p_i_1__1__0_n_6\ : STD_LOGIC;
  signal \p_i_1__1__0_n_7\ : STD_LOGIC;
  signal \p_i_1__2_n_2\ : STD_LOGIC;
  signal \p_i_1__2_n_3\ : STD_LOGIC;
  signal \p_i_1__2_n_5\ : STD_LOGIC;
  signal \p_i_1__2_n_6\ : STD_LOGIC;
  signal \p_i_1__2_n_7\ : STD_LOGIC;
  signal \p_i_1__3_n_2\ : STD_LOGIC;
  signal \p_i_1__3_n_3\ : STD_LOGIC;
  signal \p_i_1__3_n_5\ : STD_LOGIC;
  signal \p_i_1__3_n_6\ : STD_LOGIC;
  signal \p_i_1__3_n_7\ : STD_LOGIC;
  signal \p_i_20__0_n_0\ : STD_LOGIC;
  signal \p_i_20__1_n_0\ : STD_LOGIC;
  signal \p_i_20__2_n_0\ : STD_LOGIC;
  signal \p_i_20__3_n_0\ : STD_LOGIC;
  signal \p_i_20__4_n_0\ : STD_LOGIC;
  signal p_i_20_n_0 : STD_LOGIC;
  signal \p_i_21__0_n_0\ : STD_LOGIC;
  signal \p_i_21__1_n_0\ : STD_LOGIC;
  signal \p_i_21__2_n_0\ : STD_LOGIC;
  signal \p_i_21__3_n_0\ : STD_LOGIC;
  signal \p_i_21__4_n_0\ : STD_LOGIC;
  signal p_i_21_n_0 : STD_LOGIC;
  signal \p_i_22__0_n_0\ : STD_LOGIC;
  signal \p_i_22__1_n_0\ : STD_LOGIC;
  signal \p_i_22__2_n_0\ : STD_LOGIC;
  signal \p_i_22__3_n_0\ : STD_LOGIC;
  signal \p_i_22__4_n_0\ : STD_LOGIC;
  signal p_i_22_n_0 : STD_LOGIC;
  signal \p_i_23__0_n_0\ : STD_LOGIC;
  signal \p_i_23__1_n_0\ : STD_LOGIC;
  signal p_i_23_n_0 : STD_LOGIC;
  signal \p_i_24__0_n_0\ : STD_LOGIC;
  signal \p_i_24__1_n_0\ : STD_LOGIC;
  signal p_i_24_n_0 : STD_LOGIC;
  signal \p_i_25__0_n_0\ : STD_LOGIC;
  signal \p_i_25__1_n_0\ : STD_LOGIC;
  signal p_i_25_n_0 : STD_LOGIC;
  signal \p_i_2__0_n_0\ : STD_LOGIC;
  signal \p_i_2__0_n_1\ : STD_LOGIC;
  signal \p_i_2__0_n_2\ : STD_LOGIC;
  signal \p_i_2__0_n_3\ : STD_LOGIC;
  signal \p_i_2__1_n_0\ : STD_LOGIC;
  signal \p_i_2__1_n_1\ : STD_LOGIC;
  signal \p_i_2__1_n_2\ : STD_LOGIC;
  signal \p_i_2__1_n_3\ : STD_LOGIC;
  signal \p_i_2__1_n_4\ : STD_LOGIC;
  signal \p_i_2__1_n_5\ : STD_LOGIC;
  signal \p_i_2__1_n_6\ : STD_LOGIC;
  signal \p_i_2__1_n_7\ : STD_LOGIC;
  signal \p_i_2__2_n_0\ : STD_LOGIC;
  signal \p_i_2__2_n_1\ : STD_LOGIC;
  signal \p_i_2__2_n_2\ : STD_LOGIC;
  signal \p_i_2__2_n_3\ : STD_LOGIC;
  signal \p_i_2__3_n_0\ : STD_LOGIC;
  signal \p_i_2__3_n_1\ : STD_LOGIC;
  signal \p_i_2__3_n_2\ : STD_LOGIC;
  signal \p_i_2__3_n_3\ : STD_LOGIC;
  signal \p_i_2__3_n_4\ : STD_LOGIC;
  signal \p_i_2__3_n_5\ : STD_LOGIC;
  signal \p_i_2__3_n_6\ : STD_LOGIC;
  signal \p_i_2__3_n_7\ : STD_LOGIC;
  signal \p_i_2__4_n_0\ : STD_LOGIC;
  signal \p_i_2__4_n_1\ : STD_LOGIC;
  signal \p_i_2__4_n_2\ : STD_LOGIC;
  signal \p_i_2__4_n_3\ : STD_LOGIC;
  signal p_i_2_n_0 : STD_LOGIC;
  signal p_i_2_n_1 : STD_LOGIC;
  signal p_i_2_n_2 : STD_LOGIC;
  signal p_i_2_n_3 : STD_LOGIC;
  signal p_i_2_n_4 : STD_LOGIC;
  signal p_i_2_n_5 : STD_LOGIC;
  signal p_i_2_n_6 : STD_LOGIC;
  signal p_i_2_n_7 : STD_LOGIC;
  signal \p_i_3__0_n_0\ : STD_LOGIC;
  signal \p_i_3__0_n_1\ : STD_LOGIC;
  signal \p_i_3__0_n_2\ : STD_LOGIC;
  signal \p_i_3__0_n_3\ : STD_LOGIC;
  signal \p_i_3__1_n_0\ : STD_LOGIC;
  signal \p_i_3__1_n_1\ : STD_LOGIC;
  signal \p_i_3__1_n_2\ : STD_LOGIC;
  signal \p_i_3__1_n_3\ : STD_LOGIC;
  signal \p_i_3__1_n_4\ : STD_LOGIC;
  signal \p_i_3__1_n_5\ : STD_LOGIC;
  signal \p_i_3__1_n_6\ : STD_LOGIC;
  signal \p_i_3__1_n_7\ : STD_LOGIC;
  signal \p_i_3__2_n_0\ : STD_LOGIC;
  signal \p_i_3__2_n_1\ : STD_LOGIC;
  signal \p_i_3__2_n_2\ : STD_LOGIC;
  signal \p_i_3__2_n_3\ : STD_LOGIC;
  signal \p_i_3__3_n_0\ : STD_LOGIC;
  signal \p_i_3__3_n_1\ : STD_LOGIC;
  signal \p_i_3__3_n_2\ : STD_LOGIC;
  signal \p_i_3__3_n_3\ : STD_LOGIC;
  signal \p_i_3__3_n_4\ : STD_LOGIC;
  signal \p_i_3__3_n_5\ : STD_LOGIC;
  signal \p_i_3__3_n_6\ : STD_LOGIC;
  signal \p_i_3__3_n_7\ : STD_LOGIC;
  signal \p_i_3__4_n_0\ : STD_LOGIC;
  signal \p_i_3__4_n_1\ : STD_LOGIC;
  signal \p_i_3__4_n_2\ : STD_LOGIC;
  signal \p_i_3__4_n_3\ : STD_LOGIC;
  signal p_i_3_n_0 : STD_LOGIC;
  signal p_i_3_n_1 : STD_LOGIC;
  signal p_i_3_n_2 : STD_LOGIC;
  signal p_i_3_n_3 : STD_LOGIC;
  signal p_i_3_n_4 : STD_LOGIC;
  signal p_i_3_n_5 : STD_LOGIC;
  signal p_i_3_n_6 : STD_LOGIC;
  signal p_i_3_n_7 : STD_LOGIC;
  signal \p_i_4__0_n_0\ : STD_LOGIC;
  signal \p_i_4__0_n_1\ : STD_LOGIC;
  signal \p_i_4__0_n_2\ : STD_LOGIC;
  signal \p_i_4__0_n_3\ : STD_LOGIC;
  signal \p_i_4__1_n_0\ : STD_LOGIC;
  signal \p_i_4__1_n_1\ : STD_LOGIC;
  signal \p_i_4__1_n_2\ : STD_LOGIC;
  signal \p_i_4__1_n_3\ : STD_LOGIC;
  signal \p_i_4__1_n_4\ : STD_LOGIC;
  signal \p_i_4__1_n_5\ : STD_LOGIC;
  signal \p_i_4__1_n_6\ : STD_LOGIC;
  signal \p_i_4__1_n_7\ : STD_LOGIC;
  signal \p_i_4__2_n_0\ : STD_LOGIC;
  signal \p_i_4__2_n_1\ : STD_LOGIC;
  signal \p_i_4__2_n_2\ : STD_LOGIC;
  signal \p_i_4__2_n_3\ : STD_LOGIC;
  signal \p_i_4__3_n_0\ : STD_LOGIC;
  signal \p_i_4__3_n_1\ : STD_LOGIC;
  signal \p_i_4__3_n_2\ : STD_LOGIC;
  signal \p_i_4__3_n_3\ : STD_LOGIC;
  signal \p_i_4__3_n_4\ : STD_LOGIC;
  signal \p_i_4__3_n_5\ : STD_LOGIC;
  signal \p_i_4__3_n_6\ : STD_LOGIC;
  signal \p_i_4__3_n_7\ : STD_LOGIC;
  signal \p_i_4__4_n_0\ : STD_LOGIC;
  signal \p_i_4__4_n_1\ : STD_LOGIC;
  signal \p_i_4__4_n_2\ : STD_LOGIC;
  signal \p_i_4__4_n_3\ : STD_LOGIC;
  signal p_i_4_n_0 : STD_LOGIC;
  signal p_i_4_n_1 : STD_LOGIC;
  signal p_i_4_n_2 : STD_LOGIC;
  signal p_i_4_n_3 : STD_LOGIC;
  signal p_i_4_n_4 : STD_LOGIC;
  signal p_i_4_n_5 : STD_LOGIC;
  signal p_i_4_n_6 : STD_LOGIC;
  signal p_i_4_n_7 : STD_LOGIC;
  signal \p_i_5__0_n_0\ : STD_LOGIC;
  signal \p_i_5__0_n_1\ : STD_LOGIC;
  signal \p_i_5__0_n_2\ : STD_LOGIC;
  signal \p_i_5__0_n_3\ : STD_LOGIC;
  signal \p_i_5__1_n_0\ : STD_LOGIC;
  signal \p_i_5__1_n_1\ : STD_LOGIC;
  signal \p_i_5__1_n_2\ : STD_LOGIC;
  signal \p_i_5__1_n_3\ : STD_LOGIC;
  signal \p_i_5__1_n_4\ : STD_LOGIC;
  signal \p_i_5__1_n_5\ : STD_LOGIC;
  signal \p_i_5__1_n_6\ : STD_LOGIC;
  signal \p_i_5__1_n_7\ : STD_LOGIC;
  signal \p_i_5__2_n_0\ : STD_LOGIC;
  signal \p_i_5__2_n_1\ : STD_LOGIC;
  signal \p_i_5__2_n_2\ : STD_LOGIC;
  signal \p_i_5__2_n_3\ : STD_LOGIC;
  signal \p_i_5__3_n_0\ : STD_LOGIC;
  signal \p_i_5__3_n_1\ : STD_LOGIC;
  signal \p_i_5__3_n_2\ : STD_LOGIC;
  signal \p_i_5__3_n_3\ : STD_LOGIC;
  signal \p_i_5__3_n_4\ : STD_LOGIC;
  signal \p_i_5__3_n_5\ : STD_LOGIC;
  signal \p_i_5__3_n_6\ : STD_LOGIC;
  signal \p_i_5__3_n_7\ : STD_LOGIC;
  signal \p_i_5__4_n_0\ : STD_LOGIC;
  signal \p_i_5__4_n_1\ : STD_LOGIC;
  signal \p_i_5__4_n_2\ : STD_LOGIC;
  signal \p_i_5__4_n_3\ : STD_LOGIC;
  signal p_i_5_n_0 : STD_LOGIC;
  signal p_i_5_n_1 : STD_LOGIC;
  signal p_i_5_n_2 : STD_LOGIC;
  signal p_i_5_n_3 : STD_LOGIC;
  signal p_i_5_n_4 : STD_LOGIC;
  signal p_i_5_n_5 : STD_LOGIC;
  signal p_i_5_n_6 : STD_LOGIC;
  signal p_i_5_n_7 : STD_LOGIC;
  signal \p_i_6__0_n_0\ : STD_LOGIC;
  signal \p_i_6__0_n_1\ : STD_LOGIC;
  signal \p_i_6__0_n_2\ : STD_LOGIC;
  signal \p_i_6__0_n_3\ : STD_LOGIC;
  signal \p_i_6__1_n_0\ : STD_LOGIC;
  signal \p_i_6__2_n_0\ : STD_LOGIC;
  signal \p_i_6__2_n_1\ : STD_LOGIC;
  signal \p_i_6__2_n_2\ : STD_LOGIC;
  signal \p_i_6__2_n_3\ : STD_LOGIC;
  signal \p_i_6__3_n_0\ : STD_LOGIC;
  signal \p_i_6__4_n_0\ : STD_LOGIC;
  signal \p_i_6__4_n_1\ : STD_LOGIC;
  signal \p_i_6__4_n_2\ : STD_LOGIC;
  signal \p_i_6__4_n_3\ : STD_LOGIC;
  signal p_i_6_n_0 : STD_LOGIC;
  signal \p_i_7__0_n_0\ : STD_LOGIC;
  signal \p_i_7__1_n_0\ : STD_LOGIC;
  signal \p_i_7__2_n_0\ : STD_LOGIC;
  signal \p_i_7__3_n_0\ : STD_LOGIC;
  signal \p_i_7__4_n_0\ : STD_LOGIC;
  signal p_i_7_n_0 : STD_LOGIC;
  signal \p_i_8__0_n_0\ : STD_LOGIC;
  signal \p_i_8__1_n_0\ : STD_LOGIC;
  signal \p_i_8__2_n_0\ : STD_LOGIC;
  signal \p_i_8__3_n_0\ : STD_LOGIC;
  signal \p_i_8__4_n_0\ : STD_LOGIC;
  signal p_i_8_n_0 : STD_LOGIC;
  signal \p_i_9__0_n_0\ : STD_LOGIC;
  signal \p_i_9__1_n_0\ : STD_LOGIC;
  signal \p_i_9__2_n_0\ : STD_LOGIC;
  signal \p_i_9__3_n_0\ : STD_LOGIC;
  signal \p_i_9__4_n_0\ : STD_LOGIC;
  signal p_i_9_n_0 : STD_LOGIC;
  signal p_neg394_i_fu_1059_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_neg394_i_reg_5322 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \p_neg394_i_reg_5322[1]_i_1_n_0\ : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_100 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_101 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_102 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_103 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_104 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_105 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_88 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_89 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_90 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_91 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_92 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_93 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_94 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_95 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_96 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_97 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_98 : STD_LOGIC;
  signal r_V_3_0_3_1_reg_5922_reg_n_99 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_10 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_100 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_101 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_102 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_103 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_104 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_105 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_11 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_12 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_13 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_14 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_15 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_16 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_17 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_18 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_19 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_20 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_21 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_22 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_23 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_6 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_7 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_8 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_87 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_88 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_89 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_9 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_90 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_91 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_92 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_93 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_94 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_95 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_96 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_97 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_98 : STD_LOGIC;
  signal r_V_3_0_3_2_reg_5927_reg_n_99 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_100 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_101 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_102 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_103 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_104 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_105 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_88 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_89 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_90 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_91 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_92 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_93 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_94 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_95 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_96 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_97 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_98 : STD_LOGIC;
  signal r_V_3_1_3_1_reg_5967_reg_n_99 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_10 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_100 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_101 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_102 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_103 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_104 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_105 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_11 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_12 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_13 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_14 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_15 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_16 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_17 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_18 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_19 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_20 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_21 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_22 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_23 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_6 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_7 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_8 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_87 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_88 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_89 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_9 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_90 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_91 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_92 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_93 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_94 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_95 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_96 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_97 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_98 : STD_LOGIC;
  signal r_V_3_1_3_2_reg_5972_reg_n_99 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_100 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_101 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_102 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_103 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_104 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_105 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_88 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_89 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_90 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_91 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_92 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_93 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_94 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_95 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_96 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_97 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_98 : STD_LOGIC;
  signal r_V_3_2_3_1_reg_6012_reg_n_99 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_10 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_100 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_101 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_102 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_103 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_104 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_105 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_11 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_12 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_13 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_14 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_15 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_16 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_17 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_18 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_19 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_20 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_21 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_22 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_23 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_6 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_7 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_8 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_87 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_88 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_89 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_9 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_90 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_91 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_92 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_93 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_94 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_95 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_96 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_97 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_98 : STD_LOGIC;
  signal r_V_3_2_3_2_reg_6017_reg_n_99 : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_10_fu_570 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_10_fu_5700 : STD_LOGIC;
  signal right_border_buf_0_11_fu_574 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_12_fu_586 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_13_fu_590 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_594 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_1_fu_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_526 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_534 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_6_fu_546 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_7_fu_550 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_8_fu_554 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_9_fu_566 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_10_fu_666 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_11_fu_670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_12_fu_674 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_13_fu_678 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_14_fu_682 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_1_fu_610 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_2_fu_614 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_3_fu_626 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_4_fu_630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_5_fu_634 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_6_fu_646 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_7_fu_650 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_8_fu_654 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_9_fu_662 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_1_s_fu_606 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_10_fu_618 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_11_fu_622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_12_fu_638 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_13_fu_642 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_14_fu_658 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_1_fu_522 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_2_fu_538 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_3_fu_542 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_4_fu_558 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_5_fu_562 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_6_fu_578 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_7_fu_582 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_8_fu_598 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_9_fu_602 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_2_s_fu_518 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_8_0_1_fu_1544_p23_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_assign_8_0_2_fu_1552_p22_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_assign_8_0_3_fu_1560_p21_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_assign_8_0_4_fu_1568_p20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_assign_8_fu_1536_p24_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal \^shiftreg_ce_1\ : STD_LOGIC;
  signal src_kernel_win_0_va_10_fu_3060 : STD_LOGIC;
  signal src_kernel_win_0_va_12_fu_314 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_12_fu_3140 : STD_LOGIC;
  signal src_kernel_win_0_va_13_fu_318 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_16_fu_330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_17_fu_334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_1_fu_2700 : STD_LOGIC;
  signal src_kernel_win_0_va_20_fu_2029_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_5615 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_fu_2051_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_5621 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_fu_2073_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_reg_5627 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_fu_2095_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_reg_5633 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_24_fu_2117_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_37_reg_57470 : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_5_fu_286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_fu_302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_12_fu_394 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_13_fu_398 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_16_fu_410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_17_fu_414 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_20_fu_2413_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_20_reg_5659 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_21_fu_2435_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_21_reg_5665 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_22_fu_2457_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_22_reg_5671 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_23_fu_2479_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_23_reg_5677 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_24_fu_2501_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal src_kernel_win_1_va_3_fu_358 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_4_fu_362 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_5_fu_366 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_8_fu_378 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_9_fu_382 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_1_va_fu_346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_12_fu_474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_13_fu_478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_16_fu_490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_17_fu_494 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal src_kernel_win_2_va_35_fu_2749_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_35_reg_5703 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_36_fu_2771_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_36_reg_5709 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_37_fu_2793_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_37_reg_5715 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_38_fu_2815_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_38_reg_5721 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_39_fu_2837_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_3_fu_438 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_4_fu_442 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_5_fu_446 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_8_fu_458 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_9_fu_462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_2_va_fu_426 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_2_reg_1026 : STD_LOGIC;
  signal t_V_2_reg_10260 : STD_LOGIC;
  signal \t_V_2_reg_1026[0]_i_4_n_0\ : STD_LOGIC;
  signal t_V_2_reg_1026_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \t_V_2_reg_1026_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_2_reg_1026_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t_V_reg_1015 : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_reg_1015_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp37_reg_57620 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_100 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_101 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_102 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_103 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_104 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_105 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_87 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_88 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_89 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_90 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_91 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_92 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_93 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_94 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_95 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_96 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_97 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_98 : STD_LOGIC;
  signal tmp37_reg_5762_reg_n_99 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_100 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_101 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_102 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_103 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_104 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_105 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_89 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_90 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_91 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_92 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_93 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_94 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_95 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_96 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_97 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_98 : STD_LOGIC;
  signal tmp38_reg_5767_reg_n_99 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_100 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_101 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_102 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_103 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_104 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_105 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_88 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_89 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_90 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_91 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_92 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_93 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_94 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_95 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_96 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_97 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_98 : STD_LOGIC;
  signal tmp41_reg_5842_reg_n_99 : STD_LOGIC;
  signal tmp44_reg_60320 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_100 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_101 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_102 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_103 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_104 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_105 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_84 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_85 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_86 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_87 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_88 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_89 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_90 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_91 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_92 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_93 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_94 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_95 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_96 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_97 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_98 : STD_LOGIC;
  signal tmp44_reg_6032_reg_n_99 : STD_LOGIC;
  signal tmp47_fu_3776_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tmp47_reg_6037 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \tmp47_reg_6037[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp47_reg_6037_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp48_fu_3881_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp49_reg_59320 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_100 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_101 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_102 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_103 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_104 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_105 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_88 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_89 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_90 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_91 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_92 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_93 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_94 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_95 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_96 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_97 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_98 : STD_LOGIC;
  signal tmp49_reg_5932_reg_n_99 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_106 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_107 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_108 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_109 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_110 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_111 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_112 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_113 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_114 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_115 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_116 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_117 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_118 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_119 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_120 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_121 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_122 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_123 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_124 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_125 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_126 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_127 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_128 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_129 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_130 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_131 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_132 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_133 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_134 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_135 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_136 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_137 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_138 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_139 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_140 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_141 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_142 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_143 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_144 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_145 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_146 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_147 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_148 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_149 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_150 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_151 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_152 : STD_LOGIC;
  signal tmp51_reg_5937_reg_n_153 : STD_LOGIC;
  signal tmp54_fu_3787_p2 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal tmp54_reg_6042 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \tmp54_reg_6042[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[18]_i_3_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp54_reg_6042_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_100 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_101 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_102 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_103 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_104 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_105 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_87 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_88 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_89 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_90 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_91 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_92 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_93 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_94 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_95 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_96 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_97 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_98 : STD_LOGIC;
  signal tmp56_reg_5787_reg_n_99 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_100 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_101 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_102 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_103 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_104 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_105 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_89 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_90 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_91 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_92 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_93 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_94 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_95 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_96 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_97 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_98 : STD_LOGIC;
  signal tmp57_reg_5792_reg_n_99 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_100 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_101 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_102 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_103 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_104 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_105 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_88 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_89 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_90 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_91 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_92 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_93 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_94 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_95 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_96 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_97 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_98 : STD_LOGIC;
  signal tmp60_reg_5867_reg_n_99 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_100 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_101 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_102 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_103 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_104 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_105 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_84 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_85 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_86 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_87 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_88 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_89 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_90 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_91 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_92 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_93 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_94 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_95 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_96 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_97 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_98 : STD_LOGIC;
  signal tmp63_reg_6047_reg_n_99 : STD_LOGIC;
  signal tmp66_fu_3819_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tmp66_reg_6052 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \tmp66_reg_6052[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp66_reg_6052_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp67_fu_3962_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp68_reg_5977_reg_n_100 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_101 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_102 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_103 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_104 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_105 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_88 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_89 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_90 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_91 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_92 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_93 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_94 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_95 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_96 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_97 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_98 : STD_LOGIC;
  signal tmp68_reg_5977_reg_n_99 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_106 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_107 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_108 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_109 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_110 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_111 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_112 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_113 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_114 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_115 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_116 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_117 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_118 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_119 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_120 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_121 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_122 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_123 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_124 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_125 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_126 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_127 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_128 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_129 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_130 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_131 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_132 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_133 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_134 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_135 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_136 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_137 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_138 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_139 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_140 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_141 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_142 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_143 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_144 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_145 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_146 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_147 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_148 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_149 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_150 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_151 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_152 : STD_LOGIC;
  signal tmp70_reg_5982_reg_n_153 : STD_LOGIC;
  signal tmp73_fu_3830_p2 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal tmp73_reg_6057 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \tmp73_reg_6057[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[18]_i_3_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp73_reg_6057_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_100 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_101 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_102 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_103 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_104 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_105 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_87 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_88 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_89 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_90 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_91 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_92 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_93 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_94 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_95 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_96 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_97 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_98 : STD_LOGIC;
  signal tmp75_reg_5812_reg_n_99 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_100 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_101 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_102 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_103 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_104 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_105 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_89 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_90 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_91 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_92 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_93 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_94 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_95 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_96 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_97 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_98 : STD_LOGIC;
  signal tmp76_reg_5817_reg_n_99 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_100 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_101 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_102 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_103 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_104 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_105 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_88 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_89 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_90 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_91 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_92 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_93 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_94 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_95 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_96 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_97 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_98 : STD_LOGIC;
  signal tmp79_reg_5892_reg_n_99 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_100 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_101 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_102 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_103 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_104 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_105 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_84 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_85 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_86 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_87 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_88 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_89 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_90 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_91 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_92 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_93 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_94 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_95 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_96 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_97 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_98 : STD_LOGIC;
  signal tmp82_reg_6062_reg_n_99 : STD_LOGIC;
  signal tmp85_fu_3862_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal tmp85_reg_6067 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \tmp85_reg_6067[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp85_reg_6067_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp86_fu_4043_p2 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal tmp87_reg_6022_reg_n_100 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_101 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_102 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_103 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_104 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_105 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_88 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_89 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_90 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_91 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_92 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_93 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_94 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_95 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_96 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_97 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_98 : STD_LOGIC;
  signal tmp87_reg_6022_reg_n_99 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_106 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_107 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_108 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_109 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_110 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_111 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_112 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_113 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_114 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_115 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_116 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_117 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_118 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_119 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_120 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_121 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_122 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_123 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_124 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_125 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_126 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_127 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_128 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_129 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_130 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_131 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_132 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_133 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_134 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_135 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_136 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_137 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_138 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_139 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_140 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_141 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_142 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_143 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_144 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_145 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_146 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_147 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_148 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_149 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_150 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_151 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_152 : STD_LOGIC;
  signal tmp89_reg_6027_reg_n_153 : STD_LOGIC;
  signal tmp92_fu_3873_p2 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal tmp92_reg_6072 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \tmp92_reg_6072[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[18]_i_2_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[18]_i_3_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp92_reg_6072_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_fu_1107_p2 : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_10_reg_5363_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_11_reg_5368[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5368[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_5368_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_12_fu_1131_p2 : STD_LOGIC;
  signal tmp_12_reg_5380 : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_5380_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_15_fu_1156_p2 : STD_LOGIC;
  signal tmp_1_fu_1054_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_1_i_i1_fu_3994_p1 : STD_LOGIC;
  signal tmp_1_i_i2_fu_4075_p1 : STD_LOGIC;
  signal tmp_1_i_i_fu_3913_p1 : STD_LOGIC;
  signal tmp_1_reg_5317 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_1_reg_5317[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_5317_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal tmp_23_fu_1623_p2 : STD_LOGIC;
  signal \tmp_294_2_reg_5345[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_294_2_reg_5345[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_294_2_reg_5345[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_294_2_reg_5345[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_294_2_reg_5345[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_294_2_reg_5345_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal tmp_298_0_0_not_fu_1531_p2 : STD_LOGIC;
  signal tmp_298_0_0_not_reg_5424 : STD_LOGIC;
  signal \tmp_342_0_1_reg_5372[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_342_0_1_reg_5372[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_342_0_1_reg_5372_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_342_0_2_reg_5376[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_342_0_2_reg_5376_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_368_0_1_fu_1219_p2 : STD_LOGIC;
  signal tmp_368_0_2_fu_1282_p2 : STD_LOGIC;
  signal tmp_368_0_3_fu_1345_p2 : STD_LOGIC;
  signal tmp_368_0_4_fu_1408_p2 : STD_LOGIC;
  signal tmp_5_fu_1064_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_5_reg_5331 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_5_reg_5331[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_5331[2]_i_1_n_0\ : STD_LOGIC;
  signal tmp_60_reg_5429 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_61_reg_5436 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_62_reg_5443 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_63_reg_5450 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_64_reg_5457 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_68_reg_5512 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_6_reg_1004 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_6_reg_1004[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_1004[1]_i_1_n_0\ : STD_LOGIC;
  signal tmp_9_fu_1102_p2 : STD_LOGIC;
  signal tmp_9_reg_5358 : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_5358_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_s_fu_1049_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_s_reg_5312 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_s_reg_5312[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_5312_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal x_fu_1674_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_reg_5477 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_reg_5477[10]_i_100_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_101_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_102_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_103_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_10_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_11_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_12_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_13_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_14_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_15_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_16_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_17_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_19_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_20_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_21_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_22_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_23_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_24_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_25_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_26_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_28_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_29_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_30_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_31_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_32_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_33_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_34_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_35_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_37_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_39_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_40_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_42_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_43_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_44_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_46_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_47_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_48_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_49_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_50_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_51_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_52_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_53_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_54_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_55_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_57_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_58_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_60_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_61_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_62_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_63_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_64_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_65_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_66_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_67_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_68_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_69_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_6_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_70_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_71_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_72_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_73_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_74_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_75_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_76_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_77_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_78_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_79_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_7_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_80_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_81_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_82_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_83_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_84_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_85_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_86_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_87_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_88_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_89_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_8_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_90_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_91_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_92_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_93_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_94_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_95_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_96_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_97_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_98_n_0\ : STD_LOGIC;
  signal \x_reg_5477[10]_i_99_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_10_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_6_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_7_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_8_n_0\ : STD_LOGIC;
  signal \x_reg_5477[3]_i_9_n_0\ : STD_LOGIC;
  signal \x_reg_5477[4]_i_3_n_0\ : STD_LOGIC;
  signal \x_reg_5477[4]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_5477[4]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_5477[4]_i_6_n_0\ : STD_LOGIC;
  signal \x_reg_5477[4]_i_7_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_10_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_11_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_6_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_7_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_8_n_0\ : STD_LOGIC;
  signal \x_reg_5477[7]_i_9_n_0\ : STD_LOGIC;
  signal \x_reg_5477[8]_i_3_n_0\ : STD_LOGIC;
  signal \x_reg_5477[8]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_5477[8]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_5477[8]_i_6_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_18_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_18_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_18_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_18_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_27_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_27_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_27_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_27_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_36_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_36_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_38_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_38_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_38_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_38_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_41_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_41_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_41_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_41_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_45_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_45_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_45_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_45_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_56_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_56_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_56_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_56_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_59_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_59_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_59_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_59_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_4\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_5\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_6\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_5_n_7\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_9_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_9_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[10]_i_9_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \x_reg_5477_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \x_reg_5477_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \x_reg_5477_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \x_reg_5477_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_5477_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \x_reg_5477_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \x_reg_5477_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal y_1_0_1_fu_1475_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal y_1_0_1_reg_5404 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \y_1_0_1_reg_5404[0]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[0]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_100_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_101_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_102_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_103_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_104_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_105_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_106_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_107_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_108_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_109_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_111_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_113_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_115_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_117_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_118_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_119_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_120_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_121_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_122_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_123_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_124_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_125_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_126_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_127_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_128_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_129_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_130_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_131_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_132_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_133_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_134_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_135_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_136_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_137_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_138_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_139_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_140_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_141_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_143_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_144_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_145_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_146_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_147_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_148_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_149_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_150_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_151_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_152_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_153_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_154_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_155_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_156_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_157_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_158_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_159_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_160_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_161_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_162_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_163_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_164_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_165_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_54_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_55_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_56_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_57_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_58_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_59_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_60_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_62_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_63_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_64_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_65_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_66_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_67_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_68_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_69_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_70_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_71_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_73_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_75_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_77_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_78_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_79_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_80_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_81_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_82_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_83_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_84_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_85_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_86_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_87_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_88_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_89_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_90_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_91_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_93_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_94_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_95_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_96_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_97_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_98_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_99_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404[2]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[0]_i_8_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_110_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_112_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_112_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_112_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_114_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_116_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_116_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_116_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_142_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_30_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_39_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_39_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_41_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_41_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_41_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_44_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_44_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_44_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_52_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_52_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_52_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_61_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_61_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_61_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_72_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_72_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_72_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_72_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_4\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_5\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_6\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_74_n_7\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_76_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_76_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_76_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_76_n_3\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_92_n_0\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_92_n_1\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_92_n_2\ : STD_LOGIC;
  signal \y_1_0_1_reg_5404_reg[2]_i_92_n_3\ : STD_LOGIC;
  signal y_1_0_2_fu_1491_p3 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal y_1_0_2_reg_5409 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \y_1_0_2_reg_5409[1]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[1]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_100_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_101_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_102_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_103_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_104_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_105_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_106_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_107_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_108_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_109_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_110_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_111_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_112_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_113_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_114_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_115_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_116_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_117_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_118_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_119_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_120_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_121_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_122_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_123_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_124_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_125_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_126_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_127_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_128_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_129_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_55_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_56_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_57_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_58_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_59_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_60_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_61_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_62_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_63_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_64_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_65_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_66_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_67_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_68_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_69_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_70_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_71_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_72_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_73_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_74_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_75_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_76_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_77_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_78_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_79_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_80_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_81_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_82_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_83_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_86_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_87_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_90_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_91_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_92_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_93_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_94_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_95_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_96_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_97_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_98_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_99_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409[2]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_16_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_37_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_37_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_37_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_7_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_19_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_19_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_19_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_28_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_28_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_30_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_33_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_34_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_38_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_49_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_53_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_54_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_54_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_54_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_84_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_85_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_85_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_85_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_85_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_3\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_4\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_5\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_6\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_88_n_7\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_89_n_1\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_89_n_2\ : STD_LOGIC;
  signal \y_1_0_2_reg_5409_reg[2]_i_89_n_3\ : STD_LOGIC;
  signal y_1_0_3_fu_1507_p3 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal y_1_0_3_reg_5414 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \y_1_0_3_reg_5414[1]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[1]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_100_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_101_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_102_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_103_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_104_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_105_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_106_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_107_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_108_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_109_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_110_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_111_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_112_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_113_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_114_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_115_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_116_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_117_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_118_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_119_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_120_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_121_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_122_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_123_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_124_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_125_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_126_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_127_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_128_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_129_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_55_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_56_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_57_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_58_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_59_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_60_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_61_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_62_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_63_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_64_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_65_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_66_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_67_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_68_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_69_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_70_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_71_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_72_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_73_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_74_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_75_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_76_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_77_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_78_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_79_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_80_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_81_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_82_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_83_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_86_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_87_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_90_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_91_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_92_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_93_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_94_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_95_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_96_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_97_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_98_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_99_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414[2]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_14_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_35_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_35_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_35_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_19_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_19_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_19_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_28_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_28_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_30_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_33_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_34_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_38_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_49_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_53_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_54_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_54_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_54_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_84_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_85_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_85_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_85_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_85_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_3\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_4\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_5\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_6\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_88_n_7\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_89_n_0\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_89_n_1\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_89_n_2\ : STD_LOGIC;
  signal \y_1_0_3_reg_5414_reg[2]_i_89_n_3\ : STD_LOGIC;
  signal y_1_0_4_fu_1523_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal y_1_0_4_reg_5419 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \y_1_0_4_reg_5419[0]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[0]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[1]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_100_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_101_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_102_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_103_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_104_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_105_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_106_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_107_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_108_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_109_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_110_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_111_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_113_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_115_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_117_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_119_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_120_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_121_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_122_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_123_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_124_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_125_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_126_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_127_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_128_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_129_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_130_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_131_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_132_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_133_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_134_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_135_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_136_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_137_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_138_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_139_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_140_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_141_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_142_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_143_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_144_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_145_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_146_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_147_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_149_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_150_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_151_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_152_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_153_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_154_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_155_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_156_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_157_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_158_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_159_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_160_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_161_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_162_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_163_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_164_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_165_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_166_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_167_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_168_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_169_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_170_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_171_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_54_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_55_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_56_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_57_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_58_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_59_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_60_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_62_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_63_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_64_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_65_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_66_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_67_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_68_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_69_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_70_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_72_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_74_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_76_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_78_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_79_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_80_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_81_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_82_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_83_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_84_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_85_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_86_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_87_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_88_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_89_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_90_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_91_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_92_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_93_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_95_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_96_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_97_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_98_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_99_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419[2]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_112_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_112_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_112_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_112_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_114_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_116_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_116_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_116_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_116_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_118_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_148_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_148_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_148_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_148_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_30_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_30_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_30_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_39_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_39_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_39_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_42_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_42_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_42_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_44_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_52_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_52_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_52_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_61_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_61_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_61_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_61_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_71_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_71_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_71_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_71_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_73_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_75_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_75_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_75_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_75_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_3\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_4\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_5\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_6\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_77_n_7\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_94_n_0\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_94_n_1\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_94_n_2\ : STD_LOGIC;
  signal \y_1_0_4_reg_5419_reg[2]_i_94_n_3\ : STD_LOGIC;
  signal y_1_fu_1459_p3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal y_1_reg_5399 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \y_1_reg_5399[1]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_29_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[1]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_100_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_101_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_102_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_103_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_104_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_105_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_106_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_107_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_109_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_10_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_110_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_111_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_112_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_113_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_114_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_115_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_116_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_117_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_118_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_119_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_120_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_121_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_122_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_123_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_124_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_125_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_126_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_127_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_128_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_129_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_12_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_130_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_131_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_13_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_15_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_16_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_17_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_19_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_21_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_22_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_23_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_24_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_25_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_26_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_27_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_28_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_30_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_33_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_35_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_36_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_37_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_39_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_40_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_41_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_42_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_43_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_44_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_45_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_46_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_47_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_49_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_51_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_53_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_55_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_56_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_57_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_58_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_59_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_60_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_61_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_62_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_63_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_64_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_65_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_66_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_67_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_68_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_69_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_6_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_70_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_71_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_72_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_73_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_74_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_75_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_76_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_77_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_78_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_79_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_7_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_81_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_83_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_85_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_87_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_88_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_89_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_8_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_90_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_91_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_92_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_93_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_94_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_95_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_96_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_97_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_98_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_99_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399[2]_i_9_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_14_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_18_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_18_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_31_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_31_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_31_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_108_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_108_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_108_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_108_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_29_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_29_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_29_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_32_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_32_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_32_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_34_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_38_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_38_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_38_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_48_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_48_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_48_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_50_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_52_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_52_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_52_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_54_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_80_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_80_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_80_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_80_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_82_n_7\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_84_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_84_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_84_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_84_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_0\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_1\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_2\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_3\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_4\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_5\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_6\ : STD_LOGIC;
  signal \y_1_reg_5399_reg[2]_i_86_n_7\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond389_i_reg_5464_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond389_i_reg_5464_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond389_i_reg_5464_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exitcond389_i_reg_5464_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_5353_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_5353_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond_i_i_reg_5473_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_i_i_reg_5473_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_i_i_reg_5473_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_i_i_reg_5473_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond_i_i_reg_5473_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_12_reg_6077_reg[4]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_12_reg_6077_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_12_reg_6077_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_12_reg_6077_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_12_reg_6077_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_12_reg_6077_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_12_reg_6077_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_12_reg_6077_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_13_reg_6082_reg[4]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_13_reg_6082_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_13_reg_6082_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_13_reg_6082_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_13_reg_6082_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_13_reg_6082_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_13_reg_6082_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_13_reg_6082_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_14_reg_6087_reg[4]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_14_reg_6087_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_14_reg_6087_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_14_reg_6087_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_14_reg_6087_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_14_reg_6087_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_14_reg_6087_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_14_reg_6087_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_Val2_75_0_0_1_reg_5654_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_Val2_75_0_1_2_reg_5837_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_Val2_75_1_0_1_reg_5698_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_Val2_75_1_1_2_reg_5862_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_Val2_75_2_0_1_reg_5742_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_Val2_75_2_1_2_reg_5887_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_1__0__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_1__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_1__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_1__1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_1__2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_1__2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_V_3_0_3_1_reg_5922_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_1_reg_5922_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_0_3_1_reg_5922_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_3_0_3_1_reg_5922_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_0_3_1_reg_5922_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_r_V_3_0_3_1_reg_5922_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_3_0_3_2_reg_5927_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_0_3_2_reg_5927_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_0_3_2_reg_5927_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_0_3_2_reg_5927_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_r_V_3_0_3_2_reg_5927_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_3_1_3_1_reg_5967_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_1_reg_5967_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_1_3_1_reg_5967_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_3_1_3_1_reg_5967_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_1_3_1_reg_5967_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_r_V_3_1_3_1_reg_5967_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_3_1_3_2_reg_5972_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_1_3_2_reg_5972_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_1_3_2_reg_5972_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_1_3_2_reg_5972_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_r_V_3_1_3_2_reg_5972_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_3_2_3_1_reg_6012_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_1_reg_6012_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_2_3_1_reg_6012_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_V_3_2_3_1_reg_6012_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_2_3_1_reg_6012_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_r_V_3_2_3_1_reg_6012_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_r_V_3_2_3_2_reg_6017_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_V_3_2_3_2_reg_6017_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_V_3_2_3_2_reg_6017_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_3_2_3_2_reg_6017_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_r_V_3_2_3_2_reg_6017_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_t_V_2_reg_1026_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp37_reg_5762_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp37_reg_5762_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp37_reg_5762_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp37_reg_5762_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp37_reg_5762_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_tmp37_reg_5762_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp38_reg_5767_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp38_reg_5767_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp38_reg_5767_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp38_reg_5767_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp38_reg_5767_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp38_reg_5767_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp41_reg_5842_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp41_reg_5842_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp41_reg_5842_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp41_reg_5842_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp41_reg_5842_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp41_reg_5842_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp44_reg_6032_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp44_reg_6032_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp44_reg_6032_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp44_reg_6032_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp44_reg_6032_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp44_reg_6032_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp47_reg_6037_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp49_reg_5932_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp49_reg_5932_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp49_reg_5932_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp49_reg_5932_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp49_reg_5932_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp49_reg_5932_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp51_reg_5937_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp51_reg_5937_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp51_reg_5937_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp51_reg_5937_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp51_reg_5937_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp54_reg_6042_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp54_reg_6042_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp56_reg_5787_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp56_reg_5787_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp56_reg_5787_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp56_reg_5787_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp56_reg_5787_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_tmp56_reg_5787_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp57_reg_5792_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp57_reg_5792_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp57_reg_5792_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp57_reg_5792_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp57_reg_5792_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp57_reg_5792_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp60_reg_5867_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp60_reg_5867_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp60_reg_5867_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp60_reg_5867_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp60_reg_5867_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp60_reg_5867_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp63_reg_6047_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp63_reg_6047_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp63_reg_6047_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp63_reg_6047_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp63_reg_6047_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp63_reg_6047_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp66_reg_6052_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp68_reg_5977_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp68_reg_5977_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp68_reg_5977_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp68_reg_5977_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp68_reg_5977_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp68_reg_5977_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp70_reg_5982_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp70_reg_5982_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp70_reg_5982_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp70_reg_5982_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp70_reg_5982_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp73_reg_6057_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp73_reg_6057_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp75_reg_5812_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp75_reg_5812_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp75_reg_5812_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp75_reg_5812_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp75_reg_5812_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 19 );
  signal NLW_tmp75_reg_5812_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp76_reg_5817_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp76_reg_5817_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp76_reg_5817_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp76_reg_5817_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp76_reg_5817_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_tmp76_reg_5817_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp79_reg_5892_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp79_reg_5892_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp79_reg_5892_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp79_reg_5892_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp79_reg_5892_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp79_reg_5892_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp82_reg_6062_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp82_reg_6062_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp82_reg_6062_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp82_reg_6062_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp82_reg_6062_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_tmp82_reg_6062_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp85_reg_6067_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp87_reg_6022_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp87_reg_6022_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp87_reg_6022_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp87_reg_6022_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp87_reg_6022_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_tmp87_reg_6022_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp89_reg_6027_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp89_reg_6027_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp89_reg_6027_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp89_reg_6027_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp89_reg_6027_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp92_reg_6072_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp92_reg_6072_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_12_reg_5380_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_5380_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_5380_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_5380_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_reg_5317_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_1_reg_5317_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_9_reg_5358_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_reg_5358_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_reg_5358_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_9_reg_5358_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_5312_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_s_reg_5312_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_reg_5477_reg[10]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg_5477_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_reg_5477_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_reg_5477_reg[10]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg_5477_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg_5477_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_reg_5477_reg[10]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_reg_5477_reg[10]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_reg_5477_reg[10]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_reg_5477_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_1_reg_5404_reg[2]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_2_reg_5409_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_3_reg_5414_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_0_4_reg_5419_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_0_4_reg_5419_reg[2]_i_94_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[1]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_reg_5399_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_reg_5399_reg[1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[2]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_reg_5399_reg[2]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_1_reg_5399_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair219";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \brmerge_reg_5483_pp0_iter1_reg_reg[0]\ : label is "brmerge_reg_5483_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep\ : label is "brmerge_reg_5483_pp0_iter1_reg_reg[0]";
  attribute ORIG_CELL_NAME of \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0\ : label is "brmerge_reg_5483_pp0_iter1_reg_reg[0]";
  attribute SOFT_HLUTNM of internal_empty_n_i_4 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_5473[0]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_Val2_12_reg_6077[7]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_Val2_13_reg_6082[7]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_Val2_14_reg_6087[7]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_neg394_i_reg_5322[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_neg394_i_reg_5322[2]_i_1\ : label is "soft_lutpair223";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name : string;
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[0]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[1]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[2]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[3]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[4]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[5]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[6]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_0_va_2_fu_274_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg ";
  attribute srl_name of \src_kernel_win_0_va_2_fu_274_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_0_va_2_fu_274_reg[7]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[0]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[1]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[2]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[3]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[4]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[5]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[6]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_1_va_2_fu_354_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg ";
  attribute srl_name of \src_kernel_win_1_va_2_fu_354_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_1_va_2_fu_354_reg[7]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[0]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[0]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[1]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[1]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[2]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[2]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[3]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[3]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[4]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[4]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[5]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[5]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[6]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[6]_srl2 ";
  attribute srl_bus_name of \src_kernel_win_2_va_2_fu_434_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg ";
  attribute srl_name of \src_kernel_win_2_va_2_fu_434_reg[7]_srl2\ : label is "inst/\GaussianBlur_U0/grp_Filter2D_fu_138/src_kernel_win_2_va_2_fu_434_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_10_reg_5363[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_11_reg_5368[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[10]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[7]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tmp_294_2_reg_5345[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_5_reg_5331[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_5_reg_5331[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \tmp_60_reg_5429[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_60_reg_5429[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_61_reg_5436[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_61_reg_5436[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_62_reg_5443[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_62_reg_5443[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_63_reg_5450[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_63_reg_5450[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_64_reg_5457[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_64_reg_5457[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_68_reg_5512[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_68_reg_5512[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_6_reg_1004[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_6_reg_1004[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_100\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_101\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_102\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_103\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_37\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_39\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_40\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_42\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_43\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_44\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_54\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_55\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_57\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_58\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_60\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_61\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_62\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_63\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_83\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_84\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_85\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_86\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_87\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_88\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_89\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_98\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \x_reg_5477[10]_i_99\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_109\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_111\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_113\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_115\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_117\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_118\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_119\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_120\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_141\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_143\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_144\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_145\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_40\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_42\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_43\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_45\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_46\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_47\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_6\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_70\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_71\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_73\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_75\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_77\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_78\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_79\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \y_1_0_1_reg_5404[2]_i_80\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[1]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[1]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_110\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_111\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_112\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_113\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_29\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_31\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_32\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_35\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_36\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_37\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_47\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_48\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_51\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_52\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_55\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_56\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_57\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_58\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_6\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_82\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_83\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_86\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_87\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_90\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_91\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_92\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \y_1_0_2_reg_5409[2]_i_93\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_110\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_111\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_112\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_113\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_29\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_31\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_32\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_35\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_36\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_37\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_47\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_48\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_51\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_52\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_55\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_56\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_57\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_58\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_6\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_82\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_83\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_86\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_87\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_90\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_91\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_92\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \y_1_0_3_reg_5414[2]_i_93\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[1]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_111\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_113\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_115\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_117\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_119\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_120\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_121\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_122\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_147\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_149\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_150\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_151\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_40\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_41\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_43\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_45\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_46\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_47\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_70\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_72\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_74\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_76\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_78\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_79\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_80\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \y_1_0_4_reg_5419[2]_i_81\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \y_1_reg_5399[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y_1_reg_5399[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_107\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_109\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_110\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_111\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_30\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_31\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_33\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_35\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_36\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_37\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_47\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_49\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_51\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_53\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_55\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_56\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_57\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_58\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_6\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_79\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_81\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_83\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_85\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_87\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_88\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_89\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \y_1_reg_5399[2]_i_90\ : label is "soft_lutpair130";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[1]_1\ <= \^ap_cs_fsm_reg[1]_1\;
  \ap_CS_fsm_reg[1]_2\ <= \^ap_cs_fsm_reg[1]_2\;
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
  ram_reg_1(7 downto 0) <= \^ram_reg_1\(7 downto 0);
  ram_reg_2(7 downto 0) <= \^ram_reg_2\(7 downto 0);
  ram_reg_3(7 downto 0) <= \^ram_reg_3\(7 downto 0);
  ram_reg_4(7 downto 0) <= \^ram_reg_4\(7 downto 0);
  ram_reg_5(7 downto 0) <= \^ram_reg_5\(7 downto 0);
  ram_reg_6(7 downto 0) <= \^ram_reg_6\(7 downto 0);
  ram_reg_7(7 downto 0) <= \^ram_reg_7\(7 downto 0);
  ram_reg_8(7 downto 0) <= \^ram_reg_8\(7 downto 0);
  ram_reg_9(7 downto 0) <= \^ram_reg_9\(7 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
  shiftReg_ce_1 <= \^shiftreg_ce_1\;
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => dst_data_stream_2_V_full_n,
      I1 => or_cond_i_reg_5502_pp0_iter7_reg,
      I2 => ap_enable_reg_pp0_iter8_reg_n_0,
      I3 => k_buf_2_val_9_U_n_35,
      I4 => \SRL_SIG_reg[1][0]\(1),
      O => \^shiftreg_ce_1\
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => dst_data_stream_1_V_full_n,
      I1 => or_cond_i_reg_5502_pp0_iter7_reg,
      I2 => ap_enable_reg_pp0_iter8_reg_n_0,
      I3 => k_buf_2_val_9_U_n_35,
      I4 => \SRL_SIG_reg[1][0]\(1),
      O => \^shiftreg_ce_0\
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => dst_data_stream_0_V_full_n,
      I1 => or_cond_i_reg_5502_pp0_iter7_reg,
      I2 => ap_enable_reg_pp0_iter8_reg_n_0,
      I3 => k_buf_2_val_9_U_n_35,
      I4 => \SRL_SIG_reg[1][0]\(1),
      O => \^shiftreg_ce\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => exitcond390_i_fu_1091_p2,
      I2 => grp_Filter2D_fu_138_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => grp_Filter2D_fu_138_ap_done
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F007FFF"
    )
        port map (
      I0 => src_rows_V_c13_empty_n,
      I1 => GaussianBlur_U0_ap_start,
      I2 => src_cols_V_c14_empty_n,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \ap_CS_fsm[1]_i_2_n_0\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => grp_Filter2D_fu_138_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => tmp_6_reg_1004(1),
      I3 => tmp_6_reg_1004(0),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => src_cols_V_c14_empty_n,
      I3 => GaussianBlur_U0_ap_start,
      I4 => src_rows_V_c13_empty_n,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F7F7F7"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_Filter2D_fu_138_ap_start_reg,
      I3 => exitcond390_i_fu_1091_p2,
      I4 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => tmp_6_reg_1004(1),
      I2 => tmp_6_reg_1004(0),
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => exitcond390_i_fu_1091_p2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(17),
      I1 => \t_V_reg_1015_reg_n_0_[17]\,
      I2 => \t_V_reg_1015_reg_n_0_[15]\,
      I3 => tmp_1_reg_5317(15),
      I4 => \t_V_reg_1015_reg_n_0_[16]\,
      I5 => tmp_1_reg_5317(16),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(14),
      I1 => \t_V_reg_1015_reg_n_0_[14]\,
      I2 => \t_V_reg_1015_reg_n_0_[12]\,
      I3 => tmp_1_reg_5317(12),
      I4 => \t_V_reg_1015_reg_n_0_[13]\,
      I5 => tmp_1_reg_5317(13),
      O => \ap_CS_fsm[3]_i_11_n_0\
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(11),
      I1 => \t_V_reg_1015_reg_n_0_[11]\,
      I2 => \t_V_reg_1015_reg_n_0_[10]\,
      I3 => tmp_1_reg_5317(10),
      I4 => \t_V_reg_1015_reg_n_0_[9]\,
      I5 => tmp_1_reg_5317(9),
      O => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(8),
      I1 => \t_V_reg_1015_reg_n_0_[8]\,
      I2 => \t_V_reg_1015_reg_n_0_[6]\,
      I3 => tmp_1_reg_5317(6),
      I4 => \t_V_reg_1015_reg_n_0_[7]\,
      I5 => tmp_1_reg_5317(7),
      O => \ap_CS_fsm[3]_i_13_n_0\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(5),
      I1 => \t_V_reg_1015_reg_n_0_[5]\,
      I2 => \t_V_reg_1015_reg_n_0_[3]\,
      I3 => tmp_1_reg_5317(3),
      I4 => \t_V_reg_1015_reg_n_0_[4]\,
      I5 => tmp_1_reg_5317(4),
      O => \ap_CS_fsm[3]_i_14_n_0\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      I1 => tmp_1_reg_5317(1),
      I2 => \t_V_reg_1015_reg_n_0_[2]\,
      I3 => tmp_1_reg_5317(2),
      I4 => tmp_1_reg_5317(0),
      I5 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_15_n_0\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_1_reg_5317(31),
      I1 => \t_V_reg_1015_reg_n_0_[31]\,
      I2 => tmp_1_reg_5317(30),
      I3 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \ap_CS_fsm[3]_i_4_n_0\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(29),
      I1 => \t_V_reg_1015_reg_n_0_[29]\,
      I2 => \t_V_reg_1015_reg_n_0_[27]\,
      I3 => tmp_1_reg_5317(27),
      I4 => \t_V_reg_1015_reg_n_0_[28]\,
      I5 => tmp_1_reg_5317(28),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(26),
      I1 => \t_V_reg_1015_reg_n_0_[26]\,
      I2 => \t_V_reg_1015_reg_n_0_[24]\,
      I3 => tmp_1_reg_5317(24),
      I4 => \t_V_reg_1015_reg_n_0_[25]\,
      I5 => tmp_1_reg_5317(25),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(23),
      I1 => \t_V_reg_1015_reg_n_0_[23]\,
      I2 => \t_V_reg_1015_reg_n_0_[21]\,
      I3 => tmp_1_reg_5317(21),
      I4 => \t_V_reg_1015_reg_n_0_[22]\,
      I5 => tmp_1_reg_5317(22),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_1_reg_5317(20),
      I1 => \t_V_reg_1015_reg_n_0_[20]\,
      I2 => \t_V_reg_1015_reg_n_0_[18]\,
      I3 => tmp_1_reg_5317(18),
      I4 => \t_V_reg_1015_reg_n_0_[19]\,
      I5 => tmp_1_reg_5317(19),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002FF0202"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter7,
      I4 => ap_enable_reg_pp0_iter8_reg_n_0,
      I5 => k_buf_2_val_9_U_n_35,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_138_ap_done,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_0\,
      CO(3) => \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\(3),
      CO(2) => exitcond390_i_fu_1091_p2,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[3]_i_4_n_0\,
      S(1) => \ap_CS_fsm[3]_i_5_n_0\,
      S(0) => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_7_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_8_n_0\,
      S(2) => \ap_CS_fsm[3]_i_9_n_0\,
      S(1) => \ap_CS_fsm[3]_i_10_n_0\,
      S(0) => \ap_CS_fsm[3]_i_11_n_0\
    );
\ap_CS_fsm_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_7_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_7_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_7_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_12_n_0\,
      S(2) => \ap_CS_fsm[3]_i_13_n_0\,
      S(1) => \ap_CS_fsm[3]_i_14_n_0\,
      S(0) => \ap_CS_fsm[3]_i_15_n_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => exitcond389_i_fu_1576_p2,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp0_iter8_reg_n_0,
      I2 => k_buf_2_val_9_U_n_35,
      I3 => ap_enable_reg_pp0_iter7,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter8_i_1_n_0
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8_i_1_n_0,
      Q => ap_enable_reg_pp0_iter8_reg_n_0,
      R => '0'
    );
\brmerge_reg_5483[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => tmp_298_0_0_not_reg_5424,
      O => brmerge_fu_1682_p2
    );
\brmerge_reg_5483_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => brmerge_reg_5483,
      Q => brmerge_reg_5483_pp0_iter1_reg,
      R => '0'
    );
\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => brmerge_reg_5483,
      Q => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      R => '0'
    );
\brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => brmerge_reg_5483,
      Q => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      R => '0'
    );
\brmerge_reg_5483_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => brmerge_fu_1682_p2,
      Q => brmerge_reg_5483,
      R => '0'
    );
\exitcond389_i_reg_5464[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(14),
      I1 => t_V_2_reg_1026_reg(14),
      I2 => t_V_2_reg_1026_reg(12),
      I3 => tmp_s_reg_5312(12),
      I4 => t_V_2_reg_1026_reg(13),
      I5 => tmp_s_reg_5312(13),
      O => \exitcond389_i_reg_5464[0]_i_10_n_0\
    );
\exitcond389_i_reg_5464[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(11),
      I1 => t_V_2_reg_1026_reg(11),
      I2 => t_V_2_reg_1026_reg(9),
      I3 => tmp_s_reg_5312(9),
      I4 => t_V_2_reg_1026_reg(10),
      I5 => tmp_s_reg_5312(10),
      O => \exitcond389_i_reg_5464[0]_i_11_n_0\
    );
\exitcond389_i_reg_5464[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(8),
      I1 => t_V_2_reg_1026_reg(8),
      I2 => t_V_2_reg_1026_reg(6),
      I3 => tmp_s_reg_5312(6),
      I4 => t_V_2_reg_1026_reg(7),
      I5 => tmp_s_reg_5312(7),
      O => \exitcond389_i_reg_5464[0]_i_12_n_0\
    );
\exitcond389_i_reg_5464[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(4),
      I1 => t_V_2_reg_1026_reg(4),
      I2 => t_V_2_reg_1026_reg(5),
      I3 => tmp_s_reg_5312(5),
      I4 => t_V_2_reg_1026_reg(3),
      I5 => tmp_s_reg_5312(3),
      O => \exitcond389_i_reg_5464[0]_i_13_n_0\
    );
\exitcond389_i_reg_5464[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(1),
      I1 => \t_V_2_reg_1026_reg__0\(1),
      I2 => t_V_2_reg_1026_reg(2),
      I3 => tmp_s_reg_5312(2),
      I4 => \t_V_2_reg_1026_reg__0\(0),
      I5 => tmp_s_reg_5312(0),
      O => \exitcond389_i_reg_5464[0]_i_14_n_0\
    );
\exitcond389_i_reg_5464[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_s_reg_5312(31),
      I1 => t_V_2_reg_1026_reg(31),
      I2 => tmp_s_reg_5312(30),
      I3 => t_V_2_reg_1026_reg(30),
      O => \exitcond389_i_reg_5464[0]_i_3_n_0\
    );
\exitcond389_i_reg_5464[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(29),
      I1 => t_V_2_reg_1026_reg(29),
      I2 => t_V_2_reg_1026_reg(28),
      I3 => tmp_s_reg_5312(28),
      I4 => t_V_2_reg_1026_reg(27),
      I5 => tmp_s_reg_5312(27),
      O => \exitcond389_i_reg_5464[0]_i_4_n_0\
    );
\exitcond389_i_reg_5464[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(26),
      I1 => t_V_2_reg_1026_reg(26),
      I2 => t_V_2_reg_1026_reg(24),
      I3 => tmp_s_reg_5312(24),
      I4 => t_V_2_reg_1026_reg(25),
      I5 => tmp_s_reg_5312(25),
      O => \exitcond389_i_reg_5464[0]_i_5_n_0\
    );
\exitcond389_i_reg_5464[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(23),
      I1 => t_V_2_reg_1026_reg(23),
      I2 => t_V_2_reg_1026_reg(21),
      I3 => tmp_s_reg_5312(21),
      I4 => t_V_2_reg_1026_reg(22),
      I5 => tmp_s_reg_5312(22),
      O => \exitcond389_i_reg_5464[0]_i_7_n_0\
    );
\exitcond389_i_reg_5464[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(19),
      I1 => t_V_2_reg_1026_reg(19),
      I2 => t_V_2_reg_1026_reg(20),
      I3 => tmp_s_reg_5312(20),
      I4 => t_V_2_reg_1026_reg(18),
      I5 => tmp_s_reg_5312(18),
      O => \exitcond389_i_reg_5464[0]_i_8_n_0\
    );
\exitcond389_i_reg_5464[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_s_reg_5312(17),
      I1 => t_V_2_reg_1026_reg(17),
      I2 => t_V_2_reg_1026_reg(15),
      I3 => tmp_s_reg_5312(15),
      I4 => t_V_2_reg_1026_reg(16),
      I5 => tmp_s_reg_5312(16),
      O => \exitcond389_i_reg_5464[0]_i_9_n_0\
    );
\exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => exitcond389_i_reg_5464,
      Q => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\exitcond389_i_reg_5464_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      Q => exitcond389_i_reg_5464_pp0_iter2_reg,
      R => '0'
    );
\exitcond389_i_reg_5464_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => exitcond389_i_reg_5464_pp0_iter2_reg,
      Q => exitcond389_i_reg_5464_pp0_iter3_reg,
      R => '0'
    );
\exitcond389_i_reg_5464_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => exitcond389_i_reg_5464_pp0_iter3_reg,
      Q => exitcond389_i_reg_5464_pp0_iter4_reg,
      R => '0'
    );
\exitcond389_i_reg_5464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => exitcond389_i_fu_1576_p2,
      Q => exitcond389_i_reg_5464,
      R => '0'
    );
\exitcond389_i_reg_5464_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond389_i_reg_5464_reg[0]_i_2_n_0\,
      CO(3) => \NLW_exitcond389_i_reg_5464_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => exitcond389_i_fu_1576_p2,
      CO(1) => \exitcond389_i_reg_5464_reg[0]_i_1_n_2\,
      CO(0) => \exitcond389_i_reg_5464_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond389_i_reg_5464_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \exitcond389_i_reg_5464[0]_i_3_n_0\,
      S(1) => \exitcond389_i_reg_5464[0]_i_4_n_0\,
      S(0) => \exitcond389_i_reg_5464[0]_i_5_n_0\
    );
\exitcond389_i_reg_5464_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \exitcond389_i_reg_5464_reg[0]_i_6_n_0\,
      CO(3) => \exitcond389_i_reg_5464_reg[0]_i_2_n_0\,
      CO(2) => \exitcond389_i_reg_5464_reg[0]_i_2_n_1\,
      CO(1) => \exitcond389_i_reg_5464_reg[0]_i_2_n_2\,
      CO(0) => \exitcond389_i_reg_5464_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond389_i_reg_5464_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond389_i_reg_5464[0]_i_7_n_0\,
      S(2) => \exitcond389_i_reg_5464[0]_i_8_n_0\,
      S(1) => \exitcond389_i_reg_5464[0]_i_9_n_0\,
      S(0) => \exitcond389_i_reg_5464[0]_i_10_n_0\
    );
\exitcond389_i_reg_5464_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \exitcond389_i_reg_5464_reg[0]_i_6_n_0\,
      CO(2) => \exitcond389_i_reg_5464_reg[0]_i_6_n_1\,
      CO(1) => \exitcond389_i_reg_5464_reg[0]_i_6_n_2\,
      CO(0) => \exitcond389_i_reg_5464_reg[0]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exitcond389_i_reg_5464_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \exitcond389_i_reg_5464[0]_i_11_n_0\,
      S(2) => \exitcond389_i_reg_5464[0]_i_12_n_0\,
      S(1) => \exitcond389_i_reg_5464[0]_i_13_n_0\,
      S(0) => \exitcond389_i_reg_5464[0]_i_14_n_0\
    );
gaussian_ama_addmGfk_U101: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk
     port map (
      D(7 downto 0) => src_kernel_win_1_va_3_fu_358(7 downto 0),
      P(17) => gaussian_ama_addmGfk_U101_n_0,
      P(16) => gaussian_ama_addmGfk_U101_n_1,
      P(15) => gaussian_ama_addmGfk_U101_n_2,
      P(14) => gaussian_ama_addmGfk_U101_n_3,
      P(13) => gaussian_ama_addmGfk_U101_n_4,
      P(12) => gaussian_ama_addmGfk_U101_n_5,
      P(11) => gaussian_ama_addmGfk_U101_n_6,
      P(10) => gaussian_ama_addmGfk_U101_n_7,
      P(9) => gaussian_ama_addmGfk_U101_n_8,
      P(8) => gaussian_ama_addmGfk_U101_n_9,
      P(7) => gaussian_ama_addmGfk_U101_n_10,
      P(6) => gaussian_ama_addmGfk_U101_n_11,
      P(5) => gaussian_ama_addmGfk_U101_n_12,
      P(4) => gaussian_ama_addmGfk_U101_n_13,
      P(3) => gaussian_ama_addmGfk_U101_n_14,
      P(2) => gaussian_ama_addmGfk_U101_n_15,
      P(1) => gaussian_ama_addmGfk_U101_n_16,
      P(0) => gaussian_ama_addmGfk_U101_n_17,
      PCOUT(47) => tmp70_reg_5982_reg_n_106,
      PCOUT(46) => tmp70_reg_5982_reg_n_107,
      PCOUT(45) => tmp70_reg_5982_reg_n_108,
      PCOUT(44) => tmp70_reg_5982_reg_n_109,
      PCOUT(43) => tmp70_reg_5982_reg_n_110,
      PCOUT(42) => tmp70_reg_5982_reg_n_111,
      PCOUT(41) => tmp70_reg_5982_reg_n_112,
      PCOUT(40) => tmp70_reg_5982_reg_n_113,
      PCOUT(39) => tmp70_reg_5982_reg_n_114,
      PCOUT(38) => tmp70_reg_5982_reg_n_115,
      PCOUT(37) => tmp70_reg_5982_reg_n_116,
      PCOUT(36) => tmp70_reg_5982_reg_n_117,
      PCOUT(35) => tmp70_reg_5982_reg_n_118,
      PCOUT(34) => tmp70_reg_5982_reg_n_119,
      PCOUT(33) => tmp70_reg_5982_reg_n_120,
      PCOUT(32) => tmp70_reg_5982_reg_n_121,
      PCOUT(31) => tmp70_reg_5982_reg_n_122,
      PCOUT(30) => tmp70_reg_5982_reg_n_123,
      PCOUT(29) => tmp70_reg_5982_reg_n_124,
      PCOUT(28) => tmp70_reg_5982_reg_n_125,
      PCOUT(27) => tmp70_reg_5982_reg_n_126,
      PCOUT(26) => tmp70_reg_5982_reg_n_127,
      PCOUT(25) => tmp70_reg_5982_reg_n_128,
      PCOUT(24) => tmp70_reg_5982_reg_n_129,
      PCOUT(23) => tmp70_reg_5982_reg_n_130,
      PCOUT(22) => tmp70_reg_5982_reg_n_131,
      PCOUT(21) => tmp70_reg_5982_reg_n_132,
      PCOUT(20) => tmp70_reg_5982_reg_n_133,
      PCOUT(19) => tmp70_reg_5982_reg_n_134,
      PCOUT(18) => tmp70_reg_5982_reg_n_135,
      PCOUT(17) => tmp70_reg_5982_reg_n_136,
      PCOUT(16) => tmp70_reg_5982_reg_n_137,
      PCOUT(15) => tmp70_reg_5982_reg_n_138,
      PCOUT(14) => tmp70_reg_5982_reg_n_139,
      PCOUT(13) => tmp70_reg_5982_reg_n_140,
      PCOUT(12) => tmp70_reg_5982_reg_n_141,
      PCOUT(11) => tmp70_reg_5982_reg_n_142,
      PCOUT(10) => tmp70_reg_5982_reg_n_143,
      PCOUT(9) => tmp70_reg_5982_reg_n_144,
      PCOUT(8) => tmp70_reg_5982_reg_n_145,
      PCOUT(7) => tmp70_reg_5982_reg_n_146,
      PCOUT(6) => tmp70_reg_5982_reg_n_147,
      PCOUT(5) => tmp70_reg_5982_reg_n_148,
      PCOUT(4) => tmp70_reg_5982_reg_n_149,
      PCOUT(3) => tmp70_reg_5982_reg_n_150,
      PCOUT(2) => tmp70_reg_5982_reg_n_151,
      PCOUT(1) => tmp70_reg_5982_reg_n_152,
      PCOUT(0) => tmp70_reg_5982_reg_n_153,
      Q(7 downto 0) => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
gaussian_ama_addmGfk_U107: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_18
     port map (
      D(7 downto 0) => src_kernel_win_2_va_3_fu_438(7 downto 0),
      P(17) => gaussian_ama_addmGfk_U107_n_0,
      P(16) => gaussian_ama_addmGfk_U107_n_1,
      P(15) => gaussian_ama_addmGfk_U107_n_2,
      P(14) => gaussian_ama_addmGfk_U107_n_3,
      P(13) => gaussian_ama_addmGfk_U107_n_4,
      P(12) => gaussian_ama_addmGfk_U107_n_5,
      P(11) => gaussian_ama_addmGfk_U107_n_6,
      P(10) => gaussian_ama_addmGfk_U107_n_7,
      P(9) => gaussian_ama_addmGfk_U107_n_8,
      P(8) => gaussian_ama_addmGfk_U107_n_9,
      P(7) => gaussian_ama_addmGfk_U107_n_10,
      P(6) => gaussian_ama_addmGfk_U107_n_11,
      P(5) => gaussian_ama_addmGfk_U107_n_12,
      P(4) => gaussian_ama_addmGfk_U107_n_13,
      P(3) => gaussian_ama_addmGfk_U107_n_14,
      P(2) => gaussian_ama_addmGfk_U107_n_15,
      P(1) => gaussian_ama_addmGfk_U107_n_16,
      P(0) => gaussian_ama_addmGfk_U107_n_17,
      PCOUT(47) => tmp89_reg_6027_reg_n_106,
      PCOUT(46) => tmp89_reg_6027_reg_n_107,
      PCOUT(45) => tmp89_reg_6027_reg_n_108,
      PCOUT(44) => tmp89_reg_6027_reg_n_109,
      PCOUT(43) => tmp89_reg_6027_reg_n_110,
      PCOUT(42) => tmp89_reg_6027_reg_n_111,
      PCOUT(41) => tmp89_reg_6027_reg_n_112,
      PCOUT(40) => tmp89_reg_6027_reg_n_113,
      PCOUT(39) => tmp89_reg_6027_reg_n_114,
      PCOUT(38) => tmp89_reg_6027_reg_n_115,
      PCOUT(37) => tmp89_reg_6027_reg_n_116,
      PCOUT(36) => tmp89_reg_6027_reg_n_117,
      PCOUT(35) => tmp89_reg_6027_reg_n_118,
      PCOUT(34) => tmp89_reg_6027_reg_n_119,
      PCOUT(33) => tmp89_reg_6027_reg_n_120,
      PCOUT(32) => tmp89_reg_6027_reg_n_121,
      PCOUT(31) => tmp89_reg_6027_reg_n_122,
      PCOUT(30) => tmp89_reg_6027_reg_n_123,
      PCOUT(29) => tmp89_reg_6027_reg_n_124,
      PCOUT(28) => tmp89_reg_6027_reg_n_125,
      PCOUT(27) => tmp89_reg_6027_reg_n_126,
      PCOUT(26) => tmp89_reg_6027_reg_n_127,
      PCOUT(25) => tmp89_reg_6027_reg_n_128,
      PCOUT(24) => tmp89_reg_6027_reg_n_129,
      PCOUT(23) => tmp89_reg_6027_reg_n_130,
      PCOUT(22) => tmp89_reg_6027_reg_n_131,
      PCOUT(21) => tmp89_reg_6027_reg_n_132,
      PCOUT(20) => tmp89_reg_6027_reg_n_133,
      PCOUT(19) => tmp89_reg_6027_reg_n_134,
      PCOUT(18) => tmp89_reg_6027_reg_n_135,
      PCOUT(17) => tmp89_reg_6027_reg_n_136,
      PCOUT(16) => tmp89_reg_6027_reg_n_137,
      PCOUT(15) => tmp89_reg_6027_reg_n_138,
      PCOUT(14) => tmp89_reg_6027_reg_n_139,
      PCOUT(13) => tmp89_reg_6027_reg_n_140,
      PCOUT(12) => tmp89_reg_6027_reg_n_141,
      PCOUT(11) => tmp89_reg_6027_reg_n_142,
      PCOUT(10) => tmp89_reg_6027_reg_n_143,
      PCOUT(9) => tmp89_reg_6027_reg_n_144,
      PCOUT(8) => tmp89_reg_6027_reg_n_145,
      PCOUT(7) => tmp89_reg_6027_reg_n_146,
      PCOUT(6) => tmp89_reg_6027_reg_n_147,
      PCOUT(5) => tmp89_reg_6027_reg_n_148,
      PCOUT(4) => tmp89_reg_6027_reg_n_149,
      PCOUT(3) => tmp89_reg_6027_reg_n_150,
      PCOUT(2) => tmp89_reg_6027_reg_n_151,
      PCOUT(1) => tmp89_reg_6027_reg_n_152,
      PCOUT(0) => tmp89_reg_6027_reg_n_153,
      Q(7 downto 0) => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      \^p\ => k_buf_2_val_9_U_n_35,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
gaussian_ama_addmGfk_U95: entity work.cv_ov5640_gaussian_0_0_gaussian_ama_addmGfk_19
     port map (
      D(7 downto 0) => src_kernel_win_0_va_3_fu_278(7 downto 0),
      P(17) => gaussian_ama_addmGfk_U95_n_0,
      P(16) => gaussian_ama_addmGfk_U95_n_1,
      P(15) => gaussian_ama_addmGfk_U95_n_2,
      P(14) => gaussian_ama_addmGfk_U95_n_3,
      P(13) => gaussian_ama_addmGfk_U95_n_4,
      P(12) => gaussian_ama_addmGfk_U95_n_5,
      P(11) => gaussian_ama_addmGfk_U95_n_6,
      P(10) => gaussian_ama_addmGfk_U95_n_7,
      P(9) => gaussian_ama_addmGfk_U95_n_8,
      P(8) => gaussian_ama_addmGfk_U95_n_9,
      P(7) => gaussian_ama_addmGfk_U95_n_10,
      P(6) => gaussian_ama_addmGfk_U95_n_11,
      P(5) => gaussian_ama_addmGfk_U95_n_12,
      P(4) => gaussian_ama_addmGfk_U95_n_13,
      P(3) => gaussian_ama_addmGfk_U95_n_14,
      P(2) => gaussian_ama_addmGfk_U95_n_15,
      P(1) => gaussian_ama_addmGfk_U95_n_16,
      P(0) => gaussian_ama_addmGfk_U95_n_17,
      PCOUT(47) => tmp51_reg_5937_reg_n_106,
      PCOUT(46) => tmp51_reg_5937_reg_n_107,
      PCOUT(45) => tmp51_reg_5937_reg_n_108,
      PCOUT(44) => tmp51_reg_5937_reg_n_109,
      PCOUT(43) => tmp51_reg_5937_reg_n_110,
      PCOUT(42) => tmp51_reg_5937_reg_n_111,
      PCOUT(41) => tmp51_reg_5937_reg_n_112,
      PCOUT(40) => tmp51_reg_5937_reg_n_113,
      PCOUT(39) => tmp51_reg_5937_reg_n_114,
      PCOUT(38) => tmp51_reg_5937_reg_n_115,
      PCOUT(37) => tmp51_reg_5937_reg_n_116,
      PCOUT(36) => tmp51_reg_5937_reg_n_117,
      PCOUT(35) => tmp51_reg_5937_reg_n_118,
      PCOUT(34) => tmp51_reg_5937_reg_n_119,
      PCOUT(33) => tmp51_reg_5937_reg_n_120,
      PCOUT(32) => tmp51_reg_5937_reg_n_121,
      PCOUT(31) => tmp51_reg_5937_reg_n_122,
      PCOUT(30) => tmp51_reg_5937_reg_n_123,
      PCOUT(29) => tmp51_reg_5937_reg_n_124,
      PCOUT(28) => tmp51_reg_5937_reg_n_125,
      PCOUT(27) => tmp51_reg_5937_reg_n_126,
      PCOUT(26) => tmp51_reg_5937_reg_n_127,
      PCOUT(25) => tmp51_reg_5937_reg_n_128,
      PCOUT(24) => tmp51_reg_5937_reg_n_129,
      PCOUT(23) => tmp51_reg_5937_reg_n_130,
      PCOUT(22) => tmp51_reg_5937_reg_n_131,
      PCOUT(21) => tmp51_reg_5937_reg_n_132,
      PCOUT(20) => tmp51_reg_5937_reg_n_133,
      PCOUT(19) => tmp51_reg_5937_reg_n_134,
      PCOUT(18) => tmp51_reg_5937_reg_n_135,
      PCOUT(17) => tmp51_reg_5937_reg_n_136,
      PCOUT(16) => tmp51_reg_5937_reg_n_137,
      PCOUT(15) => tmp51_reg_5937_reg_n_138,
      PCOUT(14) => tmp51_reg_5937_reg_n_139,
      PCOUT(13) => tmp51_reg_5937_reg_n_140,
      PCOUT(12) => tmp51_reg_5937_reg_n_141,
      PCOUT(11) => tmp51_reg_5937_reg_n_142,
      PCOUT(10) => tmp51_reg_5937_reg_n_143,
      PCOUT(9) => tmp51_reg_5937_reg_n_144,
      PCOUT(8) => tmp51_reg_5937_reg_n_145,
      PCOUT(7) => tmp51_reg_5937_reg_n_146,
      PCOUT(6) => tmp51_reg_5937_reg_n_147,
      PCOUT(5) => tmp51_reg_5937_reg_n_148,
      PCOUT(4) => tmp51_reg_5937_reg_n_149,
      PCOUT(3) => tmp51_reg_5937_reg_n_150,
      PCOUT(2) => tmp51_reg_5937_reg_n_151,
      PCOUT(1) => tmp51_reg_5937_reg_n_152,
      PCOUT(0) => tmp51_reg_5937_reg_n_153,
      Q(7 downto 0) => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
gaussian_mac_mulaDeQ_U103: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ
     port map (
      PCOUT(47) => gaussian_mac_mulaDeQ_U103_n_0,
      PCOUT(46) => gaussian_mac_mulaDeQ_U103_n_1,
      PCOUT(45) => gaussian_mac_mulaDeQ_U103_n_2,
      PCOUT(44) => gaussian_mac_mulaDeQ_U103_n_3,
      PCOUT(43) => gaussian_mac_mulaDeQ_U103_n_4,
      PCOUT(42) => gaussian_mac_mulaDeQ_U103_n_5,
      PCOUT(41) => gaussian_mac_mulaDeQ_U103_n_6,
      PCOUT(40) => gaussian_mac_mulaDeQ_U103_n_7,
      PCOUT(39) => gaussian_mac_mulaDeQ_U103_n_8,
      PCOUT(38) => gaussian_mac_mulaDeQ_U103_n_9,
      PCOUT(37) => gaussian_mac_mulaDeQ_U103_n_10,
      PCOUT(36) => gaussian_mac_mulaDeQ_U103_n_11,
      PCOUT(35) => gaussian_mac_mulaDeQ_U103_n_12,
      PCOUT(34) => gaussian_mac_mulaDeQ_U103_n_13,
      PCOUT(33) => gaussian_mac_mulaDeQ_U103_n_14,
      PCOUT(32) => gaussian_mac_mulaDeQ_U103_n_15,
      PCOUT(31) => gaussian_mac_mulaDeQ_U103_n_16,
      PCOUT(30) => gaussian_mac_mulaDeQ_U103_n_17,
      PCOUT(29) => gaussian_mac_mulaDeQ_U103_n_18,
      PCOUT(28) => gaussian_mac_mulaDeQ_U103_n_19,
      PCOUT(27) => gaussian_mac_mulaDeQ_U103_n_20,
      PCOUT(26) => gaussian_mac_mulaDeQ_U103_n_21,
      PCOUT(25) => gaussian_mac_mulaDeQ_U103_n_22,
      PCOUT(24) => gaussian_mac_mulaDeQ_U103_n_23,
      PCOUT(23) => gaussian_mac_mulaDeQ_U103_n_24,
      PCOUT(22) => gaussian_mac_mulaDeQ_U103_n_25,
      PCOUT(21) => gaussian_mac_mulaDeQ_U103_n_26,
      PCOUT(20) => gaussian_mac_mulaDeQ_U103_n_27,
      PCOUT(19) => gaussian_mac_mulaDeQ_U103_n_28,
      PCOUT(18) => gaussian_mac_mulaDeQ_U103_n_29,
      PCOUT(17) => gaussian_mac_mulaDeQ_U103_n_30,
      PCOUT(16) => gaussian_mac_mulaDeQ_U103_n_31,
      PCOUT(15) => gaussian_mac_mulaDeQ_U103_n_32,
      PCOUT(14) => gaussian_mac_mulaDeQ_U103_n_33,
      PCOUT(13) => gaussian_mac_mulaDeQ_U103_n_34,
      PCOUT(12) => gaussian_mac_mulaDeQ_U103_n_35,
      PCOUT(11) => gaussian_mac_mulaDeQ_U103_n_36,
      PCOUT(10) => gaussian_mac_mulaDeQ_U103_n_37,
      PCOUT(9) => gaussian_mac_mulaDeQ_U103_n_38,
      PCOUT(8) => gaussian_mac_mulaDeQ_U103_n_39,
      PCOUT(7) => gaussian_mac_mulaDeQ_U103_n_40,
      PCOUT(6) => gaussian_mac_mulaDeQ_U103_n_41,
      PCOUT(5) => gaussian_mac_mulaDeQ_U103_n_42,
      PCOUT(4) => gaussian_mac_mulaDeQ_U103_n_43,
      PCOUT(3) => gaussian_mac_mulaDeQ_U103_n_44,
      PCOUT(2) => gaussian_mac_mulaDeQ_U103_n_45,
      PCOUT(1) => gaussian_mac_mulaDeQ_U103_n_46,
      PCOUT(0) => gaussian_mac_mulaDeQ_U103_n_47,
      Q(7 downto 0) => src_kernel_win_2_va_8_fu_458(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      or_cond_i_reg_5502_pp0_iter3_reg => or_cond_i_reg_5502_pp0_iter3_reg,
      p => k_buf_2_val_9_U_n_35,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      p_Val2_75_2_2_1_fu_3548_p2(20 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(20 downto 0)
    );
gaussian_mac_mulaDeQ_U91: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_20
     port map (
      PCOUT(47) => gaussian_mac_mulaDeQ_U91_n_0,
      PCOUT(46) => gaussian_mac_mulaDeQ_U91_n_1,
      PCOUT(45) => gaussian_mac_mulaDeQ_U91_n_2,
      PCOUT(44) => gaussian_mac_mulaDeQ_U91_n_3,
      PCOUT(43) => gaussian_mac_mulaDeQ_U91_n_4,
      PCOUT(42) => gaussian_mac_mulaDeQ_U91_n_5,
      PCOUT(41) => gaussian_mac_mulaDeQ_U91_n_6,
      PCOUT(40) => gaussian_mac_mulaDeQ_U91_n_7,
      PCOUT(39) => gaussian_mac_mulaDeQ_U91_n_8,
      PCOUT(38) => gaussian_mac_mulaDeQ_U91_n_9,
      PCOUT(37) => gaussian_mac_mulaDeQ_U91_n_10,
      PCOUT(36) => gaussian_mac_mulaDeQ_U91_n_11,
      PCOUT(35) => gaussian_mac_mulaDeQ_U91_n_12,
      PCOUT(34) => gaussian_mac_mulaDeQ_U91_n_13,
      PCOUT(33) => gaussian_mac_mulaDeQ_U91_n_14,
      PCOUT(32) => gaussian_mac_mulaDeQ_U91_n_15,
      PCOUT(31) => gaussian_mac_mulaDeQ_U91_n_16,
      PCOUT(30) => gaussian_mac_mulaDeQ_U91_n_17,
      PCOUT(29) => gaussian_mac_mulaDeQ_U91_n_18,
      PCOUT(28) => gaussian_mac_mulaDeQ_U91_n_19,
      PCOUT(27) => gaussian_mac_mulaDeQ_U91_n_20,
      PCOUT(26) => gaussian_mac_mulaDeQ_U91_n_21,
      PCOUT(25) => gaussian_mac_mulaDeQ_U91_n_22,
      PCOUT(24) => gaussian_mac_mulaDeQ_U91_n_23,
      PCOUT(23) => gaussian_mac_mulaDeQ_U91_n_24,
      PCOUT(22) => gaussian_mac_mulaDeQ_U91_n_25,
      PCOUT(21) => gaussian_mac_mulaDeQ_U91_n_26,
      PCOUT(20) => gaussian_mac_mulaDeQ_U91_n_27,
      PCOUT(19) => gaussian_mac_mulaDeQ_U91_n_28,
      PCOUT(18) => gaussian_mac_mulaDeQ_U91_n_29,
      PCOUT(17) => gaussian_mac_mulaDeQ_U91_n_30,
      PCOUT(16) => gaussian_mac_mulaDeQ_U91_n_31,
      PCOUT(15) => gaussian_mac_mulaDeQ_U91_n_32,
      PCOUT(14) => gaussian_mac_mulaDeQ_U91_n_33,
      PCOUT(13) => gaussian_mac_mulaDeQ_U91_n_34,
      PCOUT(12) => gaussian_mac_mulaDeQ_U91_n_35,
      PCOUT(11) => gaussian_mac_mulaDeQ_U91_n_36,
      PCOUT(10) => gaussian_mac_mulaDeQ_U91_n_37,
      PCOUT(9) => gaussian_mac_mulaDeQ_U91_n_38,
      PCOUT(8) => gaussian_mac_mulaDeQ_U91_n_39,
      PCOUT(7) => gaussian_mac_mulaDeQ_U91_n_40,
      PCOUT(6) => gaussian_mac_mulaDeQ_U91_n_41,
      PCOUT(5) => gaussian_mac_mulaDeQ_U91_n_42,
      PCOUT(4) => gaussian_mac_mulaDeQ_U91_n_43,
      PCOUT(3) => gaussian_mac_mulaDeQ_U91_n_44,
      PCOUT(2) => gaussian_mac_mulaDeQ_U91_n_45,
      PCOUT(1) => gaussian_mac_mulaDeQ_U91_n_46,
      PCOUT(0) => gaussian_mac_mulaDeQ_U91_n_47,
      Q(7 downto 0) => src_kernel_win_0_va_8_fu_298(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_fu_3404_p2(20 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(20 downto 0),
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170
    );
gaussian_mac_mulaDeQ_U97: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaDeQ_21
     port map (
      PCOUT(47) => gaussian_mac_mulaDeQ_U97_n_0,
      PCOUT(46) => gaussian_mac_mulaDeQ_U97_n_1,
      PCOUT(45) => gaussian_mac_mulaDeQ_U97_n_2,
      PCOUT(44) => gaussian_mac_mulaDeQ_U97_n_3,
      PCOUT(43) => gaussian_mac_mulaDeQ_U97_n_4,
      PCOUT(42) => gaussian_mac_mulaDeQ_U97_n_5,
      PCOUT(41) => gaussian_mac_mulaDeQ_U97_n_6,
      PCOUT(40) => gaussian_mac_mulaDeQ_U97_n_7,
      PCOUT(39) => gaussian_mac_mulaDeQ_U97_n_8,
      PCOUT(38) => gaussian_mac_mulaDeQ_U97_n_9,
      PCOUT(37) => gaussian_mac_mulaDeQ_U97_n_10,
      PCOUT(36) => gaussian_mac_mulaDeQ_U97_n_11,
      PCOUT(35) => gaussian_mac_mulaDeQ_U97_n_12,
      PCOUT(34) => gaussian_mac_mulaDeQ_U97_n_13,
      PCOUT(33) => gaussian_mac_mulaDeQ_U97_n_14,
      PCOUT(32) => gaussian_mac_mulaDeQ_U97_n_15,
      PCOUT(31) => gaussian_mac_mulaDeQ_U97_n_16,
      PCOUT(30) => gaussian_mac_mulaDeQ_U97_n_17,
      PCOUT(29) => gaussian_mac_mulaDeQ_U97_n_18,
      PCOUT(28) => gaussian_mac_mulaDeQ_U97_n_19,
      PCOUT(27) => gaussian_mac_mulaDeQ_U97_n_20,
      PCOUT(26) => gaussian_mac_mulaDeQ_U97_n_21,
      PCOUT(25) => gaussian_mac_mulaDeQ_U97_n_22,
      PCOUT(24) => gaussian_mac_mulaDeQ_U97_n_23,
      PCOUT(23) => gaussian_mac_mulaDeQ_U97_n_24,
      PCOUT(22) => gaussian_mac_mulaDeQ_U97_n_25,
      PCOUT(21) => gaussian_mac_mulaDeQ_U97_n_26,
      PCOUT(20) => gaussian_mac_mulaDeQ_U97_n_27,
      PCOUT(19) => gaussian_mac_mulaDeQ_U97_n_28,
      PCOUT(18) => gaussian_mac_mulaDeQ_U97_n_29,
      PCOUT(17) => gaussian_mac_mulaDeQ_U97_n_30,
      PCOUT(16) => gaussian_mac_mulaDeQ_U97_n_31,
      PCOUT(15) => gaussian_mac_mulaDeQ_U97_n_32,
      PCOUT(14) => gaussian_mac_mulaDeQ_U97_n_33,
      PCOUT(13) => gaussian_mac_mulaDeQ_U97_n_34,
      PCOUT(12) => gaussian_mac_mulaDeQ_U97_n_35,
      PCOUT(11) => gaussian_mac_mulaDeQ_U97_n_36,
      PCOUT(10) => gaussian_mac_mulaDeQ_U97_n_37,
      PCOUT(9) => gaussian_mac_mulaDeQ_U97_n_38,
      PCOUT(8) => gaussian_mac_mulaDeQ_U97_n_39,
      PCOUT(7) => gaussian_mac_mulaDeQ_U97_n_40,
      PCOUT(6) => gaussian_mac_mulaDeQ_U97_n_41,
      PCOUT(5) => gaussian_mac_mulaDeQ_U97_n_42,
      PCOUT(4) => gaussian_mac_mulaDeQ_U97_n_43,
      PCOUT(3) => gaussian_mac_mulaDeQ_U97_n_44,
      PCOUT(2) => gaussian_mac_mulaDeQ_U97_n_45,
      PCOUT(1) => gaussian_mac_mulaDeQ_U97_n_46,
      PCOUT(0) => gaussian_mac_mulaDeQ_U97_n_47,
      Q(7 downto 0) => src_kernel_win_1_va_8_fu_378(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      p_Val2_75_1_2_1_fu_3476_p2(20 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(20 downto 0)
    );
gaussian_mac_mulaEe0_U104: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0
     port map (
      P(18) => r_V_3_2_3_2_reg_6017_reg_n_87,
      P(17) => r_V_3_2_3_2_reg_6017_reg_n_88,
      P(16) => r_V_3_2_3_2_reg_6017_reg_n_89,
      P(15) => r_V_3_2_3_2_reg_6017_reg_n_90,
      P(14) => r_V_3_2_3_2_reg_6017_reg_n_91,
      P(13) => r_V_3_2_3_2_reg_6017_reg_n_92,
      P(12) => r_V_3_2_3_2_reg_6017_reg_n_93,
      P(11) => r_V_3_2_3_2_reg_6017_reg_n_94,
      P(10) => r_V_3_2_3_2_reg_6017_reg_n_95,
      P(9) => r_V_3_2_3_2_reg_6017_reg_n_96,
      P(8) => r_V_3_2_3_2_reg_6017_reg_n_97,
      P(7) => r_V_3_2_3_2_reg_6017_reg_n_98,
      P(6) => r_V_3_2_3_2_reg_6017_reg_n_99,
      P(5) => r_V_3_2_3_2_reg_6017_reg_n_100,
      P(4) => r_V_3_2_3_2_reg_6017_reg_n_101,
      P(3) => r_V_3_2_3_2_reg_6017_reg_n_102,
      P(2) => r_V_3_2_3_2_reg_6017_reg_n_103,
      P(1) => r_V_3_2_3_2_reg_6017_reg_n_104,
      P(0) => r_V_3_2_3_2_reg_6017_reg_n_105,
      Q(7 downto 0) => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19) => gaussian_mac_mulaEe0_U104_n_0,
      p_1_in(18) => gaussian_mac_mulaEe0_U104_n_1,
      p_1_in(17) => gaussian_mac_mulaEe0_U104_n_2,
      p_1_in(16) => gaussian_mac_mulaEe0_U104_n_3,
      p_1_in(15) => gaussian_mac_mulaEe0_U104_n_4,
      p_1_in(14) => gaussian_mac_mulaEe0_U104_n_5,
      p_1_in(13) => gaussian_mac_mulaEe0_U104_n_6,
      p_1_in(12) => gaussian_mac_mulaEe0_U104_n_7,
      p_1_in(11) => gaussian_mac_mulaEe0_U104_n_8,
      p_1_in(10) => gaussian_mac_mulaEe0_U104_n_9,
      p_1_in(9) => gaussian_mac_mulaEe0_U104_n_10,
      p_1_in(8) => gaussian_mac_mulaEe0_U104_n_11,
      p_1_in(7) => gaussian_mac_mulaEe0_U104_n_12,
      p_1_in(6) => gaussian_mac_mulaEe0_U104_n_13,
      p_1_in(5) => gaussian_mac_mulaEe0_U104_n_14,
      p_1_in(4) => gaussian_mac_mulaEe0_U104_n_15,
      p_1_in(3) => gaussian_mac_mulaEe0_U104_n_16,
      p_1_in(2) => gaussian_mac_mulaEe0_U104_n_17,
      p_1_in(1) => gaussian_mac_mulaEe0_U104_n_18,
      p_1_in(0) => gaussian_mac_mulaEe0_U104_n_19,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaEe0_U92: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_22
     port map (
      P(18) => r_V_3_0_3_2_reg_5927_reg_n_87,
      P(17) => r_V_3_0_3_2_reg_5927_reg_n_88,
      P(16) => r_V_3_0_3_2_reg_5927_reg_n_89,
      P(15) => r_V_3_0_3_2_reg_5927_reg_n_90,
      P(14) => r_V_3_0_3_2_reg_5927_reg_n_91,
      P(13) => r_V_3_0_3_2_reg_5927_reg_n_92,
      P(12) => r_V_3_0_3_2_reg_5927_reg_n_93,
      P(11) => r_V_3_0_3_2_reg_5927_reg_n_94,
      P(10) => r_V_3_0_3_2_reg_5927_reg_n_95,
      P(9) => r_V_3_0_3_2_reg_5927_reg_n_96,
      P(8) => r_V_3_0_3_2_reg_5927_reg_n_97,
      P(7) => r_V_3_0_3_2_reg_5927_reg_n_98,
      P(6) => r_V_3_0_3_2_reg_5927_reg_n_99,
      P(5) => r_V_3_0_3_2_reg_5927_reg_n_100,
      P(4) => r_V_3_0_3_2_reg_5927_reg_n_101,
      P(3) => r_V_3_0_3_2_reg_5927_reg_n_102,
      P(2) => r_V_3_0_3_2_reg_5927_reg_n_103,
      P(1) => r_V_3_0_3_2_reg_5927_reg_n_104,
      P(0) => r_V_3_0_3_2_reg_5927_reg_n_105,
      Q(7 downto 0) => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19) => gaussian_mac_mulaEe0_U92_n_0,
      p_1_in(18) => gaussian_mac_mulaEe0_U92_n_1,
      p_1_in(17) => gaussian_mac_mulaEe0_U92_n_2,
      p_1_in(16) => gaussian_mac_mulaEe0_U92_n_3,
      p_1_in(15) => gaussian_mac_mulaEe0_U92_n_4,
      p_1_in(14) => gaussian_mac_mulaEe0_U92_n_5,
      p_1_in(13) => gaussian_mac_mulaEe0_U92_n_6,
      p_1_in(12) => gaussian_mac_mulaEe0_U92_n_7,
      p_1_in(11) => gaussian_mac_mulaEe0_U92_n_8,
      p_1_in(10) => gaussian_mac_mulaEe0_U92_n_9,
      p_1_in(9) => gaussian_mac_mulaEe0_U92_n_10,
      p_1_in(8) => gaussian_mac_mulaEe0_U92_n_11,
      p_1_in(7) => gaussian_mac_mulaEe0_U92_n_12,
      p_1_in(6) => gaussian_mac_mulaEe0_U92_n_13,
      p_1_in(5) => gaussian_mac_mulaEe0_U92_n_14,
      p_1_in(4) => gaussian_mac_mulaEe0_U92_n_15,
      p_1_in(3) => gaussian_mac_mulaEe0_U92_n_16,
      p_1_in(2) => gaussian_mac_mulaEe0_U92_n_17,
      p_1_in(1) => gaussian_mac_mulaEe0_U92_n_18,
      p_1_in(0) => gaussian_mac_mulaEe0_U92_n_19,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaEe0_U98: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaEe0_23
     port map (
      P(18) => r_V_3_1_3_2_reg_5972_reg_n_87,
      P(17) => r_V_3_1_3_2_reg_5972_reg_n_88,
      P(16) => r_V_3_1_3_2_reg_5972_reg_n_89,
      P(15) => r_V_3_1_3_2_reg_5972_reg_n_90,
      P(14) => r_V_3_1_3_2_reg_5972_reg_n_91,
      P(13) => r_V_3_1_3_2_reg_5972_reg_n_92,
      P(12) => r_V_3_1_3_2_reg_5972_reg_n_93,
      P(11) => r_V_3_1_3_2_reg_5972_reg_n_94,
      P(10) => r_V_3_1_3_2_reg_5972_reg_n_95,
      P(9) => r_V_3_1_3_2_reg_5972_reg_n_96,
      P(8) => r_V_3_1_3_2_reg_5972_reg_n_97,
      P(7) => r_V_3_1_3_2_reg_5972_reg_n_98,
      P(6) => r_V_3_1_3_2_reg_5972_reg_n_99,
      P(5) => r_V_3_1_3_2_reg_5972_reg_n_100,
      P(4) => r_V_3_1_3_2_reg_5972_reg_n_101,
      P(3) => r_V_3_1_3_2_reg_5972_reg_n_102,
      P(2) => r_V_3_1_3_2_reg_5972_reg_n_103,
      P(1) => r_V_3_1_3_2_reg_5972_reg_n_104,
      P(0) => r_V_3_1_3_2_reg_5972_reg_n_105,
      Q(7 downto 0) => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(19) => gaussian_mac_mulaEe0_U98_n_0,
      p_1_in(18) => gaussian_mac_mulaEe0_U98_n_1,
      p_1_in(17) => gaussian_mac_mulaEe0_U98_n_2,
      p_1_in(16) => gaussian_mac_mulaEe0_U98_n_3,
      p_1_in(15) => gaussian_mac_mulaEe0_U98_n_4,
      p_1_in(14) => gaussian_mac_mulaEe0_U98_n_5,
      p_1_in(13) => gaussian_mac_mulaEe0_U98_n_6,
      p_1_in(12) => gaussian_mac_mulaEe0_U98_n_7,
      p_1_in(11) => gaussian_mac_mulaEe0_U98_n_8,
      p_1_in(10) => gaussian_mac_mulaEe0_U98_n_9,
      p_1_in(9) => gaussian_mac_mulaEe0_U98_n_10,
      p_1_in(8) => gaussian_mac_mulaEe0_U98_n_11,
      p_1_in(7) => gaussian_mac_mulaEe0_U98_n_12,
      p_1_in(6) => gaussian_mac_mulaEe0_U98_n_13,
      p_1_in(5) => gaussian_mac_mulaEe0_U98_n_14,
      p_1_in(4) => gaussian_mac_mulaEe0_U98_n_15,
      p_1_in(3) => gaussian_mac_mulaEe0_U98_n_16,
      p_1_in(2) => gaussian_mac_mulaEe0_U98_n_17,
      p_1_in(1) => gaussian_mac_mulaEe0_U98_n_18,
      p_1_in(0) => gaussian_mac_mulaEe0_U98_n_19,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaFfa_U100: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa
     port map (
      P(18) => gaussian_mac_mulaFfa_U100_n_0,
      P(17) => gaussian_mac_mulaFfa_U100_n_1,
      P(16) => gaussian_mac_mulaFfa_U100_n_2,
      P(15) => gaussian_mac_mulaFfa_U100_n_3,
      P(14) => gaussian_mac_mulaFfa_U100_n_4,
      P(13) => gaussian_mac_mulaFfa_U100_n_5,
      P(12) => gaussian_mac_mulaFfa_U100_n_6,
      P(11) => gaussian_mac_mulaFfa_U100_n_7,
      P(10) => gaussian_mac_mulaFfa_U100_n_8,
      P(9) => gaussian_mac_mulaFfa_U100_n_9,
      P(8) => gaussian_mac_mulaFfa_U100_n_10,
      P(7) => gaussian_mac_mulaFfa_U100_n_11,
      P(6) => gaussian_mac_mulaFfa_U100_n_12,
      P(5) => gaussian_mac_mulaFfa_U100_n_13,
      P(4) => gaussian_mac_mulaFfa_U100_n_14,
      P(3) => gaussian_mac_mulaFfa_U100_n_15,
      P(2) => gaussian_mac_mulaFfa_U100_n_16,
      P(1) => gaussian_mac_mulaFfa_U100_n_17,
      P(0) => gaussian_mac_mulaFfa_U100_n_18,
      Q(7 downto 0) => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      \^p\(17) => r_V_3_1_3_1_reg_5967_reg_n_88,
      \^p\(16) => r_V_3_1_3_1_reg_5967_reg_n_89,
      \^p\(15) => r_V_3_1_3_1_reg_5967_reg_n_90,
      \^p\(14) => r_V_3_1_3_1_reg_5967_reg_n_91,
      \^p\(13) => r_V_3_1_3_1_reg_5967_reg_n_92,
      \^p\(12) => r_V_3_1_3_1_reg_5967_reg_n_93,
      \^p\(11) => r_V_3_1_3_1_reg_5967_reg_n_94,
      \^p\(10) => r_V_3_1_3_1_reg_5967_reg_n_95,
      \^p\(9) => r_V_3_1_3_1_reg_5967_reg_n_96,
      \^p\(8) => r_V_3_1_3_1_reg_5967_reg_n_97,
      \^p\(7) => r_V_3_1_3_1_reg_5967_reg_n_98,
      \^p\(6) => r_V_3_1_3_1_reg_5967_reg_n_99,
      \^p\(5) => r_V_3_1_3_1_reg_5967_reg_n_100,
      \^p\(4) => r_V_3_1_3_1_reg_5967_reg_n_101,
      \^p\(3) => r_V_3_1_3_1_reg_5967_reg_n_102,
      \^p\(2) => r_V_3_1_3_1_reg_5967_reg_n_103,
      \^p\(1) => r_V_3_1_3_1_reg_5967_reg_n_104,
      \^p\(0) => r_V_3_1_3_1_reg_5967_reg_n_105,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaFfa_U106: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_24
     port map (
      P(18) => gaussian_mac_mulaFfa_U106_n_0,
      P(17) => gaussian_mac_mulaFfa_U106_n_1,
      P(16) => gaussian_mac_mulaFfa_U106_n_2,
      P(15) => gaussian_mac_mulaFfa_U106_n_3,
      P(14) => gaussian_mac_mulaFfa_U106_n_4,
      P(13) => gaussian_mac_mulaFfa_U106_n_5,
      P(12) => gaussian_mac_mulaFfa_U106_n_6,
      P(11) => gaussian_mac_mulaFfa_U106_n_7,
      P(10) => gaussian_mac_mulaFfa_U106_n_8,
      P(9) => gaussian_mac_mulaFfa_U106_n_9,
      P(8) => gaussian_mac_mulaFfa_U106_n_10,
      P(7) => gaussian_mac_mulaFfa_U106_n_11,
      P(6) => gaussian_mac_mulaFfa_U106_n_12,
      P(5) => gaussian_mac_mulaFfa_U106_n_13,
      P(4) => gaussian_mac_mulaFfa_U106_n_14,
      P(3) => gaussian_mac_mulaFfa_U106_n_15,
      P(2) => gaussian_mac_mulaFfa_U106_n_16,
      P(1) => gaussian_mac_mulaFfa_U106_n_17,
      P(0) => gaussian_mac_mulaFfa_U106_n_18,
      Q(7 downto 0) => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      \^p\(17) => r_V_3_2_3_1_reg_6012_reg_n_88,
      \^p\(16) => r_V_3_2_3_1_reg_6012_reg_n_89,
      \^p\(15) => r_V_3_2_3_1_reg_6012_reg_n_90,
      \^p\(14) => r_V_3_2_3_1_reg_6012_reg_n_91,
      \^p\(13) => r_V_3_2_3_1_reg_6012_reg_n_92,
      \^p\(12) => r_V_3_2_3_1_reg_6012_reg_n_93,
      \^p\(11) => r_V_3_2_3_1_reg_6012_reg_n_94,
      \^p\(10) => r_V_3_2_3_1_reg_6012_reg_n_95,
      \^p\(9) => r_V_3_2_3_1_reg_6012_reg_n_96,
      \^p\(8) => r_V_3_2_3_1_reg_6012_reg_n_97,
      \^p\(7) => r_V_3_2_3_1_reg_6012_reg_n_98,
      \^p\(6) => r_V_3_2_3_1_reg_6012_reg_n_99,
      \^p\(5) => r_V_3_2_3_1_reg_6012_reg_n_100,
      \^p\(4) => r_V_3_2_3_1_reg_6012_reg_n_101,
      \^p\(3) => r_V_3_2_3_1_reg_6012_reg_n_102,
      \^p\(2) => r_V_3_2_3_1_reg_6012_reg_n_103,
      \^p\(1) => r_V_3_2_3_1_reg_6012_reg_n_104,
      \^p\(0) => r_V_3_2_3_1_reg_6012_reg_n_105,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaFfa_U94: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaFfa_25
     port map (
      P(18) => gaussian_mac_mulaFfa_U94_n_0,
      P(17) => gaussian_mac_mulaFfa_U94_n_1,
      P(16) => gaussian_mac_mulaFfa_U94_n_2,
      P(15) => gaussian_mac_mulaFfa_U94_n_3,
      P(14) => gaussian_mac_mulaFfa_U94_n_4,
      P(13) => gaussian_mac_mulaFfa_U94_n_5,
      P(12) => gaussian_mac_mulaFfa_U94_n_6,
      P(11) => gaussian_mac_mulaFfa_U94_n_7,
      P(10) => gaussian_mac_mulaFfa_U94_n_8,
      P(9) => gaussian_mac_mulaFfa_U94_n_9,
      P(8) => gaussian_mac_mulaFfa_U94_n_10,
      P(7) => gaussian_mac_mulaFfa_U94_n_11,
      P(6) => gaussian_mac_mulaFfa_U94_n_12,
      P(5) => gaussian_mac_mulaFfa_U94_n_13,
      P(4) => gaussian_mac_mulaFfa_U94_n_14,
      P(3) => gaussian_mac_mulaFfa_U94_n_15,
      P(2) => gaussian_mac_mulaFfa_U94_n_16,
      P(1) => gaussian_mac_mulaFfa_U94_n_17,
      P(0) => gaussian_mac_mulaFfa_U94_n_18,
      Q(7 downto 0) => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      \^p\(17) => r_V_3_0_3_1_reg_5922_reg_n_88,
      \^p\(16) => r_V_3_0_3_1_reg_5922_reg_n_89,
      \^p\(15) => r_V_3_0_3_1_reg_5922_reg_n_90,
      \^p\(14) => r_V_3_0_3_1_reg_5922_reg_n_91,
      \^p\(13) => r_V_3_0_3_1_reg_5922_reg_n_92,
      \^p\(12) => r_V_3_0_3_1_reg_5922_reg_n_93,
      \^p\(11) => r_V_3_0_3_1_reg_5922_reg_n_94,
      \^p\(10) => r_V_3_0_3_1_reg_5922_reg_n_95,
      \^p\(9) => r_V_3_0_3_1_reg_5922_reg_n_96,
      \^p\(8) => r_V_3_0_3_1_reg_5922_reg_n_97,
      \^p\(7) => r_V_3_0_3_1_reg_5922_reg_n_98,
      \^p\(6) => r_V_3_0_3_1_reg_5922_reg_n_99,
      \^p\(5) => r_V_3_0_3_1_reg_5922_reg_n_100,
      \^p\(4) => r_V_3_0_3_1_reg_5922_reg_n_101,
      \^p\(3) => r_V_3_0_3_1_reg_5922_reg_n_102,
      \^p\(2) => r_V_3_0_3_1_reg_5922_reg_n_103,
      \^p\(1) => r_V_3_0_3_1_reg_5922_reg_n_104,
      \^p\(0) => r_V_3_0_3_1_reg_5922_reg_n_105,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mularcU_U51: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      PCOUT(47) => gaussian_mac_mularcU_U51_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U51_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U51_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U51_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U51_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U51_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U51_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U51_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U51_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U51_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U51_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U51_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U51_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U51_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U51_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U51_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U51_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U51_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U51_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U51_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U51_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U51_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U51_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U51_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U51_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U51_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U51_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U51_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U51_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U51_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U51_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U51_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U51_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U51_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U51_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U51_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U51_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U51_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U51_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U51_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U51_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U51_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U51_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U51_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U51_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U51_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U51_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U51_n_47,
      Q(7 downto 0) => src_kernel_win_0_va_17_fu_334(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      m => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      m_0 => k_buf_2_val_9_U_n_35
    );
gaussian_mac_mularcU_U52: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_26
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      PCOUT(47) => gaussian_mac_mularcU_U52_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U52_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U52_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U52_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U52_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U52_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U52_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U52_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U52_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U52_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U52_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U52_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U52_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U52_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U52_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U52_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U52_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U52_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U52_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U52_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U52_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U52_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U52_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U52_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U52_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U52_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U52_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U52_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U52_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U52_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U52_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U52_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U52_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U52_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U52_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U52_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U52_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U52_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U52_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U52_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U52_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U52_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U52_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U52_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U52_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U52_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U52_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U52_n_47,
      Q(7 downto 0) => src_kernel_win_1_va_17_fu_414(7 downto 0),
      ap_clk => ap_clk
    );
gaussian_mac_mularcU_U53: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_27
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      PCOUT(47) => gaussian_mac_mularcU_U53_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U53_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U53_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U53_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U53_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U53_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U53_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U53_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U53_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U53_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U53_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U53_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U53_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U53_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U53_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U53_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U53_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U53_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U53_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U53_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U53_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U53_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U53_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U53_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U53_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U53_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U53_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U53_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U53_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U53_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U53_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U53_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U53_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U53_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U53_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U53_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U53_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U53_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U53_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U53_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U53_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U53_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U53_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U53_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U53_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U53_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U53_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U53_n_47,
      Q(7 downto 0) => src_kernel_win_2_va_17_fu_494(7 downto 0),
      ap_clk => ap_clk
    );
gaussian_mac_mularcU_U56: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_28
     port map (
      D(7 downto 0) => src_kernel_win_0_va_24_fu_2117_p3(7 downto 0),
      PCOUT(47) => gaussian_mac_mularcU_U56_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U56_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U56_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U56_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U56_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U56_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U56_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U56_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U56_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U56_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U56_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U56_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U56_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U56_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U56_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U56_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U56_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U56_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U56_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U56_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U56_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U56_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U56_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U56_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U56_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U56_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U56_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U56_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U56_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U56_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U56_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U56_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U56_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U56_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U56_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U56_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U56_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U56_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U56_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U56_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U56_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U56_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U56_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U56_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U56_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U56_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U56_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U56_n_47,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19
    );
gaussian_mac_mularcU_U59: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_29
     port map (
      D(7 downto 0) => src_kernel_win_1_va_24_fu_2501_p3(7 downto 0),
      PCOUT(47) => gaussian_mac_mularcU_U59_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U59_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U59_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U59_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U59_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U59_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U59_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U59_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U59_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U59_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U59_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U59_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U59_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U59_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U59_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U59_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U59_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U59_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U59_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U59_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U59_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U59_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U59_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U59_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U59_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U59_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U59_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U59_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U59_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U59_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U59_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U59_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U59_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U59_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U59_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U59_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U59_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U59_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U59_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U59_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U59_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U59_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U59_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U59_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U59_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U59_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U59_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U59_n_47,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19
    );
gaussian_mac_mularcU_U62: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mularcU_30
     port map (
      D(7 downto 0) => src_kernel_win_2_va_39_fu_2837_p3(7 downto 0),
      PCOUT(47) => gaussian_mac_mularcU_U62_n_0,
      PCOUT(46) => gaussian_mac_mularcU_U62_n_1,
      PCOUT(45) => gaussian_mac_mularcU_U62_n_2,
      PCOUT(44) => gaussian_mac_mularcU_U62_n_3,
      PCOUT(43) => gaussian_mac_mularcU_U62_n_4,
      PCOUT(42) => gaussian_mac_mularcU_U62_n_5,
      PCOUT(41) => gaussian_mac_mularcU_U62_n_6,
      PCOUT(40) => gaussian_mac_mularcU_U62_n_7,
      PCOUT(39) => gaussian_mac_mularcU_U62_n_8,
      PCOUT(38) => gaussian_mac_mularcU_U62_n_9,
      PCOUT(37) => gaussian_mac_mularcU_U62_n_10,
      PCOUT(36) => gaussian_mac_mularcU_U62_n_11,
      PCOUT(35) => gaussian_mac_mularcU_U62_n_12,
      PCOUT(34) => gaussian_mac_mularcU_U62_n_13,
      PCOUT(33) => gaussian_mac_mularcU_U62_n_14,
      PCOUT(32) => gaussian_mac_mularcU_U62_n_15,
      PCOUT(31) => gaussian_mac_mularcU_U62_n_16,
      PCOUT(30) => gaussian_mac_mularcU_U62_n_17,
      PCOUT(29) => gaussian_mac_mularcU_U62_n_18,
      PCOUT(28) => gaussian_mac_mularcU_U62_n_19,
      PCOUT(27) => gaussian_mac_mularcU_U62_n_20,
      PCOUT(26) => gaussian_mac_mularcU_U62_n_21,
      PCOUT(25) => gaussian_mac_mularcU_U62_n_22,
      PCOUT(24) => gaussian_mac_mularcU_U62_n_23,
      PCOUT(23) => gaussian_mac_mularcU_U62_n_24,
      PCOUT(22) => gaussian_mac_mularcU_U62_n_25,
      PCOUT(21) => gaussian_mac_mularcU_U62_n_26,
      PCOUT(20) => gaussian_mac_mularcU_U62_n_27,
      PCOUT(19) => gaussian_mac_mularcU_U62_n_28,
      PCOUT(18) => gaussian_mac_mularcU_U62_n_29,
      PCOUT(17) => gaussian_mac_mularcU_U62_n_30,
      PCOUT(16) => gaussian_mac_mularcU_U62_n_31,
      PCOUT(15) => gaussian_mac_mularcU_U62_n_32,
      PCOUT(14) => gaussian_mac_mularcU_U62_n_33,
      PCOUT(13) => gaussian_mac_mularcU_U62_n_34,
      PCOUT(12) => gaussian_mac_mularcU_U62_n_35,
      PCOUT(11) => gaussian_mac_mularcU_U62_n_36,
      PCOUT(10) => gaussian_mac_mularcU_U62_n_37,
      PCOUT(9) => gaussian_mac_mularcU_U62_n_38,
      PCOUT(8) => gaussian_mac_mularcU_U62_n_39,
      PCOUT(7) => gaussian_mac_mularcU_U62_n_40,
      PCOUT(6) => gaussian_mac_mularcU_U62_n_41,
      PCOUT(5) => gaussian_mac_mularcU_U62_n_42,
      PCOUT(4) => gaussian_mac_mularcU_U62_n_43,
      PCOUT(3) => gaussian_mac_mularcU_U62_n_44,
      PCOUT(2) => gaussian_mac_mularcU_U62_n_45,
      PCOUT(1) => gaussian_mac_mularcU_U62_n_46,
      PCOUT(0) => gaussian_mac_mularcU_U62_n_47,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19
    );
gaussian_mac_mulasc4_U54: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      P(17) => gaussian_mac_mulasc4_U54_n_0,
      P(16) => gaussian_mac_mulasc4_U54_n_1,
      P(15) => gaussian_mac_mulasc4_U54_n_2,
      P(14) => gaussian_mac_mulasc4_U54_n_3,
      P(13) => gaussian_mac_mulasc4_U54_n_4,
      P(12) => gaussian_mac_mulasc4_U54_n_5,
      P(11) => gaussian_mac_mulasc4_U54_n_6,
      P(10) => gaussian_mac_mulasc4_U54_n_7,
      P(9) => gaussian_mac_mulasc4_U54_n_8,
      P(8) => gaussian_mac_mulasc4_U54_n_9,
      P(7) => gaussian_mac_mulasc4_U54_n_10,
      P(6) => gaussian_mac_mulasc4_U54_n_11,
      P(5) => gaussian_mac_mulasc4_U54_n_12,
      P(4) => gaussian_mac_mulasc4_U54_n_13,
      P(3) => gaussian_mac_mulasc4_U54_n_14,
      P(2) => gaussian_mac_mulasc4_U54_n_15,
      P(1) => gaussian_mac_mulasc4_U54_n_16,
      P(0) => gaussian_mac_mulasc4_U54_n_17,
      Q(7 downto 0) => src_kernel_win_0_va_16_fu_330(7 downto 0),
      ap_clk => ap_clk,
      \^p\(16) => p_Val2_75_0_0_1_reg_5654_reg_n_89,
      \^p\(15) => p_Val2_75_0_0_1_reg_5654_reg_n_90,
      \^p\(14) => p_Val2_75_0_0_1_reg_5654_reg_n_91,
      \^p\(13) => p_Val2_75_0_0_1_reg_5654_reg_n_92,
      \^p\(12) => p_Val2_75_0_0_1_reg_5654_reg_n_93,
      \^p\(11) => p_Val2_75_0_0_1_reg_5654_reg_n_94,
      \^p\(10) => p_Val2_75_0_0_1_reg_5654_reg_n_95,
      \^p\(9) => p_Val2_75_0_0_1_reg_5654_reg_n_96,
      \^p\(8) => p_Val2_75_0_0_1_reg_5654_reg_n_97,
      \^p\(7) => p_Val2_75_0_0_1_reg_5654_reg_n_98,
      \^p\(6) => p_Val2_75_0_0_1_reg_5654_reg_n_99,
      \^p\(5) => p_Val2_75_0_0_1_reg_5654_reg_n_100,
      \^p\(4) => p_Val2_75_0_0_1_reg_5654_reg_n_101,
      \^p\(3) => p_Val2_75_0_0_1_reg_5654_reg_n_102,
      \^p\(2) => p_Val2_75_0_0_1_reg_5654_reg_n_103,
      \^p\(1) => p_Val2_75_0_0_1_reg_5654_reg_n_104,
      \^p\(0) => p_Val2_75_0_0_1_reg_5654_reg_n_105,
      p_19_in => p_19_in
    );
gaussian_mac_mulasc4_U57: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_31
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      P(17) => gaussian_mac_mulasc4_U57_n_0,
      P(16) => gaussian_mac_mulasc4_U57_n_1,
      P(15) => gaussian_mac_mulasc4_U57_n_2,
      P(14) => gaussian_mac_mulasc4_U57_n_3,
      P(13) => gaussian_mac_mulasc4_U57_n_4,
      P(12) => gaussian_mac_mulasc4_U57_n_5,
      P(11) => gaussian_mac_mulasc4_U57_n_6,
      P(10) => gaussian_mac_mulasc4_U57_n_7,
      P(9) => gaussian_mac_mulasc4_U57_n_8,
      P(8) => gaussian_mac_mulasc4_U57_n_9,
      P(7) => gaussian_mac_mulasc4_U57_n_10,
      P(6) => gaussian_mac_mulasc4_U57_n_11,
      P(5) => gaussian_mac_mulasc4_U57_n_12,
      P(4) => gaussian_mac_mulasc4_U57_n_13,
      P(3) => gaussian_mac_mulasc4_U57_n_14,
      P(2) => gaussian_mac_mulasc4_U57_n_15,
      P(1) => gaussian_mac_mulasc4_U57_n_16,
      P(0) => gaussian_mac_mulasc4_U57_n_17,
      Q(7 downto 0) => src_kernel_win_1_va_16_fu_410(7 downto 0),
      ap_clk => ap_clk,
      \^p\(16) => p_Val2_75_1_0_1_reg_5698_reg_n_89,
      \^p\(15) => p_Val2_75_1_0_1_reg_5698_reg_n_90,
      \^p\(14) => p_Val2_75_1_0_1_reg_5698_reg_n_91,
      \^p\(13) => p_Val2_75_1_0_1_reg_5698_reg_n_92,
      \^p\(12) => p_Val2_75_1_0_1_reg_5698_reg_n_93,
      \^p\(11) => p_Val2_75_1_0_1_reg_5698_reg_n_94,
      \^p\(10) => p_Val2_75_1_0_1_reg_5698_reg_n_95,
      \^p\(9) => p_Val2_75_1_0_1_reg_5698_reg_n_96,
      \^p\(8) => p_Val2_75_1_0_1_reg_5698_reg_n_97,
      \^p\(7) => p_Val2_75_1_0_1_reg_5698_reg_n_98,
      \^p\(6) => p_Val2_75_1_0_1_reg_5698_reg_n_99,
      \^p\(5) => p_Val2_75_1_0_1_reg_5698_reg_n_100,
      \^p\(4) => p_Val2_75_1_0_1_reg_5698_reg_n_101,
      \^p\(3) => p_Val2_75_1_0_1_reg_5698_reg_n_102,
      \^p\(2) => p_Val2_75_1_0_1_reg_5698_reg_n_103,
      \^p\(1) => p_Val2_75_1_0_1_reg_5698_reg_n_104,
      \^p\(0) => p_Val2_75_1_0_1_reg_5698_reg_n_105,
      p_19_in => p_19_in
    );
gaussian_mac_mulasc4_U60: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulasc4_32
     port map (
      E(0) => gaussian_mac_mularcU_U51_n_48,
      P(17) => gaussian_mac_mulasc4_U60_n_0,
      P(16) => gaussian_mac_mulasc4_U60_n_1,
      P(15) => gaussian_mac_mulasc4_U60_n_2,
      P(14) => gaussian_mac_mulasc4_U60_n_3,
      P(13) => gaussian_mac_mulasc4_U60_n_4,
      P(12) => gaussian_mac_mulasc4_U60_n_5,
      P(11) => gaussian_mac_mulasc4_U60_n_6,
      P(10) => gaussian_mac_mulasc4_U60_n_7,
      P(9) => gaussian_mac_mulasc4_U60_n_8,
      P(8) => gaussian_mac_mulasc4_U60_n_9,
      P(7) => gaussian_mac_mulasc4_U60_n_10,
      P(6) => gaussian_mac_mulasc4_U60_n_11,
      P(5) => gaussian_mac_mulasc4_U60_n_12,
      P(4) => gaussian_mac_mulasc4_U60_n_13,
      P(3) => gaussian_mac_mulasc4_U60_n_14,
      P(2) => gaussian_mac_mulasc4_U60_n_15,
      P(1) => gaussian_mac_mulasc4_U60_n_16,
      P(0) => gaussian_mac_mulasc4_U60_n_17,
      Q(7 downto 0) => src_kernel_win_2_va_16_fu_490(7 downto 0),
      ap_clk => ap_clk,
      \exitcond389_i_reg_5464_pp0_iter1_reg_reg[0]\ => gaussian_mac_mulasc4_U60_n_19,
      m => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      m_0 => k_buf_2_val_9_U_n_35,
      or_cond_i_reg_5502_pp0_iter1_reg => or_cond_i_reg_5502_pp0_iter1_reg,
      \^p\(16) => p_Val2_75_2_0_1_reg_5742_reg_n_89,
      \^p\(15) => p_Val2_75_2_0_1_reg_5742_reg_n_90,
      \^p\(14) => p_Val2_75_2_0_1_reg_5742_reg_n_91,
      \^p\(13) => p_Val2_75_2_0_1_reg_5742_reg_n_92,
      \^p\(12) => p_Val2_75_2_0_1_reg_5742_reg_n_93,
      \^p\(11) => p_Val2_75_2_0_1_reg_5742_reg_n_94,
      \^p\(10) => p_Val2_75_2_0_1_reg_5742_reg_n_95,
      \^p\(9) => p_Val2_75_2_0_1_reg_5742_reg_n_96,
      \^p\(8) => p_Val2_75_2_0_1_reg_5742_reg_n_97,
      \^p\(7) => p_Val2_75_2_0_1_reg_5742_reg_n_98,
      \^p\(6) => p_Val2_75_2_0_1_reg_5742_reg_n_99,
      \^p\(5) => p_Val2_75_2_0_1_reg_5742_reg_n_100,
      \^p\(4) => p_Val2_75_2_0_1_reg_5742_reg_n_101,
      \^p\(3) => p_Val2_75_2_0_1_reg_5742_reg_n_102,
      \^p\(2) => p_Val2_75_2_0_1_reg_5742_reg_n_103,
      \^p\(1) => p_Val2_75_2_0_1_reg_5742_reg_n_104,
      \^p\(0) => p_Val2_75_2_0_1_reg_5742_reg_n_105,
      p_19_in => p_19_in
    );
gaussian_mac_mulatde_U105: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde
     port map (
      P(17) => tmp87_reg_6022_reg_n_88,
      P(16) => tmp87_reg_6022_reg_n_89,
      P(15) => tmp87_reg_6022_reg_n_90,
      P(14) => tmp87_reg_6022_reg_n_91,
      P(13) => tmp87_reg_6022_reg_n_92,
      P(12) => tmp87_reg_6022_reg_n_93,
      P(11) => tmp87_reg_6022_reg_n_94,
      P(10) => tmp87_reg_6022_reg_n_95,
      P(9) => tmp87_reg_6022_reg_n_96,
      P(8) => tmp87_reg_6022_reg_n_97,
      P(7) => tmp87_reg_6022_reg_n_98,
      P(6) => tmp87_reg_6022_reg_n_99,
      P(5) => tmp87_reg_6022_reg_n_100,
      P(4) => tmp87_reg_6022_reg_n_101,
      P(3) => tmp87_reg_6022_reg_n_102,
      P(2) => tmp87_reg_6022_reg_n_103,
      P(1) => tmp87_reg_6022_reg_n_104,
      P(0) => tmp87_reg_6022_reg_n_105,
      Q(7 downto 0) => src_kernel_win_2_va_fu_426(7 downto 0),
      ap_clk => ap_clk,
      or_cond_i_reg_5502_pp0_iter4_reg => or_cond_i_reg_5502_pp0_iter4_reg,
      \^p\ => k_buf_2_val_9_U_n_35,
      p_1_in(18) => gaussian_mac_mulatde_U105_n_0,
      p_1_in(17) => gaussian_mac_mulatde_U105_n_1,
      p_1_in(16) => gaussian_mac_mulatde_U105_n_2,
      p_1_in(15) => gaussian_mac_mulatde_U105_n_3,
      p_1_in(14) => gaussian_mac_mulatde_U105_n_4,
      p_1_in(13) => gaussian_mac_mulatde_U105_n_5,
      p_1_in(12) => gaussian_mac_mulatde_U105_n_6,
      p_1_in(11) => gaussian_mac_mulatde_U105_n_7,
      p_1_in(10) => gaussian_mac_mulatde_U105_n_8,
      p_1_in(9) => gaussian_mac_mulatde_U105_n_9,
      p_1_in(8) => gaussian_mac_mulatde_U105_n_10,
      p_1_in(7) => gaussian_mac_mulatde_U105_n_11,
      p_1_in(6) => gaussian_mac_mulatde_U105_n_12,
      p_1_in(5) => gaussian_mac_mulatde_U105_n_13,
      p_1_in(4) => gaussian_mac_mulatde_U105_n_14,
      p_1_in(3) => gaussian_mac_mulatde_U105_n_15,
      p_1_in(2) => gaussian_mac_mulatde_U105_n_16,
      p_1_in(1) => gaussian_mac_mulatde_U105_n_17,
      p_1_in(0) => gaussian_mac_mulatde_U105_n_18,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulatde_U93: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_33
     port map (
      P(17) => tmp49_reg_5932_reg_n_88,
      P(16) => tmp49_reg_5932_reg_n_89,
      P(15) => tmp49_reg_5932_reg_n_90,
      P(14) => tmp49_reg_5932_reg_n_91,
      P(13) => tmp49_reg_5932_reg_n_92,
      P(12) => tmp49_reg_5932_reg_n_93,
      P(11) => tmp49_reg_5932_reg_n_94,
      P(10) => tmp49_reg_5932_reg_n_95,
      P(9) => tmp49_reg_5932_reg_n_96,
      P(8) => tmp49_reg_5932_reg_n_97,
      P(7) => tmp49_reg_5932_reg_n_98,
      P(6) => tmp49_reg_5932_reg_n_99,
      P(5) => tmp49_reg_5932_reg_n_100,
      P(4) => tmp49_reg_5932_reg_n_101,
      P(3) => tmp49_reg_5932_reg_n_102,
      P(2) => tmp49_reg_5932_reg_n_103,
      P(1) => tmp49_reg_5932_reg_n_104,
      P(0) => tmp49_reg_5932_reg_n_105,
      Q(7 downto 0) => src_kernel_win_0_va_fu_266(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(18) => gaussian_mac_mulatde_U93_n_0,
      p_1_in(17) => gaussian_mac_mulatde_U93_n_1,
      p_1_in(16) => gaussian_mac_mulatde_U93_n_2,
      p_1_in(15) => gaussian_mac_mulatde_U93_n_3,
      p_1_in(14) => gaussian_mac_mulatde_U93_n_4,
      p_1_in(13) => gaussian_mac_mulatde_U93_n_5,
      p_1_in(12) => gaussian_mac_mulatde_U93_n_6,
      p_1_in(11) => gaussian_mac_mulatde_U93_n_7,
      p_1_in(10) => gaussian_mac_mulatde_U93_n_8,
      p_1_in(9) => gaussian_mac_mulatde_U93_n_9,
      p_1_in(8) => gaussian_mac_mulatde_U93_n_10,
      p_1_in(7) => gaussian_mac_mulatde_U93_n_11,
      p_1_in(6) => gaussian_mac_mulatde_U93_n_12,
      p_1_in(5) => gaussian_mac_mulatde_U93_n_13,
      p_1_in(4) => gaussian_mac_mulatde_U93_n_14,
      p_1_in(3) => gaussian_mac_mulatde_U93_n_15,
      p_1_in(2) => gaussian_mac_mulatde_U93_n_16,
      p_1_in(1) => gaussian_mac_mulatde_U93_n_17,
      p_1_in(0) => gaussian_mac_mulatde_U93_n_18,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulatde_U99: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulatde_34
     port map (
      P(17) => tmp68_reg_5977_reg_n_88,
      P(16) => tmp68_reg_5977_reg_n_89,
      P(15) => tmp68_reg_5977_reg_n_90,
      P(14) => tmp68_reg_5977_reg_n_91,
      P(13) => tmp68_reg_5977_reg_n_92,
      P(12) => tmp68_reg_5977_reg_n_93,
      P(11) => tmp68_reg_5977_reg_n_94,
      P(10) => tmp68_reg_5977_reg_n_95,
      P(9) => tmp68_reg_5977_reg_n_96,
      P(8) => tmp68_reg_5977_reg_n_97,
      P(7) => tmp68_reg_5977_reg_n_98,
      P(6) => tmp68_reg_5977_reg_n_99,
      P(5) => tmp68_reg_5977_reg_n_100,
      P(4) => tmp68_reg_5977_reg_n_101,
      P(3) => tmp68_reg_5977_reg_n_102,
      P(2) => tmp68_reg_5977_reg_n_103,
      P(1) => tmp68_reg_5977_reg_n_104,
      P(0) => tmp68_reg_5977_reg_n_105,
      Q(7 downto 0) => src_kernel_win_1_va_fu_346(7 downto 0),
      ap_clk => ap_clk,
      p_1_in(18) => gaussian_mac_mulatde_U99_n_0,
      p_1_in(17) => gaussian_mac_mulatde_U99_n_1,
      p_1_in(16) => gaussian_mac_mulatde_U99_n_2,
      p_1_in(15) => gaussian_mac_mulatde_U99_n_3,
      p_1_in(14) => gaussian_mac_mulatde_U99_n_4,
      p_1_in(13) => gaussian_mac_mulatde_U99_n_5,
      p_1_in(12) => gaussian_mac_mulatde_U99_n_6,
      p_1_in(11) => gaussian_mac_mulatde_U99_n_7,
      p_1_in(10) => gaussian_mac_mulatde_U99_n_8,
      p_1_in(9) => gaussian_mac_mulatde_U99_n_9,
      p_1_in(8) => gaussian_mac_mulatde_U99_n_10,
      p_1_in(7) => gaussian_mac_mulatde_U99_n_11,
      p_1_in(6) => gaussian_mac_mulatde_U99_n_12,
      p_1_in(5) => gaussian_mac_mulatde_U99_n_13,
      p_1_in(4) => gaussian_mac_mulatde_U99_n_14,
      p_1_in(3) => gaussian_mac_mulatde_U99_n_15,
      p_1_in(2) => gaussian_mac_mulatde_U99_n_16,
      p_1_in(1) => gaussian_mac_mulatde_U99_n_17,
      p_1_in(0) => gaussian_mac_mulatde_U99_n_18,
      p_Val2_75_0_2_1_reg_59170 => p_Val2_75_0_2_1_reg_59170,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaudo_U63: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo
     port map (
      PCOUT(47) => gaussian_mac_mulaudo_U63_n_0,
      PCOUT(46) => gaussian_mac_mulaudo_U63_n_1,
      PCOUT(45) => gaussian_mac_mulaudo_U63_n_2,
      PCOUT(44) => gaussian_mac_mulaudo_U63_n_3,
      PCOUT(43) => gaussian_mac_mulaudo_U63_n_4,
      PCOUT(42) => gaussian_mac_mulaudo_U63_n_5,
      PCOUT(41) => gaussian_mac_mulaudo_U63_n_6,
      PCOUT(40) => gaussian_mac_mulaudo_U63_n_7,
      PCOUT(39) => gaussian_mac_mulaudo_U63_n_8,
      PCOUT(38) => gaussian_mac_mulaudo_U63_n_9,
      PCOUT(37) => gaussian_mac_mulaudo_U63_n_10,
      PCOUT(36) => gaussian_mac_mulaudo_U63_n_11,
      PCOUT(35) => gaussian_mac_mulaudo_U63_n_12,
      PCOUT(34) => gaussian_mac_mulaudo_U63_n_13,
      PCOUT(33) => gaussian_mac_mulaudo_U63_n_14,
      PCOUT(32) => gaussian_mac_mulaudo_U63_n_15,
      PCOUT(31) => gaussian_mac_mulaudo_U63_n_16,
      PCOUT(30) => gaussian_mac_mulaudo_U63_n_17,
      PCOUT(29) => gaussian_mac_mulaudo_U63_n_18,
      PCOUT(28) => gaussian_mac_mulaudo_U63_n_19,
      PCOUT(27) => gaussian_mac_mulaudo_U63_n_20,
      PCOUT(26) => gaussian_mac_mulaudo_U63_n_21,
      PCOUT(25) => gaussian_mac_mulaudo_U63_n_22,
      PCOUT(24) => gaussian_mac_mulaudo_U63_n_23,
      PCOUT(23) => gaussian_mac_mulaudo_U63_n_24,
      PCOUT(22) => gaussian_mac_mulaudo_U63_n_25,
      PCOUT(21) => gaussian_mac_mulaudo_U63_n_26,
      PCOUT(20) => gaussian_mac_mulaudo_U63_n_27,
      PCOUT(19) => gaussian_mac_mulaudo_U63_n_28,
      PCOUT(18) => gaussian_mac_mulaudo_U63_n_29,
      PCOUT(17) => gaussian_mac_mulaudo_U63_n_30,
      PCOUT(16) => gaussian_mac_mulaudo_U63_n_31,
      PCOUT(15) => gaussian_mac_mulaudo_U63_n_32,
      PCOUT(14) => gaussian_mac_mulaudo_U63_n_33,
      PCOUT(13) => gaussian_mac_mulaudo_U63_n_34,
      PCOUT(12) => gaussian_mac_mulaudo_U63_n_35,
      PCOUT(11) => gaussian_mac_mulaudo_U63_n_36,
      PCOUT(10) => gaussian_mac_mulaudo_U63_n_37,
      PCOUT(9) => gaussian_mac_mulaudo_U63_n_38,
      PCOUT(8) => gaussian_mac_mulaudo_U63_n_39,
      PCOUT(7) => gaussian_mac_mulaudo_U63_n_40,
      PCOUT(6) => gaussian_mac_mulaudo_U63_n_41,
      PCOUT(5) => gaussian_mac_mulaudo_U63_n_42,
      PCOUT(4) => gaussian_mac_mulaudo_U63_n_43,
      PCOUT(3) => gaussian_mac_mulaudo_U63_n_44,
      PCOUT(2) => gaussian_mac_mulaudo_U63_n_45,
      PCOUT(1) => gaussian_mac_mulaudo_U63_n_46,
      PCOUT(0) => gaussian_mac_mulaudo_U63_n_47,
      Q(7 downto 0) => src_kernel_win_0_va_13_fu_318(7 downto 0),
      ap_clk => ap_clk,
      p0(18) => \p_i_1__2_n_5\,
      p0(17) => \p_i_1__2_n_6\,
      p0(16) => \p_i_1__2_n_7\,
      p0(15) => p_i_2_n_4,
      p0(14) => p_i_2_n_5,
      p0(13) => p_i_2_n_6,
      p0(12) => p_i_2_n_7,
      p0(11) => p_i_3_n_4,
      p0(10) => p_i_3_n_5,
      p0(9) => p_i_3_n_6,
      p0(8) => p_i_3_n_7,
      p0(7) => p_i_4_n_4,
      p0(6) => p_i_4_n_5,
      p0(5) => p_i_4_n_6,
      p0(4) => p_i_4_n_7,
      p0(3) => p_i_5_n_4,
      p0(2) => p_i_5_n_5,
      p0(1) => p_i_5_n_6,
      p0(0) => p_i_5_n_7,
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulaudo_U66: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_35
     port map (
      PCOUT(47) => gaussian_mac_mulaudo_U66_n_0,
      PCOUT(46) => gaussian_mac_mulaudo_U66_n_1,
      PCOUT(45) => gaussian_mac_mulaudo_U66_n_2,
      PCOUT(44) => gaussian_mac_mulaudo_U66_n_3,
      PCOUT(43) => gaussian_mac_mulaudo_U66_n_4,
      PCOUT(42) => gaussian_mac_mulaudo_U66_n_5,
      PCOUT(41) => gaussian_mac_mulaudo_U66_n_6,
      PCOUT(40) => gaussian_mac_mulaudo_U66_n_7,
      PCOUT(39) => gaussian_mac_mulaudo_U66_n_8,
      PCOUT(38) => gaussian_mac_mulaudo_U66_n_9,
      PCOUT(37) => gaussian_mac_mulaudo_U66_n_10,
      PCOUT(36) => gaussian_mac_mulaudo_U66_n_11,
      PCOUT(35) => gaussian_mac_mulaudo_U66_n_12,
      PCOUT(34) => gaussian_mac_mulaudo_U66_n_13,
      PCOUT(33) => gaussian_mac_mulaudo_U66_n_14,
      PCOUT(32) => gaussian_mac_mulaudo_U66_n_15,
      PCOUT(31) => gaussian_mac_mulaudo_U66_n_16,
      PCOUT(30) => gaussian_mac_mulaudo_U66_n_17,
      PCOUT(29) => gaussian_mac_mulaudo_U66_n_18,
      PCOUT(28) => gaussian_mac_mulaudo_U66_n_19,
      PCOUT(27) => gaussian_mac_mulaudo_U66_n_20,
      PCOUT(26) => gaussian_mac_mulaudo_U66_n_21,
      PCOUT(25) => gaussian_mac_mulaudo_U66_n_22,
      PCOUT(24) => gaussian_mac_mulaudo_U66_n_23,
      PCOUT(23) => gaussian_mac_mulaudo_U66_n_24,
      PCOUT(22) => gaussian_mac_mulaudo_U66_n_25,
      PCOUT(21) => gaussian_mac_mulaudo_U66_n_26,
      PCOUT(20) => gaussian_mac_mulaudo_U66_n_27,
      PCOUT(19) => gaussian_mac_mulaudo_U66_n_28,
      PCOUT(18) => gaussian_mac_mulaudo_U66_n_29,
      PCOUT(17) => gaussian_mac_mulaudo_U66_n_30,
      PCOUT(16) => gaussian_mac_mulaudo_U66_n_31,
      PCOUT(15) => gaussian_mac_mulaudo_U66_n_32,
      PCOUT(14) => gaussian_mac_mulaudo_U66_n_33,
      PCOUT(13) => gaussian_mac_mulaudo_U66_n_34,
      PCOUT(12) => gaussian_mac_mulaudo_U66_n_35,
      PCOUT(11) => gaussian_mac_mulaudo_U66_n_36,
      PCOUT(10) => gaussian_mac_mulaudo_U66_n_37,
      PCOUT(9) => gaussian_mac_mulaudo_U66_n_38,
      PCOUT(8) => gaussian_mac_mulaudo_U66_n_39,
      PCOUT(7) => gaussian_mac_mulaudo_U66_n_40,
      PCOUT(6) => gaussian_mac_mulaudo_U66_n_41,
      PCOUT(5) => gaussian_mac_mulaudo_U66_n_42,
      PCOUT(4) => gaussian_mac_mulaudo_U66_n_43,
      PCOUT(3) => gaussian_mac_mulaudo_U66_n_44,
      PCOUT(2) => gaussian_mac_mulaudo_U66_n_45,
      PCOUT(1) => gaussian_mac_mulaudo_U66_n_46,
      PCOUT(0) => gaussian_mac_mulaudo_U66_n_47,
      Q(7 downto 0) => src_kernel_win_1_va_13_fu_398(7 downto 0),
      ap_clk => ap_clk,
      p0(18) => \p_i_1__1__0_n_5\,
      p0(17) => \p_i_1__1__0_n_6\,
      p0(16) => \p_i_1__1__0_n_7\,
      p0(15) => \p_i_2__1_n_4\,
      p0(14) => \p_i_2__1_n_5\,
      p0(13) => \p_i_2__1_n_6\,
      p0(12) => \p_i_2__1_n_7\,
      p0(11) => \p_i_3__1_n_4\,
      p0(10) => \p_i_3__1_n_5\,
      p0(9) => \p_i_3__1_n_6\,
      p0(8) => \p_i_3__1_n_7\,
      p0(7) => \p_i_4__1_n_4\,
      p0(6) => \p_i_4__1_n_5\,
      p0(5) => \p_i_4__1_n_6\,
      p0(4) => \p_i_4__1_n_7\,
      p0(3) => \p_i_5__1_n_4\,
      p0(2) => \p_i_5__1_n_5\,
      p0(1) => \p_i_5__1_n_6\,
      p0(0) => \p_i_5__1_n_7\,
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulaudo_U69: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaudo_36
     port map (
      PCOUT(47) => gaussian_mac_mulaudo_U69_n_0,
      PCOUT(46) => gaussian_mac_mulaudo_U69_n_1,
      PCOUT(45) => gaussian_mac_mulaudo_U69_n_2,
      PCOUT(44) => gaussian_mac_mulaudo_U69_n_3,
      PCOUT(43) => gaussian_mac_mulaudo_U69_n_4,
      PCOUT(42) => gaussian_mac_mulaudo_U69_n_5,
      PCOUT(41) => gaussian_mac_mulaudo_U69_n_6,
      PCOUT(40) => gaussian_mac_mulaudo_U69_n_7,
      PCOUT(39) => gaussian_mac_mulaudo_U69_n_8,
      PCOUT(38) => gaussian_mac_mulaudo_U69_n_9,
      PCOUT(37) => gaussian_mac_mulaudo_U69_n_10,
      PCOUT(36) => gaussian_mac_mulaudo_U69_n_11,
      PCOUT(35) => gaussian_mac_mulaudo_U69_n_12,
      PCOUT(34) => gaussian_mac_mulaudo_U69_n_13,
      PCOUT(33) => gaussian_mac_mulaudo_U69_n_14,
      PCOUT(32) => gaussian_mac_mulaudo_U69_n_15,
      PCOUT(31) => gaussian_mac_mulaudo_U69_n_16,
      PCOUT(30) => gaussian_mac_mulaudo_U69_n_17,
      PCOUT(29) => gaussian_mac_mulaudo_U69_n_18,
      PCOUT(28) => gaussian_mac_mulaudo_U69_n_19,
      PCOUT(27) => gaussian_mac_mulaudo_U69_n_20,
      PCOUT(26) => gaussian_mac_mulaudo_U69_n_21,
      PCOUT(25) => gaussian_mac_mulaudo_U69_n_22,
      PCOUT(24) => gaussian_mac_mulaudo_U69_n_23,
      PCOUT(23) => gaussian_mac_mulaudo_U69_n_24,
      PCOUT(22) => gaussian_mac_mulaudo_U69_n_25,
      PCOUT(21) => gaussian_mac_mulaudo_U69_n_26,
      PCOUT(20) => gaussian_mac_mulaudo_U69_n_27,
      PCOUT(19) => gaussian_mac_mulaudo_U69_n_28,
      PCOUT(18) => gaussian_mac_mulaudo_U69_n_29,
      PCOUT(17) => gaussian_mac_mulaudo_U69_n_30,
      PCOUT(16) => gaussian_mac_mulaudo_U69_n_31,
      PCOUT(15) => gaussian_mac_mulaudo_U69_n_32,
      PCOUT(14) => gaussian_mac_mulaudo_U69_n_33,
      PCOUT(13) => gaussian_mac_mulaudo_U69_n_34,
      PCOUT(12) => gaussian_mac_mulaudo_U69_n_35,
      PCOUT(11) => gaussian_mac_mulaudo_U69_n_36,
      PCOUT(10) => gaussian_mac_mulaudo_U69_n_37,
      PCOUT(9) => gaussian_mac_mulaudo_U69_n_38,
      PCOUT(8) => gaussian_mac_mulaudo_U69_n_39,
      PCOUT(7) => gaussian_mac_mulaudo_U69_n_40,
      PCOUT(6) => gaussian_mac_mulaudo_U69_n_41,
      PCOUT(5) => gaussian_mac_mulaudo_U69_n_42,
      PCOUT(4) => gaussian_mac_mulaudo_U69_n_43,
      PCOUT(3) => gaussian_mac_mulaudo_U69_n_44,
      PCOUT(2) => gaussian_mac_mulaudo_U69_n_45,
      PCOUT(1) => gaussian_mac_mulaudo_U69_n_46,
      PCOUT(0) => gaussian_mac_mulaudo_U69_n_47,
      Q(7 downto 0) => src_kernel_win_2_va_13_fu_478(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      exitcond389_i_reg_5464_pp0_iter2_reg => exitcond389_i_reg_5464_pp0_iter2_reg,
      or_cond_i_reg_5502_pp0_iter2_reg => or_cond_i_reg_5502_pp0_iter2_reg,
      p => k_buf_2_val_9_U_n_35,
      p0(18) => \p_i_1__3_n_5\,
      p0(17) => \p_i_1__3_n_6\,
      p0(16) => \p_i_1__3_n_7\,
      p0(15) => \p_i_2__3_n_4\,
      p0(14) => \p_i_2__3_n_5\,
      p0(13) => \p_i_2__3_n_6\,
      p0(12) => \p_i_2__3_n_7\,
      p0(11) => \p_i_3__3_n_4\,
      p0(10) => \p_i_3__3_n_5\,
      p0(9) => \p_i_3__3_n_6\,
      p0(8) => \p_i_3__3_n_7\,
      p0(7) => \p_i_4__3_n_4\,
      p0(6) => \p_i_4__3_n_5\,
      p0(5) => \p_i_4__3_n_6\,
      p0(4) => \p_i_4__3_n_7\,
      p0(3) => \p_i_5__3_n_4\,
      p0(2) => \p_i_5__3_n_5\,
      p0(1) => \p_i_5__3_n_6\,
      p0(0) => \p_i_5__3_n_7\,
      src_kernel_win_0_va_12_fu_3140 => src_kernel_win_0_va_12_fu_3140,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulawdI_U65: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI
     port map (
      D(7 downto 0) => src_kernel_win_0_va_23_fu_2095_p3(7 downto 0),
      P(17) => gaussian_mac_mulawdI_U65_n_0,
      P(16) => gaussian_mac_mulawdI_U65_n_1,
      P(15) => gaussian_mac_mulawdI_U65_n_2,
      P(14) => gaussian_mac_mulawdI_U65_n_3,
      P(13) => gaussian_mac_mulawdI_U65_n_4,
      P(12) => gaussian_mac_mulawdI_U65_n_5,
      P(11) => gaussian_mac_mulawdI_U65_n_6,
      P(10) => gaussian_mac_mulawdI_U65_n_7,
      P(9) => gaussian_mac_mulawdI_U65_n_8,
      P(8) => gaussian_mac_mulawdI_U65_n_9,
      P(7) => gaussian_mac_mulawdI_U65_n_10,
      P(6) => gaussian_mac_mulawdI_U65_n_11,
      P(5) => gaussian_mac_mulawdI_U65_n_12,
      P(4) => gaussian_mac_mulawdI_U65_n_13,
      P(3) => gaussian_mac_mulawdI_U65_n_14,
      P(2) => gaussian_mac_mulawdI_U65_n_15,
      P(1) => gaussian_mac_mulawdI_U65_n_16,
      P(0) => gaussian_mac_mulawdI_U65_n_17,
      Q(7 downto 0) => right_border_buf_0_s_fu_506(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19,
      \right_border_buf_0_12_fu_586_reg[0]\ => gaussian_mac_mulawdI_U65_n_50,
      \right_border_buf_0_12_fu_586_reg[1]\ => gaussian_mac_mulawdI_U65_n_51,
      \right_border_buf_0_12_fu_586_reg[2]\ => gaussian_mac_mulawdI_U65_n_52,
      \right_border_buf_0_12_fu_586_reg[3]\ => gaussian_mac_mulawdI_U65_n_53,
      \right_border_buf_0_12_fu_586_reg[4]\ => gaussian_mac_mulawdI_U65_n_54,
      \right_border_buf_0_12_fu_586_reg[5]\ => gaussian_mac_mulawdI_U65_n_55,
      \right_border_buf_0_12_fu_586_reg[6]\ => gaussian_mac_mulawdI_U65_n_56,
      \right_border_buf_0_12_fu_586_reg[7]\ => gaussian_mac_mulawdI_U65_n_57,
      \right_border_buf_0_12_fu_586_reg[7]_0\(2 downto 0) => tmp_68_reg_5512(2 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_1\(7 downto 0) => right_border_buf_0_12_fu_586(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_2\(7 downto 0) => right_border_buf_0_13_fu_590(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[7]_3\(7 downto 0) => right_border_buf_0_14_fu_594(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[0]\ => gaussian_mac_mulawdI_U65_n_26,
      \right_border_buf_0_3_fu_526_reg[1]\ => gaussian_mac_mulawdI_U65_n_27,
      \right_border_buf_0_3_fu_526_reg[2]\ => gaussian_mac_mulawdI_U65_n_28,
      \right_border_buf_0_3_fu_526_reg[3]\ => gaussian_mac_mulawdI_U65_n_29,
      \right_border_buf_0_3_fu_526_reg[4]\ => gaussian_mac_mulawdI_U65_n_30,
      \right_border_buf_0_3_fu_526_reg[5]\ => gaussian_mac_mulawdI_U65_n_31,
      \right_border_buf_0_3_fu_526_reg[6]\ => gaussian_mac_mulawdI_U65_n_32,
      \right_border_buf_0_3_fu_526_reg[7]\ => gaussian_mac_mulawdI_U65_n_33,
      \right_border_buf_0_3_fu_526_reg[7]_0\(7 downto 0) => right_border_buf_0_3_fu_526(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[7]_1\(7 downto 0) => right_border_buf_0_4_fu_530(7 downto 0),
      \right_border_buf_0_3_fu_526_reg[7]_2\(7 downto 0) => right_border_buf_0_5_fu_534(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[0]\ => gaussian_mac_mulawdI_U65_n_34,
      \right_border_buf_0_6_fu_546_reg[1]\ => gaussian_mac_mulawdI_U65_n_35,
      \right_border_buf_0_6_fu_546_reg[2]\ => gaussian_mac_mulawdI_U65_n_36,
      \right_border_buf_0_6_fu_546_reg[3]\ => gaussian_mac_mulawdI_U65_n_37,
      \right_border_buf_0_6_fu_546_reg[4]\ => gaussian_mac_mulawdI_U65_n_38,
      \right_border_buf_0_6_fu_546_reg[5]\ => gaussian_mac_mulawdI_U65_n_39,
      \right_border_buf_0_6_fu_546_reg[6]\ => gaussian_mac_mulawdI_U65_n_40,
      \right_border_buf_0_6_fu_546_reg[7]\ => gaussian_mac_mulawdI_U65_n_41,
      \right_border_buf_0_6_fu_546_reg[7]_0\(7 downto 0) => right_border_buf_0_6_fu_546(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[7]_1\(7 downto 0) => right_border_buf_0_7_fu_550(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[7]_2\(7 downto 0) => right_border_buf_0_8_fu_554(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[0]\ => gaussian_mac_mulawdI_U65_n_42,
      \right_border_buf_0_9_fu_566_reg[1]\ => gaussian_mac_mulawdI_U65_n_43,
      \right_border_buf_0_9_fu_566_reg[2]\ => gaussian_mac_mulawdI_U65_n_44,
      \right_border_buf_0_9_fu_566_reg[3]\ => gaussian_mac_mulawdI_U65_n_45,
      \right_border_buf_0_9_fu_566_reg[4]\ => gaussian_mac_mulawdI_U65_n_46,
      \right_border_buf_0_9_fu_566_reg[5]\ => gaussian_mac_mulawdI_U65_n_47,
      \right_border_buf_0_9_fu_566_reg[6]\ => gaussian_mac_mulawdI_U65_n_48,
      \right_border_buf_0_9_fu_566_reg[7]\ => gaussian_mac_mulawdI_U65_n_49,
      \right_border_buf_0_9_fu_566_reg[7]_0\(7 downto 0) => right_border_buf_0_9_fu_566(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[7]_1\(7 downto 0) => right_border_buf_0_10_fu_570(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[7]_2\(7 downto 0) => right_border_buf_0_11_fu_574(7 downto 0),
      \right_border_buf_0_s_fu_506_reg[0]\ => gaussian_mac_mulawdI_U65_n_18,
      \right_border_buf_0_s_fu_506_reg[1]\ => gaussian_mac_mulawdI_U65_n_19,
      \right_border_buf_0_s_fu_506_reg[2]\ => gaussian_mac_mulawdI_U65_n_20,
      \right_border_buf_0_s_fu_506_reg[3]\ => gaussian_mac_mulawdI_U65_n_21,
      \right_border_buf_0_s_fu_506_reg[4]\ => gaussian_mac_mulawdI_U65_n_22,
      \right_border_buf_0_s_fu_506_reg[5]\ => gaussian_mac_mulawdI_U65_n_23,
      \right_border_buf_0_s_fu_506_reg[6]\ => gaussian_mac_mulawdI_U65_n_24,
      \right_border_buf_0_s_fu_506_reg[7]\ => gaussian_mac_mulawdI_U65_n_25,
      \right_border_buf_0_s_fu_506_reg[7]_0\(7 downto 0) => right_border_buf_0_1_fu_510(7 downto 0),
      \right_border_buf_0_s_fu_506_reg[7]_1\(7 downto 0) => right_border_buf_0_2_fu_514(7 downto 0)
    );
gaussian_mac_mulawdI_U68: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_37
     port map (
      D(7 downto 0) => src_kernel_win_1_va_23_fu_2479_p3(7 downto 0),
      P(17) => gaussian_mac_mulawdI_U68_n_0,
      P(16) => gaussian_mac_mulawdI_U68_n_1,
      P(15) => gaussian_mac_mulawdI_U68_n_2,
      P(14) => gaussian_mac_mulawdI_U68_n_3,
      P(13) => gaussian_mac_mulawdI_U68_n_4,
      P(12) => gaussian_mac_mulawdI_U68_n_5,
      P(11) => gaussian_mac_mulawdI_U68_n_6,
      P(10) => gaussian_mac_mulawdI_U68_n_7,
      P(9) => gaussian_mac_mulawdI_U68_n_8,
      P(8) => gaussian_mac_mulawdI_U68_n_9,
      P(7) => gaussian_mac_mulawdI_U68_n_10,
      P(6) => gaussian_mac_mulawdI_U68_n_11,
      P(5) => gaussian_mac_mulawdI_U68_n_12,
      P(4) => gaussian_mac_mulawdI_U68_n_13,
      P(3) => gaussian_mac_mulawdI_U68_n_14,
      P(2) => gaussian_mac_mulawdI_U68_n_15,
      P(1) => gaussian_mac_mulawdI_U68_n_16,
      P(0) => gaussian_mac_mulawdI_U68_n_17,
      Q(7 downto 0) => right_border_buf_1_s_fu_606(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19,
      \right_border_buf_1_10_fu_666_reg[0]\ => gaussian_mac_mulawdI_U68_n_42,
      \right_border_buf_1_10_fu_666_reg[1]\ => gaussian_mac_mulawdI_U68_n_43,
      \right_border_buf_1_10_fu_666_reg[2]\ => gaussian_mac_mulawdI_U68_n_44,
      \right_border_buf_1_10_fu_666_reg[3]\ => gaussian_mac_mulawdI_U68_n_45,
      \right_border_buf_1_10_fu_666_reg[4]\ => gaussian_mac_mulawdI_U68_n_46,
      \right_border_buf_1_10_fu_666_reg[5]\ => gaussian_mac_mulawdI_U68_n_47,
      \right_border_buf_1_10_fu_666_reg[6]\ => gaussian_mac_mulawdI_U68_n_48,
      \right_border_buf_1_10_fu_666_reg[7]\ => gaussian_mac_mulawdI_U68_n_49,
      \right_border_buf_1_10_fu_666_reg[7]_0\(7 downto 0) => right_border_buf_1_10_fu_666(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[7]_1\(7 downto 0) => right_border_buf_1_11_fu_670(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[7]_2\(7 downto 0) => right_border_buf_1_12_fu_674(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[0]\ => gaussian_mac_mulawdI_U68_n_50,
      \right_border_buf_1_14_fu_682_reg[1]\ => gaussian_mac_mulawdI_U68_n_51,
      \right_border_buf_1_14_fu_682_reg[2]\ => gaussian_mac_mulawdI_U68_n_52,
      \right_border_buf_1_14_fu_682_reg[3]\ => gaussian_mac_mulawdI_U68_n_53,
      \right_border_buf_1_14_fu_682_reg[4]\ => gaussian_mac_mulawdI_U68_n_54,
      \right_border_buf_1_14_fu_682_reg[5]\ => gaussian_mac_mulawdI_U68_n_55,
      \right_border_buf_1_14_fu_682_reg[6]\ => gaussian_mac_mulawdI_U68_n_56,
      \right_border_buf_1_14_fu_682_reg[7]\ => gaussian_mac_mulawdI_U68_n_57,
      \right_border_buf_1_14_fu_682_reg[7]_0\(2 downto 0) => tmp_68_reg_5512(2 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_1\(7 downto 0) => right_border_buf_1_14_fu_682(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_2\(7 downto 0) => right_border_buf_1_13_fu_678(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[7]_3\(7 downto 0) => right_border_buf_1_9_fu_662(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[0]\ => gaussian_mac_mulawdI_U68_n_26,
      \right_border_buf_1_3_fu_626_reg[1]\ => gaussian_mac_mulawdI_U68_n_27,
      \right_border_buf_1_3_fu_626_reg[2]\ => gaussian_mac_mulawdI_U68_n_28,
      \right_border_buf_1_3_fu_626_reg[3]\ => gaussian_mac_mulawdI_U68_n_29,
      \right_border_buf_1_3_fu_626_reg[4]\ => gaussian_mac_mulawdI_U68_n_30,
      \right_border_buf_1_3_fu_626_reg[5]\ => gaussian_mac_mulawdI_U68_n_31,
      \right_border_buf_1_3_fu_626_reg[6]\ => gaussian_mac_mulawdI_U68_n_32,
      \right_border_buf_1_3_fu_626_reg[7]\ => gaussian_mac_mulawdI_U68_n_33,
      \right_border_buf_1_3_fu_626_reg[7]_0\(7 downto 0) => right_border_buf_1_3_fu_626(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[7]_1\(7 downto 0) => right_border_buf_1_4_fu_630(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[7]_2\(7 downto 0) => right_border_buf_1_5_fu_634(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[0]\ => gaussian_mac_mulawdI_U68_n_34,
      \right_border_buf_1_6_fu_646_reg[1]\ => gaussian_mac_mulawdI_U68_n_35,
      \right_border_buf_1_6_fu_646_reg[2]\ => gaussian_mac_mulawdI_U68_n_36,
      \right_border_buf_1_6_fu_646_reg[3]\ => gaussian_mac_mulawdI_U68_n_37,
      \right_border_buf_1_6_fu_646_reg[4]\ => gaussian_mac_mulawdI_U68_n_38,
      \right_border_buf_1_6_fu_646_reg[5]\ => gaussian_mac_mulawdI_U68_n_39,
      \right_border_buf_1_6_fu_646_reg[6]\ => gaussian_mac_mulawdI_U68_n_40,
      \right_border_buf_1_6_fu_646_reg[7]\ => gaussian_mac_mulawdI_U68_n_41,
      \right_border_buf_1_6_fu_646_reg[7]_0\(7 downto 0) => right_border_buf_1_6_fu_646(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[7]_1\(7 downto 0) => right_border_buf_1_7_fu_650(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[7]_2\(7 downto 0) => right_border_buf_1_8_fu_654(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[0]\ => gaussian_mac_mulawdI_U68_n_18,
      \right_border_buf_1_s_fu_606_reg[1]\ => gaussian_mac_mulawdI_U68_n_19,
      \right_border_buf_1_s_fu_606_reg[2]\ => gaussian_mac_mulawdI_U68_n_20,
      \right_border_buf_1_s_fu_606_reg[3]\ => gaussian_mac_mulawdI_U68_n_21,
      \right_border_buf_1_s_fu_606_reg[4]\ => gaussian_mac_mulawdI_U68_n_22,
      \right_border_buf_1_s_fu_606_reg[5]\ => gaussian_mac_mulawdI_U68_n_23,
      \right_border_buf_1_s_fu_606_reg[6]\ => gaussian_mac_mulawdI_U68_n_24,
      \right_border_buf_1_s_fu_606_reg[7]\ => gaussian_mac_mulawdI_U68_n_25,
      \right_border_buf_1_s_fu_606_reg[7]_0\(7 downto 0) => right_border_buf_1_1_fu_610(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[7]_1\(7 downto 0) => right_border_buf_1_2_fu_614(7 downto 0)
    );
gaussian_mac_mulawdI_U71: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_38
     port map (
      D(7 downto 0) => src_kernel_win_2_va_38_fu_2815_p3(7 downto 0),
      P(17) => gaussian_mac_mulawdI_U71_n_0,
      P(16) => gaussian_mac_mulawdI_U71_n_1,
      P(15) => gaussian_mac_mulawdI_U71_n_2,
      P(14) => gaussian_mac_mulawdI_U71_n_3,
      P(13) => gaussian_mac_mulawdI_U71_n_4,
      P(12) => gaussian_mac_mulawdI_U71_n_5,
      P(11) => gaussian_mac_mulawdI_U71_n_6,
      P(10) => gaussian_mac_mulawdI_U71_n_7,
      P(9) => gaussian_mac_mulawdI_U71_n_8,
      P(8) => gaussian_mac_mulawdI_U71_n_9,
      P(7) => gaussian_mac_mulawdI_U71_n_10,
      P(6) => gaussian_mac_mulawdI_U71_n_11,
      P(5) => gaussian_mac_mulawdI_U71_n_12,
      P(4) => gaussian_mac_mulawdI_U71_n_13,
      P(3) => gaussian_mac_mulawdI_U71_n_14,
      P(2) => gaussian_mac_mulawdI_U71_n_15,
      P(1) => gaussian_mac_mulawdI_U71_n_16,
      P(0) => gaussian_mac_mulawdI_U71_n_17,
      Q(7 downto 0) => right_border_buf_2_14_fu_658(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      m => gaussian_mac_mulasc4_U60_n_19,
      \right_border_buf_2_11_fu_622_reg[0]\ => gaussian_mac_mulawdI_U71_n_26,
      \right_border_buf_2_11_fu_622_reg[1]\ => gaussian_mac_mulawdI_U71_n_27,
      \right_border_buf_2_11_fu_622_reg[2]\ => gaussian_mac_mulawdI_U71_n_28,
      \right_border_buf_2_11_fu_622_reg[3]\ => gaussian_mac_mulawdI_U71_n_29,
      \right_border_buf_2_11_fu_622_reg[4]\ => gaussian_mac_mulawdI_U71_n_30,
      \right_border_buf_2_11_fu_622_reg[5]\ => gaussian_mac_mulawdI_U71_n_31,
      \right_border_buf_2_11_fu_622_reg[6]\ => gaussian_mac_mulawdI_U71_n_32,
      \right_border_buf_2_11_fu_622_reg[7]\ => gaussian_mac_mulawdI_U71_n_33,
      \right_border_buf_2_11_fu_622_reg[7]_0\(7 downto 0) => right_border_buf_2_11_fu_622(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[7]_1\(7 downto 0) => right_border_buf_2_10_fu_618(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[7]_2\(7 downto 0) => right_border_buf_2_9_fu_602(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[0]\ => gaussian_mac_mulawdI_U71_n_18,
      \right_border_buf_2_14_fu_658_reg[1]\ => gaussian_mac_mulawdI_U71_n_19,
      \right_border_buf_2_14_fu_658_reg[2]\ => gaussian_mac_mulawdI_U71_n_20,
      \right_border_buf_2_14_fu_658_reg[3]\ => gaussian_mac_mulawdI_U71_n_21,
      \right_border_buf_2_14_fu_658_reg[4]\ => gaussian_mac_mulawdI_U71_n_22,
      \right_border_buf_2_14_fu_658_reg[5]\ => gaussian_mac_mulawdI_U71_n_23,
      \right_border_buf_2_14_fu_658_reg[6]\ => gaussian_mac_mulawdI_U71_n_24,
      \right_border_buf_2_14_fu_658_reg[7]\ => gaussian_mac_mulawdI_U71_n_25,
      \right_border_buf_2_14_fu_658_reg[7]_0\(7 downto 0) => right_border_buf_2_13_fu_642(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[7]_1\(7 downto 0) => right_border_buf_2_12_fu_638(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[0]\ => gaussian_mac_mulawdI_U71_n_50,
      \right_border_buf_2_2_fu_538_reg[1]\ => gaussian_mac_mulawdI_U71_n_51,
      \right_border_buf_2_2_fu_538_reg[2]\ => gaussian_mac_mulawdI_U71_n_52,
      \right_border_buf_2_2_fu_538_reg[3]\ => gaussian_mac_mulawdI_U71_n_53,
      \right_border_buf_2_2_fu_538_reg[4]\ => gaussian_mac_mulawdI_U71_n_54,
      \right_border_buf_2_2_fu_538_reg[5]\ => gaussian_mac_mulawdI_U71_n_55,
      \right_border_buf_2_2_fu_538_reg[6]\ => gaussian_mac_mulawdI_U71_n_56,
      \right_border_buf_2_2_fu_538_reg[7]\ => gaussian_mac_mulawdI_U71_n_57,
      \right_border_buf_2_2_fu_538_reg[7]_0\(2 downto 0) => tmp_68_reg_5512(2 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_1\(7 downto 0) => right_border_buf_2_2_fu_538(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_2\(7 downto 0) => right_border_buf_2_1_fu_522(7 downto 0),
      \right_border_buf_2_2_fu_538_reg[7]_3\(7 downto 0) => right_border_buf_2_s_fu_518(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[0]\ => gaussian_mac_mulawdI_U71_n_42,
      \right_border_buf_2_5_fu_562_reg[1]\ => gaussian_mac_mulawdI_U71_n_43,
      \right_border_buf_2_5_fu_562_reg[2]\ => gaussian_mac_mulawdI_U71_n_44,
      \right_border_buf_2_5_fu_562_reg[3]\ => gaussian_mac_mulawdI_U71_n_45,
      \right_border_buf_2_5_fu_562_reg[4]\ => gaussian_mac_mulawdI_U71_n_46,
      \right_border_buf_2_5_fu_562_reg[5]\ => gaussian_mac_mulawdI_U71_n_47,
      \right_border_buf_2_5_fu_562_reg[6]\ => gaussian_mac_mulawdI_U71_n_48,
      \right_border_buf_2_5_fu_562_reg[7]\ => gaussian_mac_mulawdI_U71_n_49,
      \right_border_buf_2_5_fu_562_reg[7]_0\(7 downto 0) => right_border_buf_2_5_fu_562(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[7]_1\(7 downto 0) => right_border_buf_2_4_fu_558(7 downto 0),
      \right_border_buf_2_5_fu_562_reg[7]_2\(7 downto 0) => right_border_buf_2_3_fu_542(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[0]\ => gaussian_mac_mulawdI_U71_n_34,
      \right_border_buf_2_8_fu_598_reg[1]\ => gaussian_mac_mulawdI_U71_n_35,
      \right_border_buf_2_8_fu_598_reg[2]\ => gaussian_mac_mulawdI_U71_n_36,
      \right_border_buf_2_8_fu_598_reg[3]\ => gaussian_mac_mulawdI_U71_n_37,
      \right_border_buf_2_8_fu_598_reg[4]\ => gaussian_mac_mulawdI_U71_n_38,
      \right_border_buf_2_8_fu_598_reg[5]\ => gaussian_mac_mulawdI_U71_n_39,
      \right_border_buf_2_8_fu_598_reg[6]\ => gaussian_mac_mulawdI_U71_n_40,
      \right_border_buf_2_8_fu_598_reg[7]\ => gaussian_mac_mulawdI_U71_n_41,
      \right_border_buf_2_8_fu_598_reg[7]_0\(7 downto 0) => right_border_buf_2_8_fu_598(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[7]_1\(7 downto 0) => right_border_buf_2_7_fu_582(7 downto 0),
      \right_border_buf_2_8_fu_598_reg[7]_2\(7 downto 0) => right_border_buf_2_6_fu_578(7 downto 0)
    );
gaussian_mac_mulawdI_U76: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_39
     port map (
      P(17) => gaussian_mac_mulawdI_U76_n_0,
      P(16) => gaussian_mac_mulawdI_U76_n_1,
      P(15) => gaussian_mac_mulawdI_U76_n_2,
      P(14) => gaussian_mac_mulawdI_U76_n_3,
      P(13) => gaussian_mac_mulawdI_U76_n_4,
      P(12) => gaussian_mac_mulawdI_U76_n_5,
      P(11) => gaussian_mac_mulawdI_U76_n_6,
      P(10) => gaussian_mac_mulawdI_U76_n_7,
      P(9) => gaussian_mac_mulawdI_U76_n_8,
      P(8) => gaussian_mac_mulawdI_U76_n_9,
      P(7) => gaussian_mac_mulawdI_U76_n_10,
      P(6) => gaussian_mac_mulawdI_U76_n_11,
      P(5) => gaussian_mac_mulawdI_U76_n_12,
      P(4) => gaussian_mac_mulawdI_U76_n_13,
      P(3) => gaussian_mac_mulawdI_U76_n_14,
      P(2) => gaussian_mac_mulawdI_U76_n_15,
      P(1) => gaussian_mac_mulawdI_U76_n_16,
      P(0) => gaussian_mac_mulawdI_U76_n_17,
      Q(7 downto 0) => src_kernel_win_0_va_fu_266(7 downto 0),
      ap_clk => ap_clk,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulawdI_U82: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_40
     port map (
      P(17) => gaussian_mac_mulawdI_U82_n_0,
      P(16) => gaussian_mac_mulawdI_U82_n_1,
      P(15) => gaussian_mac_mulawdI_U82_n_2,
      P(14) => gaussian_mac_mulawdI_U82_n_3,
      P(13) => gaussian_mac_mulawdI_U82_n_4,
      P(12) => gaussian_mac_mulawdI_U82_n_5,
      P(11) => gaussian_mac_mulawdI_U82_n_6,
      P(10) => gaussian_mac_mulawdI_U82_n_7,
      P(9) => gaussian_mac_mulawdI_U82_n_8,
      P(8) => gaussian_mac_mulawdI_U82_n_9,
      P(7) => gaussian_mac_mulawdI_U82_n_10,
      P(6) => gaussian_mac_mulawdI_U82_n_11,
      P(5) => gaussian_mac_mulawdI_U82_n_12,
      P(4) => gaussian_mac_mulawdI_U82_n_13,
      P(3) => gaussian_mac_mulawdI_U82_n_14,
      P(2) => gaussian_mac_mulawdI_U82_n_15,
      P(1) => gaussian_mac_mulawdI_U82_n_16,
      P(0) => gaussian_mac_mulawdI_U82_n_17,
      Q(7 downto 0) => src_kernel_win_1_va_fu_346(7 downto 0),
      ap_clk => ap_clk,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulawdI_U88: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulawdI_41
     port map (
      P(17) => gaussian_mac_mulawdI_U88_n_0,
      P(16) => gaussian_mac_mulawdI_U88_n_1,
      P(15) => gaussian_mac_mulawdI_U88_n_2,
      P(14) => gaussian_mac_mulawdI_U88_n_3,
      P(13) => gaussian_mac_mulawdI_U88_n_4,
      P(12) => gaussian_mac_mulawdI_U88_n_5,
      P(11) => gaussian_mac_mulawdI_U88_n_6,
      P(10) => gaussian_mac_mulawdI_U88_n_7,
      P(9) => gaussian_mac_mulawdI_U88_n_8,
      P(8) => gaussian_mac_mulawdI_U88_n_9,
      P(7) => gaussian_mac_mulawdI_U88_n_10,
      P(6) => gaussian_mac_mulawdI_U88_n_11,
      P(5) => gaussian_mac_mulawdI_U88_n_12,
      P(4) => gaussian_mac_mulawdI_U88_n_13,
      P(3) => gaussian_mac_mulawdI_U88_n_14,
      P(2) => gaussian_mac_mulawdI_U88_n_15,
      P(1) => gaussian_mac_mulawdI_U88_n_16,
      P(0) => gaussian_mac_mulawdI_U88_n_17,
      Q(7 downto 0) => src_kernel_win_2_va_fu_426(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      exitcond389_i_reg_5464_pp0_iter4_reg => exitcond389_i_reg_5464_pp0_iter4_reg,
      m => k_buf_2_val_9_U_n_35,
      src_kernel_win_0_va_1_fu_2700 => src_kernel_win_0_va_1_fu_2700
    );
gaussian_mac_mulaxdS_U72: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS
     port map (
      P(18) => gaussian_mac_mulaxdS_U72_n_0,
      P(17) => gaussian_mac_mulaxdS_U72_n_1,
      P(16) => gaussian_mac_mulaxdS_U72_n_2,
      P(15) => gaussian_mac_mulaxdS_U72_n_3,
      P(14) => gaussian_mac_mulaxdS_U72_n_4,
      P(13) => gaussian_mac_mulaxdS_U72_n_5,
      P(12) => gaussian_mac_mulaxdS_U72_n_6,
      P(11) => gaussian_mac_mulaxdS_U72_n_7,
      P(10) => gaussian_mac_mulaxdS_U72_n_8,
      P(9) => gaussian_mac_mulaxdS_U72_n_9,
      P(8) => gaussian_mac_mulaxdS_U72_n_10,
      P(7) => gaussian_mac_mulaxdS_U72_n_11,
      P(6) => gaussian_mac_mulaxdS_U72_n_12,
      P(5) => gaussian_mac_mulaxdS_U72_n_13,
      P(4) => gaussian_mac_mulaxdS_U72_n_14,
      P(3) => gaussian_mac_mulaxdS_U72_n_15,
      P(2) => gaussian_mac_mulaxdS_U72_n_16,
      P(1) => gaussian_mac_mulaxdS_U72_n_17,
      P(0) => gaussian_mac_mulaxdS_U72_n_18,
      Q(7 downto 0) => src_kernel_win_0_va_12_fu_314(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      \^p\(17) => tmp41_reg_5842_reg_n_88,
      \^p\(16) => tmp41_reg_5842_reg_n_89,
      \^p\(15) => tmp41_reg_5842_reg_n_90,
      \^p\(14) => tmp41_reg_5842_reg_n_91,
      \^p\(13) => tmp41_reg_5842_reg_n_92,
      \^p\(12) => tmp41_reg_5842_reg_n_93,
      \^p\(11) => tmp41_reg_5842_reg_n_94,
      \^p\(10) => tmp41_reg_5842_reg_n_95,
      \^p\(9) => tmp41_reg_5842_reg_n_96,
      \^p\(8) => tmp41_reg_5842_reg_n_97,
      \^p\(7) => tmp41_reg_5842_reg_n_98,
      \^p\(6) => tmp41_reg_5842_reg_n_99,
      \^p\(5) => tmp41_reg_5842_reg_n_100,
      \^p\(4) => tmp41_reg_5842_reg_n_101,
      \^p\(3) => tmp41_reg_5842_reg_n_102,
      \^p\(2) => tmp41_reg_5842_reg_n_103,
      \^p\(1) => tmp41_reg_5842_reg_n_104,
      \^p\(0) => tmp41_reg_5842_reg_n_105,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulaxdS_U78: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_42
     port map (
      P(18) => gaussian_mac_mulaxdS_U78_n_0,
      P(17) => gaussian_mac_mulaxdS_U78_n_1,
      P(16) => gaussian_mac_mulaxdS_U78_n_2,
      P(15) => gaussian_mac_mulaxdS_U78_n_3,
      P(14) => gaussian_mac_mulaxdS_U78_n_4,
      P(13) => gaussian_mac_mulaxdS_U78_n_5,
      P(12) => gaussian_mac_mulaxdS_U78_n_6,
      P(11) => gaussian_mac_mulaxdS_U78_n_7,
      P(10) => gaussian_mac_mulaxdS_U78_n_8,
      P(9) => gaussian_mac_mulaxdS_U78_n_9,
      P(8) => gaussian_mac_mulaxdS_U78_n_10,
      P(7) => gaussian_mac_mulaxdS_U78_n_11,
      P(6) => gaussian_mac_mulaxdS_U78_n_12,
      P(5) => gaussian_mac_mulaxdS_U78_n_13,
      P(4) => gaussian_mac_mulaxdS_U78_n_14,
      P(3) => gaussian_mac_mulaxdS_U78_n_15,
      P(2) => gaussian_mac_mulaxdS_U78_n_16,
      P(1) => gaussian_mac_mulaxdS_U78_n_17,
      P(0) => gaussian_mac_mulaxdS_U78_n_18,
      Q(7 downto 0) => src_kernel_win_1_va_12_fu_394(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      \^p\(17) => tmp60_reg_5867_reg_n_88,
      \^p\(16) => tmp60_reg_5867_reg_n_89,
      \^p\(15) => tmp60_reg_5867_reg_n_90,
      \^p\(14) => tmp60_reg_5867_reg_n_91,
      \^p\(13) => tmp60_reg_5867_reg_n_92,
      \^p\(12) => tmp60_reg_5867_reg_n_93,
      \^p\(11) => tmp60_reg_5867_reg_n_94,
      \^p\(10) => tmp60_reg_5867_reg_n_95,
      \^p\(9) => tmp60_reg_5867_reg_n_96,
      \^p\(8) => tmp60_reg_5867_reg_n_97,
      \^p\(7) => tmp60_reg_5867_reg_n_98,
      \^p\(6) => tmp60_reg_5867_reg_n_99,
      \^p\(5) => tmp60_reg_5867_reg_n_100,
      \^p\(4) => tmp60_reg_5867_reg_n_101,
      \^p\(3) => tmp60_reg_5867_reg_n_102,
      \^p\(2) => tmp60_reg_5867_reg_n_103,
      \^p\(1) => tmp60_reg_5867_reg_n_104,
      \^p\(0) => tmp60_reg_5867_reg_n_105,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulaxdS_U84: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulaxdS_43
     port map (
      P(18) => gaussian_mac_mulaxdS_U84_n_0,
      P(17) => gaussian_mac_mulaxdS_U84_n_1,
      P(16) => gaussian_mac_mulaxdS_U84_n_2,
      P(15) => gaussian_mac_mulaxdS_U84_n_3,
      P(14) => gaussian_mac_mulaxdS_U84_n_4,
      P(13) => gaussian_mac_mulaxdS_U84_n_5,
      P(12) => gaussian_mac_mulaxdS_U84_n_6,
      P(11) => gaussian_mac_mulaxdS_U84_n_7,
      P(10) => gaussian_mac_mulaxdS_U84_n_8,
      P(9) => gaussian_mac_mulaxdS_U84_n_9,
      P(8) => gaussian_mac_mulaxdS_U84_n_10,
      P(7) => gaussian_mac_mulaxdS_U84_n_11,
      P(6) => gaussian_mac_mulaxdS_U84_n_12,
      P(5) => gaussian_mac_mulaxdS_U84_n_13,
      P(4) => gaussian_mac_mulaxdS_U84_n_14,
      P(3) => gaussian_mac_mulaxdS_U84_n_15,
      P(2) => gaussian_mac_mulaxdS_U84_n_16,
      P(1) => gaussian_mac_mulaxdS_U84_n_17,
      P(0) => gaussian_mac_mulaxdS_U84_n_18,
      Q(7 downto 0) => src_kernel_win_2_va_12_fu_474(7 downto 0),
      ap_block_pp0_stage0_subdone9_in => ap_block_pp0_stage0_subdone9_in,
      ap_clk => ap_clk,
      \^p\(17) => tmp79_reg_5892_reg_n_88,
      \^p\(16) => tmp79_reg_5892_reg_n_89,
      \^p\(15) => tmp79_reg_5892_reg_n_90,
      \^p\(14) => tmp79_reg_5892_reg_n_91,
      \^p\(13) => tmp79_reg_5892_reg_n_92,
      \^p\(12) => tmp79_reg_5892_reg_n_93,
      \^p\(11) => tmp79_reg_5892_reg_n_94,
      \^p\(10) => tmp79_reg_5892_reg_n_95,
      \^p\(9) => tmp79_reg_5892_reg_n_96,
      \^p\(8) => tmp79_reg_5892_reg_n_97,
      \^p\(7) => tmp79_reg_5892_reg_n_98,
      \^p\(6) => tmp79_reg_5892_reg_n_99,
      \^p\(5) => tmp79_reg_5892_reg_n_100,
      \^p\(4) => tmp79_reg_5892_reg_n_101,
      \^p\(3) => tmp79_reg_5892_reg_n_102,
      \^p\(2) => tmp79_reg_5892_reg_n_103,
      \^p\(1) => tmp79_reg_5892_reg_n_104,
      \^p\(0) => tmp79_reg_5892_reg_n_105,
      src_kernel_win_0_va_37_reg_57470 => src_kernel_win_0_va_37_reg_57470
    );
gaussian_mac_mulayd2_U73: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2
     port map (
      P(19) => p_Val2_75_0_1_2_reg_5837_reg_n_86,
      P(18) => p_Val2_75_0_1_2_reg_5837_reg_n_87,
      P(17) => p_Val2_75_0_1_2_reg_5837_reg_n_88,
      P(16) => p_Val2_75_0_1_2_reg_5837_reg_n_89,
      P(15) => p_Val2_75_0_1_2_reg_5837_reg_n_90,
      P(14) => p_Val2_75_0_1_2_reg_5837_reg_n_91,
      P(13) => p_Val2_75_0_1_2_reg_5837_reg_n_92,
      P(12) => p_Val2_75_0_1_2_reg_5837_reg_n_93,
      P(11) => p_Val2_75_0_1_2_reg_5837_reg_n_94,
      P(10) => p_Val2_75_0_1_2_reg_5837_reg_n_95,
      P(9) => p_Val2_75_0_1_2_reg_5837_reg_n_96,
      P(8) => p_Val2_75_0_1_2_reg_5837_reg_n_97,
      P(7) => p_Val2_75_0_1_2_reg_5837_reg_n_98,
      P(6) => p_Val2_75_0_1_2_reg_5837_reg_n_99,
      P(5) => p_Val2_75_0_1_2_reg_5837_reg_n_100,
      P(4) => p_Val2_75_0_1_2_reg_5837_reg_n_101,
      P(3) => p_Val2_75_0_1_2_reg_5837_reg_n_102,
      P(2) => p_Val2_75_0_1_2_reg_5837_reg_n_103,
      P(1) => p_Val2_75_0_1_2_reg_5837_reg_n_104,
      P(0) => p_Val2_75_0_1_2_reg_5837_reg_n_105,
      Q(7 downto 0) => src_kernel_win_0_va_9_fu_302(7 downto 0),
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_1_in(20) => gaussian_mac_mulayd2_U73_n_0,
      p_1_in(19) => gaussian_mac_mulayd2_U73_n_1,
      p_1_in(18) => gaussian_mac_mulayd2_U73_n_2,
      p_1_in(17) => gaussian_mac_mulayd2_U73_n_3,
      p_1_in(16) => gaussian_mac_mulayd2_U73_n_4,
      p_1_in(15) => gaussian_mac_mulayd2_U73_n_5,
      p_1_in(14) => gaussian_mac_mulayd2_U73_n_6,
      p_1_in(13) => gaussian_mac_mulayd2_U73_n_7,
      p_1_in(12) => gaussian_mac_mulayd2_U73_n_8,
      p_1_in(11) => gaussian_mac_mulayd2_U73_n_9,
      p_1_in(10) => gaussian_mac_mulayd2_U73_n_10,
      p_1_in(9) => gaussian_mac_mulayd2_U73_n_11,
      p_1_in(8) => gaussian_mac_mulayd2_U73_n_12,
      p_1_in(7) => gaussian_mac_mulayd2_U73_n_13,
      p_1_in(6) => gaussian_mac_mulayd2_U73_n_14,
      p_1_in(5) => gaussian_mac_mulayd2_U73_n_15,
      p_1_in(4) => gaussian_mac_mulayd2_U73_n_16,
      p_1_in(3) => gaussian_mac_mulayd2_U73_n_17,
      p_1_in(2) => gaussian_mac_mulayd2_U73_n_18,
      p_1_in(1) => gaussian_mac_mulayd2_U73_n_19,
      p_1_in(0) => gaussian_mac_mulayd2_U73_n_20,
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
gaussian_mac_mulayd2_U79: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_44
     port map (
      P(19) => p_Val2_75_1_1_2_reg_5862_reg_n_86,
      P(18) => p_Val2_75_1_1_2_reg_5862_reg_n_87,
      P(17) => p_Val2_75_1_1_2_reg_5862_reg_n_88,
      P(16) => p_Val2_75_1_1_2_reg_5862_reg_n_89,
      P(15) => p_Val2_75_1_1_2_reg_5862_reg_n_90,
      P(14) => p_Val2_75_1_1_2_reg_5862_reg_n_91,
      P(13) => p_Val2_75_1_1_2_reg_5862_reg_n_92,
      P(12) => p_Val2_75_1_1_2_reg_5862_reg_n_93,
      P(11) => p_Val2_75_1_1_2_reg_5862_reg_n_94,
      P(10) => p_Val2_75_1_1_2_reg_5862_reg_n_95,
      P(9) => p_Val2_75_1_1_2_reg_5862_reg_n_96,
      P(8) => p_Val2_75_1_1_2_reg_5862_reg_n_97,
      P(7) => p_Val2_75_1_1_2_reg_5862_reg_n_98,
      P(6) => p_Val2_75_1_1_2_reg_5862_reg_n_99,
      P(5) => p_Val2_75_1_1_2_reg_5862_reg_n_100,
      P(4) => p_Val2_75_1_1_2_reg_5862_reg_n_101,
      P(3) => p_Val2_75_1_1_2_reg_5862_reg_n_102,
      P(2) => p_Val2_75_1_1_2_reg_5862_reg_n_103,
      P(1) => p_Val2_75_1_1_2_reg_5862_reg_n_104,
      P(0) => p_Val2_75_1_1_2_reg_5862_reg_n_105,
      Q(7 downto 0) => src_kernel_win_1_va_9_fu_382(7 downto 0),
      ap_clk => ap_clk,
      p_18_in => p_18_in,
      p_1_in(20) => gaussian_mac_mulayd2_U79_n_0,
      p_1_in(19) => gaussian_mac_mulayd2_U79_n_1,
      p_1_in(18) => gaussian_mac_mulayd2_U79_n_2,
      p_1_in(17) => gaussian_mac_mulayd2_U79_n_3,
      p_1_in(16) => gaussian_mac_mulayd2_U79_n_4,
      p_1_in(15) => gaussian_mac_mulayd2_U79_n_5,
      p_1_in(14) => gaussian_mac_mulayd2_U79_n_6,
      p_1_in(13) => gaussian_mac_mulayd2_U79_n_7,
      p_1_in(12) => gaussian_mac_mulayd2_U79_n_8,
      p_1_in(11) => gaussian_mac_mulayd2_U79_n_9,
      p_1_in(10) => gaussian_mac_mulayd2_U79_n_10,
      p_1_in(9) => gaussian_mac_mulayd2_U79_n_11,
      p_1_in(8) => gaussian_mac_mulayd2_U79_n_12,
      p_1_in(7) => gaussian_mac_mulayd2_U79_n_13,
      p_1_in(6) => gaussian_mac_mulayd2_U79_n_14,
      p_1_in(5) => gaussian_mac_mulayd2_U79_n_15,
      p_1_in(4) => gaussian_mac_mulayd2_U79_n_16,
      p_1_in(3) => gaussian_mac_mulayd2_U79_n_17,
      p_1_in(2) => gaussian_mac_mulayd2_U79_n_18,
      p_1_in(1) => gaussian_mac_mulayd2_U79_n_19,
      p_1_in(0) => gaussian_mac_mulayd2_U79_n_20,
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
gaussian_mac_mulayd2_U85: entity work.cv_ov5640_gaussian_0_0_gaussian_mac_mulayd2_45
     port map (
      P(19) => p_Val2_75_2_1_2_reg_5887_reg_n_86,
      P(18) => p_Val2_75_2_1_2_reg_5887_reg_n_87,
      P(17) => p_Val2_75_2_1_2_reg_5887_reg_n_88,
      P(16) => p_Val2_75_2_1_2_reg_5887_reg_n_89,
      P(15) => p_Val2_75_2_1_2_reg_5887_reg_n_90,
      P(14) => p_Val2_75_2_1_2_reg_5887_reg_n_91,
      P(13) => p_Val2_75_2_1_2_reg_5887_reg_n_92,
      P(12) => p_Val2_75_2_1_2_reg_5887_reg_n_93,
      P(11) => p_Val2_75_2_1_2_reg_5887_reg_n_94,
      P(10) => p_Val2_75_2_1_2_reg_5887_reg_n_95,
      P(9) => p_Val2_75_2_1_2_reg_5887_reg_n_96,
      P(8) => p_Val2_75_2_1_2_reg_5887_reg_n_97,
      P(7) => p_Val2_75_2_1_2_reg_5887_reg_n_98,
      P(6) => p_Val2_75_2_1_2_reg_5887_reg_n_99,
      P(5) => p_Val2_75_2_1_2_reg_5887_reg_n_100,
      P(4) => p_Val2_75_2_1_2_reg_5887_reg_n_101,
      P(3) => p_Val2_75_2_1_2_reg_5887_reg_n_102,
      P(2) => p_Val2_75_2_1_2_reg_5887_reg_n_103,
      P(1) => p_Val2_75_2_1_2_reg_5887_reg_n_104,
      P(0) => p_Val2_75_2_1_2_reg_5887_reg_n_105,
      Q(7 downto 0) => src_kernel_win_2_va_9_fu_462(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      exitcond389_i_reg_5464_pp0_iter3_reg => exitcond389_i_reg_5464_pp0_iter3_reg,
      \^p\ => k_buf_2_val_9_U_n_35,
      p_18_in => p_18_in,
      p_1_in(20) => gaussian_mac_mulayd2_U85_n_0,
      p_1_in(19) => gaussian_mac_mulayd2_U85_n_1,
      p_1_in(18) => gaussian_mac_mulayd2_U85_n_2,
      p_1_in(17) => gaussian_mac_mulayd2_U85_n_3,
      p_1_in(16) => gaussian_mac_mulayd2_U85_n_4,
      p_1_in(15) => gaussian_mac_mulayd2_U85_n_5,
      p_1_in(14) => gaussian_mac_mulayd2_U85_n_6,
      p_1_in(13) => gaussian_mac_mulayd2_U85_n_7,
      p_1_in(12) => gaussian_mac_mulayd2_U85_n_8,
      p_1_in(11) => gaussian_mac_mulayd2_U85_n_9,
      p_1_in(10) => gaussian_mac_mulayd2_U85_n_10,
      p_1_in(9) => gaussian_mac_mulayd2_U85_n_11,
      p_1_in(8) => gaussian_mac_mulayd2_U85_n_12,
      p_1_in(7) => gaussian_mac_mulayd2_U85_n_13,
      p_1_in(6) => gaussian_mac_mulayd2_U85_n_14,
      p_1_in(5) => gaussian_mac_mulayd2_U85_n_15,
      p_1_in(4) => gaussian_mac_mulayd2_U85_n_16,
      p_1_in(3) => gaussian_mac_mulayd2_U85_n_17,
      p_1_in(2) => gaussian_mac_mulayd2_U85_n_18,
      p_1_in(1) => gaussian_mac_mulayd2_U85_n_19,
      p_1_in(0) => gaussian_mac_mulayd2_U85_n_20,
      src_kernel_win_0_va_10_fu_3060 => src_kernel_win_0_va_10_fu_3060
    );
gaussian_mux_53_8qcK_U26: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK
     port map (
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(1 downto 0) => tmp_60_reg_5429(1 downto 0),
      mux_2_0(7 downto 0) => mux_2_0(7 downto 0),
      \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U65_n_26,
      \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U65_n_18,
      \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U65_n_42,
      \src_kernel_win_0_va_20_reg_5615_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U65_n_34,
      \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U65_n_27,
      \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U65_n_19,
      \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U65_n_43,
      \src_kernel_win_0_va_20_reg_5615_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U65_n_35,
      \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U65_n_28,
      \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U65_n_20,
      \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U65_n_44,
      \src_kernel_win_0_va_20_reg_5615_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U65_n_36,
      \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U65_n_29,
      \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U65_n_21,
      \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U65_n_45,
      \src_kernel_win_0_va_20_reg_5615_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U65_n_37,
      \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U65_n_30,
      \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U65_n_22,
      \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U65_n_46,
      \src_kernel_win_0_va_20_reg_5615_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U65_n_38,
      \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U65_n_31,
      \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U65_n_23,
      \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U65_n_47,
      \src_kernel_win_0_va_20_reg_5615_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U65_n_39,
      \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U65_n_32,
      \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U65_n_24,
      \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U65_n_48,
      \src_kernel_win_0_va_20_reg_5615_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U65_n_40,
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_0\(7 downto 0) => \^dobdo\(7 downto 0),
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U65_n_33,
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_3\ => gaussian_mac_mulawdI_U65_n_25,
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_1\(7 downto 0),
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_5\(7 downto 0) => \^ram_reg_0\(7 downto 0),
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U65_n_49,
      \src_kernel_win_0_va_20_reg_5615_reg[7]_i_2_7\ => gaussian_mac_mulawdI_U65_n_41
    );
gaussian_mux_53_8qcK_U27: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_46
     port map (
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(1 downto 0) => tmp_61_reg_5436(1 downto 0),
      \mux_2_0__2\(7 downto 0) => \mux_2_0__2\(7 downto 0),
      \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U65_n_26,
      \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U65_n_18,
      \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U65_n_42,
      \src_kernel_win_0_va_21_reg_5621_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U65_n_34,
      \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U65_n_27,
      \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U65_n_19,
      \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U65_n_43,
      \src_kernel_win_0_va_21_reg_5621_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U65_n_35,
      \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U65_n_28,
      \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U65_n_20,
      \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U65_n_44,
      \src_kernel_win_0_va_21_reg_5621_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U65_n_36,
      \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U65_n_29,
      \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U65_n_21,
      \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U65_n_45,
      \src_kernel_win_0_va_21_reg_5621_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U65_n_37,
      \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U65_n_30,
      \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U65_n_22,
      \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U65_n_46,
      \src_kernel_win_0_va_21_reg_5621_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U65_n_38,
      \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U65_n_31,
      \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U65_n_23,
      \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U65_n_47,
      \src_kernel_win_0_va_21_reg_5621_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U65_n_39,
      \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U65_n_32,
      \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U65_n_24,
      \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U65_n_48,
      \src_kernel_win_0_va_21_reg_5621_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U65_n_40,
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_0\(7 downto 0) => \^dobdo\(7 downto 0),
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_2\ => gaussian_mac_mulawdI_U65_n_33,
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_3\ => gaussian_mac_mulawdI_U65_n_25,
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_4\(7 downto 0) => \^ram_reg_1\(7 downto 0),
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_5\(7 downto 0) => \^ram_reg_0\(7 downto 0),
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_6\ => gaussian_mac_mulawdI_U65_n_49,
      \src_kernel_win_0_va_21_reg_5621_reg[7]_i_3_7\ => gaussian_mac_mulawdI_U65_n_41
    );
gaussian_mux_53_8qcK_U28: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_47
     port map (
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(1 downto 0) => tmp_62_reg_5443(1 downto 0),
      \mux_2_0__1\(7 downto 0) => \mux_2_0__1\(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U65_n_26,
      \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U65_n_18,
      \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U65_n_42,
      \src_kernel_win_0_va_22_reg_5627_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U65_n_34,
      \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U65_n_27,
      \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U65_n_19,
      \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U65_n_43,
      \src_kernel_win_0_va_22_reg_5627_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U65_n_35,
      \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U65_n_28,
      \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U65_n_20,
      \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U65_n_44,
      \src_kernel_win_0_va_22_reg_5627_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U65_n_36,
      \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U65_n_29,
      \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U65_n_21,
      \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U65_n_45,
      \src_kernel_win_0_va_22_reg_5627_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U65_n_37,
      \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U65_n_30,
      \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U65_n_22,
      \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U65_n_46,
      \src_kernel_win_0_va_22_reg_5627_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U65_n_38,
      \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U65_n_31,
      \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U65_n_23,
      \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U65_n_47,
      \src_kernel_win_0_va_22_reg_5627_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U65_n_39,
      \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U65_n_32,
      \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U65_n_24,
      \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U65_n_48,
      \src_kernel_win_0_va_22_reg_5627_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U65_n_40,
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_0\(7 downto 0) => \^dobdo\(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U65_n_33,
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_3\ => gaussian_mac_mulawdI_U65_n_25,
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_1\(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_5\(7 downto 0) => \^ram_reg_0\(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U65_n_49,
      \src_kernel_win_0_va_22_reg_5627_reg[7]_i_2_7\ => gaussian_mac_mulawdI_U65_n_41
    );
gaussian_mux_53_8qcK_U29: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_48
     port map (
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(1 downto 0) => tmp_63_reg_5450(1 downto 0),
      m_i_10_0 => gaussian_mac_mulawdI_U65_n_32,
      m_i_10_1 => gaussian_mac_mulawdI_U65_n_24,
      m_i_10_2 => gaussian_mac_mulawdI_U65_n_48,
      m_i_10_3 => gaussian_mac_mulawdI_U65_n_40,
      m_i_11_0 => gaussian_mac_mulawdI_U65_n_31,
      m_i_11_1 => gaussian_mac_mulawdI_U65_n_23,
      m_i_11_2 => gaussian_mac_mulawdI_U65_n_47,
      m_i_11_3 => gaussian_mac_mulawdI_U65_n_39,
      m_i_12_0 => gaussian_mac_mulawdI_U65_n_30,
      m_i_12_1 => gaussian_mac_mulawdI_U65_n_22,
      m_i_12_2 => gaussian_mac_mulawdI_U65_n_46,
      m_i_12_3 => gaussian_mac_mulawdI_U65_n_38,
      m_i_13_0 => gaussian_mac_mulawdI_U65_n_29,
      m_i_13_1 => gaussian_mac_mulawdI_U65_n_21,
      m_i_13_2 => gaussian_mac_mulawdI_U65_n_45,
      m_i_13_3 => gaussian_mac_mulawdI_U65_n_37,
      m_i_14_0 => gaussian_mac_mulawdI_U65_n_28,
      m_i_14_1 => gaussian_mac_mulawdI_U65_n_20,
      m_i_14_2 => gaussian_mac_mulawdI_U65_n_44,
      m_i_14_3 => gaussian_mac_mulawdI_U65_n_36,
      m_i_15_0 => gaussian_mac_mulawdI_U65_n_27,
      m_i_15_1 => gaussian_mac_mulawdI_U65_n_19,
      m_i_15_2 => gaussian_mac_mulawdI_U65_n_43,
      m_i_15_3 => gaussian_mac_mulawdI_U65_n_35,
      m_i_16_0 => gaussian_mac_mulawdI_U65_n_26,
      m_i_16_1 => gaussian_mac_mulawdI_U65_n_18,
      m_i_16_2 => gaussian_mac_mulawdI_U65_n_42,
      m_i_16_3 => gaussian_mac_mulawdI_U65_n_34,
      m_i_9_0(7 downto 0) => \^dobdo\(7 downto 0),
      m_i_9_1 => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      m_i_9_2 => gaussian_mac_mulawdI_U65_n_33,
      m_i_9_3 => gaussian_mac_mulawdI_U65_n_25,
      m_i_9_4(7 downto 0) => \^ram_reg_1\(7 downto 0),
      m_i_9_5(7 downto 0) => \^ram_reg_0\(7 downto 0),
      m_i_9_6 => gaussian_mac_mulawdI_U65_n_49,
      m_i_9_7 => gaussian_mac_mulawdI_U65_n_41,
      \mux_2_0__0\(7 downto 0) => \mux_2_0__0\(7 downto 0)
    );
gaussian_mux_53_8qcK_U30: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_49
     port map (
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(0) => tmp_64_reg_5457(0),
      m => gaussian_mac_mulawdI_U65_n_26,
      m_0(7 downto 0) => \^dobdo\(7 downto 0),
      m_1 => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      m_10 => gaussian_mac_mulawdI_U65_n_22,
      m_11 => gaussian_mac_mulawdI_U65_n_31,
      m_12 => gaussian_mac_mulawdI_U65_n_23,
      m_13 => gaussian_mac_mulawdI_U65_n_32,
      m_14 => gaussian_mac_mulawdI_U65_n_24,
      m_15 => gaussian_mac_mulawdI_U65_n_33,
      m_16 => gaussian_mac_mulawdI_U65_n_25,
      m_17(7 downto 0) => \^ram_reg_1\(7 downto 0),
      m_18 => gaussian_mac_mulawdI_U65_n_42,
      m_19(7 downto 0) => \^ram_reg_0\(7 downto 0),
      m_2 => gaussian_mac_mulawdI_U65_n_18,
      m_20 => gaussian_mac_mulawdI_U65_n_34,
      m_21 => gaussian_mac_mulawdI_U65_n_43,
      m_22 => gaussian_mac_mulawdI_U65_n_35,
      m_23 => gaussian_mac_mulawdI_U65_n_44,
      m_24 => gaussian_mac_mulawdI_U65_n_36,
      m_25 => gaussian_mac_mulawdI_U65_n_45,
      m_26 => gaussian_mac_mulawdI_U65_n_37,
      m_27 => gaussian_mac_mulawdI_U65_n_46,
      m_28 => gaussian_mac_mulawdI_U65_n_38,
      m_29 => gaussian_mac_mulawdI_U65_n_47,
      m_3 => gaussian_mac_mulawdI_U65_n_27,
      m_30 => gaussian_mac_mulawdI_U65_n_39,
      m_31 => gaussian_mac_mulawdI_U65_n_48,
      m_32 => gaussian_mac_mulawdI_U65_n_40,
      m_33 => gaussian_mac_mulawdI_U65_n_49,
      m_34 => gaussian_mac_mulawdI_U65_n_41,
      m_4 => gaussian_mac_mulawdI_U65_n_19,
      m_5 => gaussian_mac_mulawdI_U65_n_28,
      m_6 => gaussian_mac_mulawdI_U65_n_20,
      m_7 => gaussian_mac_mulawdI_U65_n_29,
      m_8 => gaussian_mac_mulawdI_U65_n_21,
      m_9 => gaussian_mac_mulawdI_U65_n_30,
      mux_1_0(7 downto 0) => mux_1_0(7 downto 0),
      mux_1_1(7 downto 0) => mux_1_1(7 downto 0)
    );
gaussian_mux_53_8qcK_U36: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_50
     port map (
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(1 downto 0) => tmp_60_reg_5429(1 downto 0),
      \mux_2_0__3\(7 downto 0) => \mux_2_0__3\(7 downto 0),
      \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U68_n_26,
      \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U68_n_18,
      \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U68_n_42,
      \src_kernel_win_1_va_20_reg_5659_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U68_n_34,
      \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U68_n_27,
      \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U68_n_19,
      \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U68_n_43,
      \src_kernel_win_1_va_20_reg_5659_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U68_n_35,
      \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U68_n_28,
      \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U68_n_20,
      \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U68_n_44,
      \src_kernel_win_1_va_20_reg_5659_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U68_n_36,
      \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U68_n_29,
      \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U68_n_21,
      \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U68_n_45,
      \src_kernel_win_1_va_20_reg_5659_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U68_n_37,
      \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U68_n_30,
      \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U68_n_22,
      \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U68_n_46,
      \src_kernel_win_1_va_20_reg_5659_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U68_n_38,
      \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U68_n_31,
      \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U68_n_23,
      \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U68_n_47,
      \src_kernel_win_1_va_20_reg_5659_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U68_n_39,
      \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U68_n_32,
      \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U68_n_24,
      \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U68_n_48,
      \src_kernel_win_1_va_20_reg_5659_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U68_n_40,
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_2\(7 downto 0),
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U68_n_33,
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_3\ => gaussian_mac_mulawdI_U68_n_25,
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_5\(7 downto 0),
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_5\(7 downto 0) => \^ram_reg_4\(7 downto 0),
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U68_n_49,
      \src_kernel_win_1_va_20_reg_5659_reg[7]_i_2_7\ => gaussian_mac_mulawdI_U68_n_41
    );
gaussian_mux_53_8qcK_U37: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_51
     port map (
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(1 downto 0) => tmp_61_reg_5436(1 downto 0),
      \mux_2_0__6\(7 downto 0) => \mux_2_0__6\(7 downto 0),
      \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U68_n_26,
      \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U68_n_18,
      \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U68_n_42,
      \src_kernel_win_1_va_21_reg_5665_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U68_n_34,
      \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U68_n_27,
      \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U68_n_19,
      \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U68_n_43,
      \src_kernel_win_1_va_21_reg_5665_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U68_n_35,
      \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U68_n_28,
      \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U68_n_20,
      \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U68_n_44,
      \src_kernel_win_1_va_21_reg_5665_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U68_n_36,
      \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U68_n_29,
      \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U68_n_21,
      \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U68_n_45,
      \src_kernel_win_1_va_21_reg_5665_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U68_n_37,
      \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U68_n_30,
      \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U68_n_22,
      \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U68_n_46,
      \src_kernel_win_1_va_21_reg_5665_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U68_n_38,
      \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U68_n_31,
      \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U68_n_23,
      \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U68_n_47,
      \src_kernel_win_1_va_21_reg_5665_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U68_n_39,
      \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U68_n_32,
      \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U68_n_24,
      \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U68_n_48,
      \src_kernel_win_1_va_21_reg_5665_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U68_n_40,
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_2\(7 downto 0),
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U68_n_33,
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_3\ => gaussian_mac_mulawdI_U68_n_25,
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_5\(7 downto 0),
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_5\(7 downto 0) => \^ram_reg_4\(7 downto 0),
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U68_n_49,
      \src_kernel_win_1_va_21_reg_5665_reg[7]_i_2_7\ => gaussian_mac_mulawdI_U68_n_41
    );
gaussian_mux_53_8qcK_U38: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_52
     port map (
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(1 downto 0) => tmp_62_reg_5443(1 downto 0),
      \mux_2_0__5\(7 downto 0) => \mux_2_0__5\(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U68_n_26,
      \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U68_n_18,
      \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U68_n_42,
      \src_kernel_win_1_va_22_reg_5671_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U68_n_34,
      \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U68_n_27,
      \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U68_n_19,
      \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U68_n_43,
      \src_kernel_win_1_va_22_reg_5671_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U68_n_35,
      \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U68_n_28,
      \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U68_n_20,
      \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U68_n_44,
      \src_kernel_win_1_va_22_reg_5671_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U68_n_36,
      \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U68_n_29,
      \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U68_n_21,
      \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U68_n_45,
      \src_kernel_win_1_va_22_reg_5671_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U68_n_37,
      \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U68_n_30,
      \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U68_n_22,
      \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U68_n_46,
      \src_kernel_win_1_va_22_reg_5671_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U68_n_38,
      \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U68_n_31,
      \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U68_n_23,
      \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U68_n_47,
      \src_kernel_win_1_va_22_reg_5671_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U68_n_39,
      \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U68_n_32,
      \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U68_n_24,
      \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U68_n_48,
      \src_kernel_win_1_va_22_reg_5671_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U68_n_40,
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_2\(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_1\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U68_n_33,
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_3\ => gaussian_mac_mulawdI_U68_n_25,
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_5\(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_5\(7 downto 0) => \^ram_reg_4\(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U68_n_49,
      \src_kernel_win_1_va_22_reg_5671_reg[7]_i_2_7\ => gaussian_mac_mulawdI_U68_n_41
    );
gaussian_mux_53_8qcK_U39: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_53
     port map (
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(1 downto 0) => tmp_63_reg_5450(1 downto 0),
      m_i_10_0 => gaussian_mac_mulawdI_U68_n_32,
      m_i_10_1 => gaussian_mac_mulawdI_U68_n_24,
      m_i_10_2 => gaussian_mac_mulawdI_U68_n_48,
      m_i_10_3 => gaussian_mac_mulawdI_U68_n_40,
      m_i_11_0 => gaussian_mac_mulawdI_U68_n_31,
      m_i_11_1 => gaussian_mac_mulawdI_U68_n_23,
      m_i_11_2 => gaussian_mac_mulawdI_U68_n_47,
      m_i_11_3 => gaussian_mac_mulawdI_U68_n_39,
      m_i_12_0 => gaussian_mac_mulawdI_U68_n_30,
      m_i_12_1 => gaussian_mac_mulawdI_U68_n_22,
      m_i_12_2 => gaussian_mac_mulawdI_U68_n_46,
      m_i_12_3 => gaussian_mac_mulawdI_U68_n_38,
      m_i_13_0 => gaussian_mac_mulawdI_U68_n_29,
      m_i_13_1 => gaussian_mac_mulawdI_U68_n_21,
      m_i_13_2 => gaussian_mac_mulawdI_U68_n_45,
      m_i_13_3 => gaussian_mac_mulawdI_U68_n_37,
      m_i_14_0 => gaussian_mac_mulawdI_U68_n_28,
      m_i_14_1 => gaussian_mac_mulawdI_U68_n_20,
      m_i_14_2 => gaussian_mac_mulawdI_U68_n_44,
      m_i_14_3 => gaussian_mac_mulawdI_U68_n_36,
      m_i_15_0 => gaussian_mac_mulawdI_U68_n_27,
      m_i_15_1 => gaussian_mac_mulawdI_U68_n_19,
      m_i_15_2 => gaussian_mac_mulawdI_U68_n_43,
      m_i_15_3 => gaussian_mac_mulawdI_U68_n_35,
      m_i_16_0 => gaussian_mac_mulawdI_U68_n_26,
      m_i_16_1 => gaussian_mac_mulawdI_U68_n_18,
      m_i_16_2 => gaussian_mac_mulawdI_U68_n_42,
      m_i_16_3 => gaussian_mac_mulawdI_U68_n_34,
      m_i_9_0(7 downto 0) => \^ram_reg_2\(7 downto 0),
      m_i_9_1 => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      m_i_9_2 => gaussian_mac_mulawdI_U68_n_33,
      m_i_9_3 => gaussian_mac_mulawdI_U68_n_25,
      m_i_9_4(7 downto 0) => \^ram_reg_5\(7 downto 0),
      m_i_9_5(7 downto 0) => \^ram_reg_4\(7 downto 0),
      m_i_9_6 => gaussian_mac_mulawdI_U68_n_49,
      m_i_9_7 => gaussian_mac_mulawdI_U68_n_41,
      \mux_2_0__4\(7 downto 0) => \mux_2_0__4\(7 downto 0)
    );
gaussian_mux_53_8qcK_U40: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_54
     port map (
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(0) => tmp_64_reg_5457(0),
      m => gaussian_mac_mulawdI_U68_n_26,
      m_0(7 downto 0) => \^ram_reg_2\(7 downto 0),
      m_1 => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      m_10 => gaussian_mac_mulawdI_U68_n_22,
      m_11 => gaussian_mac_mulawdI_U68_n_31,
      m_12 => gaussian_mac_mulawdI_U68_n_23,
      m_13 => gaussian_mac_mulawdI_U68_n_32,
      m_14 => gaussian_mac_mulawdI_U68_n_24,
      m_15 => gaussian_mac_mulawdI_U68_n_33,
      m_16 => gaussian_mac_mulawdI_U68_n_25,
      m_17(7 downto 0) => \^ram_reg_5\(7 downto 0),
      m_18 => gaussian_mac_mulawdI_U68_n_42,
      m_19(7 downto 0) => \^ram_reg_4\(7 downto 0),
      m_2 => gaussian_mac_mulawdI_U68_n_18,
      m_20 => gaussian_mac_mulawdI_U68_n_34,
      m_21 => gaussian_mac_mulawdI_U68_n_43,
      m_22 => gaussian_mac_mulawdI_U68_n_35,
      m_23 => gaussian_mac_mulawdI_U68_n_44,
      m_24 => gaussian_mac_mulawdI_U68_n_36,
      m_25 => gaussian_mac_mulawdI_U68_n_45,
      m_26 => gaussian_mac_mulawdI_U68_n_37,
      m_27 => gaussian_mac_mulawdI_U68_n_46,
      m_28 => gaussian_mac_mulawdI_U68_n_38,
      m_29 => gaussian_mac_mulawdI_U68_n_47,
      m_3 => gaussian_mac_mulawdI_U68_n_27,
      m_30 => gaussian_mac_mulawdI_U68_n_39,
      m_31 => gaussian_mac_mulawdI_U68_n_48,
      m_32 => gaussian_mac_mulawdI_U68_n_40,
      m_33 => gaussian_mac_mulawdI_U68_n_49,
      m_34 => gaussian_mac_mulawdI_U68_n_41,
      m_4 => gaussian_mac_mulawdI_U68_n_19,
      m_5 => gaussian_mac_mulawdI_U68_n_28,
      m_6 => gaussian_mac_mulawdI_U68_n_20,
      m_7 => gaussian_mac_mulawdI_U68_n_29,
      m_8 => gaussian_mac_mulawdI_U68_n_21,
      m_9 => gaussian_mac_mulawdI_U68_n_30,
      \mux_1_0__0\(7 downto 0) => \mux_1_0__0\(7 downto 0),
      \mux_1_1__0\(7 downto 0) => \mux_1_1__0\(7 downto 0)
    );
gaussian_mux_53_8qcK_U46: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_55
     port map (
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(1 downto 0) => tmp_60_reg_5429(1 downto 0),
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      \mux_2_0__7\(7 downto 0) => \mux_2_0__7\(7 downto 0),
      \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U71_n_26,
      \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U71_n_18,
      \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U71_n_42,
      \src_kernel_win_2_va_35_reg_5703_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U71_n_34,
      \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U71_n_27,
      \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U71_n_19,
      \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U71_n_43,
      \src_kernel_win_2_va_35_reg_5703_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U71_n_35,
      \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U71_n_28,
      \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U71_n_20,
      \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U71_n_44,
      \src_kernel_win_2_va_35_reg_5703_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U71_n_36,
      \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U71_n_29,
      \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U71_n_21,
      \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U71_n_45,
      \src_kernel_win_2_va_35_reg_5703_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U71_n_37,
      \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U71_n_30,
      \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U71_n_22,
      \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U71_n_46,
      \src_kernel_win_2_va_35_reg_5703_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U71_n_38,
      \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U71_n_31,
      \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U71_n_23,
      \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U71_n_47,
      \src_kernel_win_2_va_35_reg_5703_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U71_n_39,
      \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U71_n_32,
      \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U71_n_24,
      \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U71_n_48,
      \src_kernel_win_2_va_35_reg_5703_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U71_n_40,
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_6\(7 downto 0),
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_1\ => gaussian_mac_mulawdI_U71_n_33,
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U71_n_25,
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_3\(7 downto 0) => \^ram_reg_9\(7 downto 0),
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_8\(7 downto 0),
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_5\ => gaussian_mac_mulawdI_U71_n_49,
      \src_kernel_win_2_va_35_reg_5703_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U71_n_41
    );
gaussian_mux_53_8qcK_U47: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_56
     port map (
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(1 downto 0) => tmp_61_reg_5436(1 downto 0),
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      \mux_2_0__10\(7 downto 0) => \mux_2_0__10\(7 downto 0),
      \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U71_n_26,
      \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U71_n_18,
      \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U71_n_42,
      \src_kernel_win_2_va_36_reg_5709_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U71_n_34,
      \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U71_n_27,
      \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U71_n_19,
      \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U71_n_43,
      \src_kernel_win_2_va_36_reg_5709_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U71_n_35,
      \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U71_n_28,
      \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U71_n_20,
      \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U71_n_44,
      \src_kernel_win_2_va_36_reg_5709_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U71_n_36,
      \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U71_n_29,
      \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U71_n_21,
      \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U71_n_45,
      \src_kernel_win_2_va_36_reg_5709_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U71_n_37,
      \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U71_n_30,
      \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U71_n_22,
      \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U71_n_46,
      \src_kernel_win_2_va_36_reg_5709_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U71_n_38,
      \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U71_n_31,
      \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U71_n_23,
      \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U71_n_47,
      \src_kernel_win_2_va_36_reg_5709_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U71_n_39,
      \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U71_n_32,
      \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U71_n_24,
      \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U71_n_48,
      \src_kernel_win_2_va_36_reg_5709_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U71_n_40,
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_6\(7 downto 0),
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_1\ => gaussian_mac_mulawdI_U71_n_33,
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U71_n_25,
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_3\(7 downto 0) => \^ram_reg_9\(7 downto 0),
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_8\(7 downto 0),
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_5\ => gaussian_mac_mulawdI_U71_n_49,
      \src_kernel_win_2_va_36_reg_5709_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U71_n_41
    );
gaussian_mux_53_8qcK_U48: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_57
     port map (
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(1 downto 0) => tmp_62_reg_5443(1 downto 0),
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      \mux_2_0__9\(7 downto 0) => \mux_2_0__9\(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_0\ => gaussian_mac_mulawdI_U71_n_26,
      \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_1\ => gaussian_mac_mulawdI_U71_n_18,
      \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_2\ => gaussian_mac_mulawdI_U71_n_42,
      \src_kernel_win_2_va_37_reg_5715_reg[0]_i_2_3\ => gaussian_mac_mulawdI_U71_n_34,
      \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_0\ => gaussian_mac_mulawdI_U71_n_27,
      \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_1\ => gaussian_mac_mulawdI_U71_n_19,
      \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_2\ => gaussian_mac_mulawdI_U71_n_43,
      \src_kernel_win_2_va_37_reg_5715_reg[1]_i_2_3\ => gaussian_mac_mulawdI_U71_n_35,
      \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_0\ => gaussian_mac_mulawdI_U71_n_28,
      \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_1\ => gaussian_mac_mulawdI_U71_n_20,
      \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_2\ => gaussian_mac_mulawdI_U71_n_44,
      \src_kernel_win_2_va_37_reg_5715_reg[2]_i_2_3\ => gaussian_mac_mulawdI_U71_n_36,
      \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_0\ => gaussian_mac_mulawdI_U71_n_29,
      \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_1\ => gaussian_mac_mulawdI_U71_n_21,
      \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_2\ => gaussian_mac_mulawdI_U71_n_45,
      \src_kernel_win_2_va_37_reg_5715_reg[3]_i_2_3\ => gaussian_mac_mulawdI_U71_n_37,
      \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_0\ => gaussian_mac_mulawdI_U71_n_30,
      \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_1\ => gaussian_mac_mulawdI_U71_n_22,
      \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_2\ => gaussian_mac_mulawdI_U71_n_46,
      \src_kernel_win_2_va_37_reg_5715_reg[4]_i_2_3\ => gaussian_mac_mulawdI_U71_n_38,
      \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_0\ => gaussian_mac_mulawdI_U71_n_31,
      \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_1\ => gaussian_mac_mulawdI_U71_n_23,
      \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_2\ => gaussian_mac_mulawdI_U71_n_47,
      \src_kernel_win_2_va_37_reg_5715_reg[5]_i_2_3\ => gaussian_mac_mulawdI_U71_n_39,
      \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_0\ => gaussian_mac_mulawdI_U71_n_32,
      \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_1\ => gaussian_mac_mulawdI_U71_n_24,
      \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_2\ => gaussian_mac_mulawdI_U71_n_48,
      \src_kernel_win_2_va_37_reg_5715_reg[6]_i_2_3\ => gaussian_mac_mulawdI_U71_n_40,
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_0\(7 downto 0) => \^ram_reg_6\(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_1\ => gaussian_mac_mulawdI_U71_n_33,
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_2\ => gaussian_mac_mulawdI_U71_n_25,
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_3\(7 downto 0) => \^ram_reg_9\(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_4\(7 downto 0) => \^ram_reg_8\(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_5\ => gaussian_mac_mulawdI_U71_n_49,
      \src_kernel_win_2_va_37_reg_5715_reg[7]_i_2_6\ => gaussian_mac_mulawdI_U71_n_41
    );
gaussian_mux_53_8qcK_U49: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_58
     port map (
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(1 downto 0) => tmp_63_reg_5450(1 downto 0),
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      m_i_10_0 => gaussian_mac_mulawdI_U71_n_32,
      m_i_10_1 => gaussian_mac_mulawdI_U71_n_24,
      m_i_10_2 => gaussian_mac_mulawdI_U71_n_48,
      m_i_10_3 => gaussian_mac_mulawdI_U71_n_40,
      m_i_11_0 => gaussian_mac_mulawdI_U71_n_31,
      m_i_11_1 => gaussian_mac_mulawdI_U71_n_23,
      m_i_11_2 => gaussian_mac_mulawdI_U71_n_47,
      m_i_11_3 => gaussian_mac_mulawdI_U71_n_39,
      m_i_12_0 => gaussian_mac_mulawdI_U71_n_30,
      m_i_12_1 => gaussian_mac_mulawdI_U71_n_22,
      m_i_12_2 => gaussian_mac_mulawdI_U71_n_46,
      m_i_12_3 => gaussian_mac_mulawdI_U71_n_38,
      m_i_13_0 => gaussian_mac_mulawdI_U71_n_29,
      m_i_13_1 => gaussian_mac_mulawdI_U71_n_21,
      m_i_13_2 => gaussian_mac_mulawdI_U71_n_45,
      m_i_13_3 => gaussian_mac_mulawdI_U71_n_37,
      m_i_14_0 => gaussian_mac_mulawdI_U71_n_28,
      m_i_14_1 => gaussian_mac_mulawdI_U71_n_20,
      m_i_14_2 => gaussian_mac_mulawdI_U71_n_44,
      m_i_14_3 => gaussian_mac_mulawdI_U71_n_36,
      m_i_15_0 => gaussian_mac_mulawdI_U71_n_27,
      m_i_15_1 => gaussian_mac_mulawdI_U71_n_19,
      m_i_15_2 => gaussian_mac_mulawdI_U71_n_43,
      m_i_15_3 => gaussian_mac_mulawdI_U71_n_35,
      m_i_16_0 => gaussian_mac_mulawdI_U71_n_26,
      m_i_16_1 => gaussian_mac_mulawdI_U71_n_18,
      m_i_16_2 => gaussian_mac_mulawdI_U71_n_42,
      m_i_16_3 => gaussian_mac_mulawdI_U71_n_34,
      m_i_9_0(7 downto 0) => \^ram_reg_6\(7 downto 0),
      m_i_9_1 => gaussian_mac_mulawdI_U71_n_33,
      m_i_9_2 => gaussian_mac_mulawdI_U71_n_25,
      m_i_9_3(7 downto 0) => \^ram_reg_9\(7 downto 0),
      m_i_9_4(7 downto 0) => \^ram_reg_8\(7 downto 0),
      m_i_9_5 => gaussian_mac_mulawdI_U71_n_49,
      m_i_9_6 => gaussian_mac_mulawdI_U71_n_41,
      \mux_2_0__8\(7 downto 0) => \mux_2_0__8\(7 downto 0)
    );
gaussian_mux_53_8qcK_U50: entity work.cv_ov5640_gaussian_0_0_gaussian_mux_53_8qcK_59
     port map (
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(0) => tmp_64_reg_5457(0),
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      m => gaussian_mac_mulawdI_U71_n_26,
      m_0(7 downto 0) => \^ram_reg_6\(7 downto 0),
      m_1 => gaussian_mac_mulawdI_U71_n_18,
      m_10 => gaussian_mac_mulawdI_U71_n_31,
      m_11 => gaussian_mac_mulawdI_U71_n_23,
      m_12 => gaussian_mac_mulawdI_U71_n_32,
      m_13 => gaussian_mac_mulawdI_U71_n_24,
      m_14 => gaussian_mac_mulawdI_U71_n_33,
      m_15 => gaussian_mac_mulawdI_U71_n_25,
      m_16(7 downto 0) => \^ram_reg_9\(7 downto 0),
      m_17 => gaussian_mac_mulawdI_U71_n_42,
      m_18(7 downto 0) => \^ram_reg_8\(7 downto 0),
      m_19 => gaussian_mac_mulawdI_U71_n_34,
      m_2 => gaussian_mac_mulawdI_U71_n_27,
      m_20 => gaussian_mac_mulawdI_U71_n_43,
      m_21 => gaussian_mac_mulawdI_U71_n_35,
      m_22 => gaussian_mac_mulawdI_U71_n_44,
      m_23 => gaussian_mac_mulawdI_U71_n_36,
      m_24 => gaussian_mac_mulawdI_U71_n_45,
      m_25 => gaussian_mac_mulawdI_U71_n_37,
      m_26 => gaussian_mac_mulawdI_U71_n_46,
      m_27 => gaussian_mac_mulawdI_U71_n_38,
      m_28 => gaussian_mac_mulawdI_U71_n_47,
      m_29 => gaussian_mac_mulawdI_U71_n_39,
      m_3 => gaussian_mac_mulawdI_U71_n_19,
      m_30 => gaussian_mac_mulawdI_U71_n_48,
      m_31 => gaussian_mac_mulawdI_U71_n_40,
      m_32 => gaussian_mac_mulawdI_U71_n_49,
      m_33 => gaussian_mac_mulawdI_U71_n_41,
      m_4 => gaussian_mac_mulawdI_U71_n_28,
      m_5 => gaussian_mac_mulawdI_U71_n_20,
      m_6 => gaussian_mac_mulawdI_U71_n_29,
      m_7 => gaussian_mac_mulawdI_U71_n_21,
      m_8 => gaussian_mac_mulawdI_U71_n_30,
      m_9 => gaussian_mac_mulawdI_U71_n_22,
      \mux_1_0__1\(7 downto 0) => \mux_1_0__1\(7 downto 0),
      \mux_1_1__1\(7 downto 0) => \mux_1_1__1\(7 downto 0)
    );
grp_Filter2D_fu_138_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => exitcond390_i_fu_1091_p2,
      I2 => E(0),
      I3 => grp_Filter2D_fu_138_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i_V_reg_5353[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      O => p_assign_7_fu_1175_p2(0)
    );
\i_V_reg_5353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => p_assign_7_fu_1175_p2(0),
      Q => i_V_reg_5353(0),
      R => '0'
    );
\i_V_reg_5353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(10),
      Q => i_V_reg_5353(10),
      R => '0'
    );
\i_V_reg_5353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(11),
      Q => i_V_reg_5353(11),
      R => '0'
    );
\i_V_reg_5353_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(12),
      Q => i_V_reg_5353(12),
      R => '0'
    );
\i_V_reg_5353_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[8]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[12]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[12]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[12]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(12 downto 9),
      S(3) => \t_V_reg_1015_reg_n_0_[12]\,
      S(2) => \t_V_reg_1015_reg_n_0_[11]\,
      S(1) => \t_V_reg_1015_reg_n_0_[10]\,
      S(0) => \t_V_reg_1015_reg_n_0_[9]\
    );
\i_V_reg_5353_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(13),
      Q => i_V_reg_5353(13),
      R => '0'
    );
\i_V_reg_5353_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(14),
      Q => i_V_reg_5353(14),
      R => '0'
    );
\i_V_reg_5353_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(15),
      Q => i_V_reg_5353(15),
      R => '0'
    );
\i_V_reg_5353_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(16),
      Q => i_V_reg_5353(16),
      R => '0'
    );
\i_V_reg_5353_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[12]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[16]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[16]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[16]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(16 downto 13),
      S(3) => \t_V_reg_1015_reg_n_0_[16]\,
      S(2) => \t_V_reg_1015_reg_n_0_[15]\,
      S(1) => \t_V_reg_1015_reg_n_0_[14]\,
      S(0) => \t_V_reg_1015_reg_n_0_[13]\
    );
\i_V_reg_5353_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(17),
      Q => i_V_reg_5353(17),
      R => '0'
    );
\i_V_reg_5353_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(18),
      Q => i_V_reg_5353(18),
      R => '0'
    );
\i_V_reg_5353_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(19),
      Q => i_V_reg_5353(19),
      R => '0'
    );
\i_V_reg_5353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(1),
      Q => i_V_reg_5353(1),
      R => '0'
    );
\i_V_reg_5353_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(20),
      Q => i_V_reg_5353(20),
      R => '0'
    );
\i_V_reg_5353_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[16]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[20]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[20]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[20]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(20 downto 17),
      S(3) => \t_V_reg_1015_reg_n_0_[20]\,
      S(2) => \t_V_reg_1015_reg_n_0_[19]\,
      S(1) => \t_V_reg_1015_reg_n_0_[18]\,
      S(0) => \t_V_reg_1015_reg_n_0_[17]\
    );
\i_V_reg_5353_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(21),
      Q => i_V_reg_5353(21),
      R => '0'
    );
\i_V_reg_5353_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(22),
      Q => i_V_reg_5353(22),
      R => '0'
    );
\i_V_reg_5353_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(23),
      Q => i_V_reg_5353(23),
      R => '0'
    );
\i_V_reg_5353_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(24),
      Q => i_V_reg_5353(24),
      R => '0'
    );
\i_V_reg_5353_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[20]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[24]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[24]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[24]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(24 downto 21),
      S(3) => \t_V_reg_1015_reg_n_0_[24]\,
      S(2) => \t_V_reg_1015_reg_n_0_[23]\,
      S(1) => \t_V_reg_1015_reg_n_0_[22]\,
      S(0) => \t_V_reg_1015_reg_n_0_[21]\
    );
\i_V_reg_5353_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(25),
      Q => i_V_reg_5353(25),
      R => '0'
    );
\i_V_reg_5353_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(26),
      Q => i_V_reg_5353(26),
      R => '0'
    );
\i_V_reg_5353_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(27),
      Q => i_V_reg_5353(27),
      R => '0'
    );
\i_V_reg_5353_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(28),
      Q => i_V_reg_5353(28),
      R => '0'
    );
\i_V_reg_5353_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[24]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[28]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[28]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[28]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(28 downto 25),
      S(3) => \t_V_reg_1015_reg_n_0_[28]\,
      S(2) => \t_V_reg_1015_reg_n_0_[27]\,
      S(1) => \t_V_reg_1015_reg_n_0_[26]\,
      S(0) => \t_V_reg_1015_reg_n_0_[25]\
    );
\i_V_reg_5353_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(29),
      Q => i_V_reg_5353(29),
      R => '0'
    );
\i_V_reg_5353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(2),
      Q => i_V_reg_5353(2),
      R => '0'
    );
\i_V_reg_5353_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(30),
      Q => i_V_reg_5353(30),
      R => '0'
    );
\i_V_reg_5353_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(31),
      Q => i_V_reg_5353(31),
      R => '0'
    );
\i_V_reg_5353_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_5353_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_5353_reg[31]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_5353_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_1096_p2(31 downto 29),
      S(3) => '0',
      S(2) => \t_V_reg_1015_reg_n_0_[31]\,
      S(1) => \t_V_reg_1015_reg_n_0_[30]\,
      S(0) => \t_V_reg_1015_reg_n_0_[29]\
    );
\i_V_reg_5353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(3),
      Q => i_V_reg_5353(3),
      R => '0'
    );
\i_V_reg_5353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(4),
      Q => i_V_reg_5353(4),
      R => '0'
    );
\i_V_reg_5353_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_5353_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[4]_i_1_n_3\,
      CYINIT => \t_V_reg_1015_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(4 downto 1),
      S(3) => \t_V_reg_1015_reg_n_0_[4]\,
      S(2) => \t_V_reg_1015_reg_n_0_[3]\,
      S(1) => \t_V_reg_1015_reg_n_0_[2]\,
      S(0) => \t_V_reg_1015_reg_n_0_[1]\
    );
\i_V_reg_5353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(5),
      Q => i_V_reg_5353(5),
      R => '0'
    );
\i_V_reg_5353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(6),
      Q => i_V_reg_5353(6),
      R => '0'
    );
\i_V_reg_5353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(7),
      Q => i_V_reg_5353(7),
      R => '0'
    );
\i_V_reg_5353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(8),
      Q => i_V_reg_5353(8),
      R => '0'
    );
\i_V_reg_5353_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_5353_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_5353_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_5353_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_5353_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_5353_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_1096_p2(8 downto 5),
      S(3) => \t_V_reg_1015_reg_n_0_[8]\,
      S(2) => \t_V_reg_1015_reg_n_0_[7]\,
      S(1) => \t_V_reg_1015_reg_n_0_[6]\,
      S(0) => \t_V_reg_1015_reg_n_0_[5]\
    );
\i_V_reg_5353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_V_fu_1096_p2(9),
      Q => i_V_reg_5353(9),
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8880000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(1),
      I1 => internal_empty_n_i_4_n_0,
      I2 => exitcond390_i_fu_1091_p2,
      I3 => ap_CS_fsm_state3,
      I4 => GaussianBlur_U0_ap_start,
      I5 => internal_empty_n_reg_0,
      O => \ap_CS_fsm_reg[1]_3\
    );
internal_empty_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_Filter2D_fu_138_ap_start_reg,
      O => internal_empty_n_i_4_n_0
    );
k_buf_0_val_5_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb
     port map (
      D(7 downto 0) => col_buf_0_val_0_0_fu_1814_p3(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg(7 downto 0) => \^dobdo\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      \right_border_buf_0_s_fu_506_reg[0]\ => gaussian_mac_mulawdI_U65_n_18,
      \right_border_buf_0_s_fu_506_reg[1]\ => gaussian_mac_mulawdI_U65_n_19,
      \right_border_buf_0_s_fu_506_reg[2]\ => gaussian_mac_mulawdI_U65_n_20,
      \right_border_buf_0_s_fu_506_reg[3]\ => gaussian_mac_mulawdI_U65_n_21,
      \right_border_buf_0_s_fu_506_reg[4]\ => gaussian_mac_mulawdI_U65_n_22,
      \right_border_buf_0_s_fu_506_reg[5]\ => gaussian_mac_mulawdI_U65_n_23,
      \right_border_buf_0_s_fu_506_reg[6]\ => gaussian_mac_mulawdI_U65_n_24,
      \right_border_buf_0_s_fu_506_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \right_border_buf_0_s_fu_506_reg[7]_0\ => gaussian_mac_mulawdI_U65_n_25
    );
\k_buf_0_val_5_addr_reg_5506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(0),
      Q => k_buf_2_val_9_addr_reg_5609(0),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(10),
      Q => k_buf_2_val_9_addr_reg_5609(10),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(1),
      Q => k_buf_2_val_9_addr_reg_5609(1),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(2),
      Q => k_buf_2_val_9_addr_reg_5609(2),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(3),
      Q => k_buf_2_val_9_addr_reg_5609(3),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(4),
      Q => k_buf_2_val_9_addr_reg_5609(4),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(5),
      Q => k_buf_2_val_9_addr_reg_5609(5),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(6),
      Q => k_buf_2_val_9_addr_reg_5609(6),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(7),
      Q => k_buf_2_val_9_addr_reg_5609(7),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(8),
      Q => k_buf_2_val_9_addr_reg_5609(8),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_5506_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => x_reg_5477(9),
      Q => k_buf_2_val_9_addr_reg_5609(9),
      R => '0'
    );
k_buf_0_val_6_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_60
     port map (
      D(7 downto 0) => src_kernel_win_0_va_21_fu_2051_p3(7 downto 0),
      DOBDO(7 downto 0) => \^ram_reg\(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      col_buf_0_val_4_0_fu_1902_p3(7 downto 0) => col_buf_0_val_4_0_fu_1902_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__2\(7 downto 0) => \mux_2_0__2\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ => \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0\,
      ram_reg(7 downto 0) => col_buf_0_val_1_0_fu_1836_p3(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_10(7 downto 0),
      ram_reg_2 => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      ram_reg_3 => \tmp_10_reg_5363_reg_n_0_[0]\,
      \right_border_buf_0_3_fu_526_reg[0]\ => gaussian_mac_mulawdI_U65_n_26,
      \right_border_buf_0_3_fu_526_reg[1]\ => gaussian_mac_mulawdI_U65_n_27,
      \right_border_buf_0_3_fu_526_reg[2]\ => gaussian_mac_mulawdI_U65_n_28,
      \right_border_buf_0_3_fu_526_reg[3]\ => gaussian_mac_mulawdI_U65_n_29,
      \right_border_buf_0_3_fu_526_reg[4]\ => gaussian_mac_mulawdI_U65_n_30,
      \right_border_buf_0_3_fu_526_reg[5]\ => gaussian_mac_mulawdI_U65_n_31,
      \right_border_buf_0_3_fu_526_reg[6]\ => gaussian_mac_mulawdI_U65_n_32,
      \right_border_buf_0_3_fu_526_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \right_border_buf_0_3_fu_526_reg[7]_0\ => gaussian_mac_mulawdI_U65_n_33,
      \src_kernel_win_0_va_21_reg_5621_reg[7]\(0) => tmp_61_reg_5436(2),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      tmp_9_reg_5358 => tmp_9_reg_5358
    );
k_buf_0_val_7_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_61
     port map (
      D(7 downto 0) => col_buf_0_val_2_0_fu_1858_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_7_ce1,
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg(7 downto 0) => \^ram_reg_0\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_11(7 downto 0),
      \right_border_buf_0_6_fu_546_reg[0]\ => gaussian_mac_mulawdI_U65_n_34,
      \right_border_buf_0_6_fu_546_reg[1]\ => gaussian_mac_mulawdI_U65_n_35,
      \right_border_buf_0_6_fu_546_reg[2]\ => gaussian_mac_mulawdI_U65_n_36,
      \right_border_buf_0_6_fu_546_reg[3]\ => gaussian_mac_mulawdI_U65_n_37,
      \right_border_buf_0_6_fu_546_reg[4]\ => gaussian_mac_mulawdI_U65_n_38,
      \right_border_buf_0_6_fu_546_reg[5]\ => gaussian_mac_mulawdI_U65_n_39,
      \right_border_buf_0_6_fu_546_reg[6]\ => gaussian_mac_mulawdI_U65_n_40,
      \right_border_buf_0_6_fu_546_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \right_border_buf_0_6_fu_546_reg[7]_0\ => gaussian_mac_mulawdI_U65_n_41
    );
k_buf_0_val_8_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_62
     port map (
      D(7 downto 0) => src_kernel_win_0_va_24_fu_2117_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      col_buf_0_val_4_0_fu_1902_p3(7 downto 0) => col_buf_0_val_4_0_fu_1902_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => tmp_64_reg_5457(2 downto 1),
      mux_1_0(7 downto 0) => mux_1_0(7 downto 0),
      mux_1_1(7 downto 0) => mux_1_1(7 downto 0),
      ram_reg(7 downto 0) => \^ram_reg_1\(7 downto 0),
      ram_reg_0(7 downto 0) => col_buf_0_val_3_0_fu_1880_p3(7 downto 0),
      ram_reg_1(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_12(7 downto 0),
      \right_border_buf_0_9_fu_566_reg[0]\ => gaussian_mac_mulawdI_U65_n_42,
      \right_border_buf_0_9_fu_566_reg[1]\ => gaussian_mac_mulawdI_U65_n_43,
      \right_border_buf_0_9_fu_566_reg[2]\ => gaussian_mac_mulawdI_U65_n_44,
      \right_border_buf_0_9_fu_566_reg[3]\ => gaussian_mac_mulawdI_U65_n_45,
      \right_border_buf_0_9_fu_566_reg[4]\ => gaussian_mac_mulawdI_U65_n_46,
      \right_border_buf_0_9_fu_566_reg[5]\ => gaussian_mac_mulawdI_U65_n_47,
      \right_border_buf_0_9_fu_566_reg[6]\ => gaussian_mac_mulawdI_U65_n_48,
      \right_border_buf_0_9_fu_566_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \right_border_buf_0_9_fu_566_reg[7]_0\ => gaussian_mac_mulawdI_U65_n_49,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
k_buf_0_val_9_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_63
     port map (
      D(7 downto 0) => src_kernel_win_0_va_20_fu_2029_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      col_buf_0_val_4_0_fu_1902_p3(7 downto 0) => col_buf_0_val_4_0_fu_1902_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => tmp_63_reg_5450(2),
      m_0(7 downto 0) => col_buf_0_val_3_0_fu_1880_p3(7 downto 0),
      mux_2_0(7 downto 0) => mux_2_0(7 downto 0),
      \mux_2_0__0\(7 downto 0) => \mux_2_0__0\(7 downto 0),
      \mux_2_0__1\(7 downto 0) => \mux_2_0__1\(7 downto 0),
      ram_reg(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_13(7 downto 0),
      \right_border_buf_0_12_fu_586_reg[0]\ => gaussian_mac_mulawdI_U65_n_50,
      \right_border_buf_0_12_fu_586_reg[1]\ => gaussian_mac_mulawdI_U65_n_51,
      \right_border_buf_0_12_fu_586_reg[2]\ => gaussian_mac_mulawdI_U65_n_52,
      \right_border_buf_0_12_fu_586_reg[3]\ => gaussian_mac_mulawdI_U65_n_53,
      \right_border_buf_0_12_fu_586_reg[4]\ => gaussian_mac_mulawdI_U65_n_54,
      \right_border_buf_0_12_fu_586_reg[5]\ => gaussian_mac_mulawdI_U65_n_55,
      \right_border_buf_0_12_fu_586_reg[6]\ => gaussian_mac_mulawdI_U65_n_56,
      \right_border_buf_0_12_fu_586_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep__0_n_0\,
      \right_border_buf_0_12_fu_586_reg[7]_0\ => gaussian_mac_mulawdI_U65_n_57,
      \src_kernel_win_0_va_20_reg_5615_reg[7]\(0) => tmp_60_reg_5429(2),
      \src_kernel_win_0_va_20_reg_5615_reg[7]_0\(7 downto 0) => col_buf_0_val_0_0_fu_1814_p3(7 downto 0),
      \src_kernel_win_0_va_22_reg_5627_reg[7]\(0) => tmp_62_reg_5443(2),
      \src_kernel_win_0_va_22_reg_5627_reg[7]_0\(7 downto 0) => col_buf_0_val_2_0_fu_1858_p3(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => src_kernel_win_0_va_22_fu_2073_p3(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => src_kernel_win_0_va_23_fu_2095_p3(7 downto 0)
    );
k_buf_1_val_5_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_64
     port map (
      D(7 downto 0) => col_buf_1_val_0_0_fu_2204_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg(7 downto 0) => \^ram_reg_2\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_14(7 downto 0),
      \right_border_buf_1_s_fu_606_reg[0]\ => gaussian_mac_mulawdI_U68_n_18,
      \right_border_buf_1_s_fu_606_reg[1]\ => gaussian_mac_mulawdI_U68_n_19,
      \right_border_buf_1_s_fu_606_reg[2]\ => gaussian_mac_mulawdI_U68_n_20,
      \right_border_buf_1_s_fu_606_reg[3]\ => gaussian_mac_mulawdI_U68_n_21,
      \right_border_buf_1_s_fu_606_reg[4]\ => gaussian_mac_mulawdI_U68_n_22,
      \right_border_buf_1_s_fu_606_reg[5]\ => gaussian_mac_mulawdI_U68_n_23,
      \right_border_buf_1_s_fu_606_reg[6]\ => gaussian_mac_mulawdI_U68_n_24,
      \right_border_buf_1_s_fu_606_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \right_border_buf_1_s_fu_606_reg[7]_0\ => gaussian_mac_mulawdI_U68_n_25
    );
k_buf_1_val_6_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_65
     port map (
      D(7 downto 0) => src_kernel_win_1_va_21_fu_2435_p3(7 downto 0),
      DOBDO(7 downto 0) => \^ram_reg_3\(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      col_buf_1_val_4_0_fu_2292_p3(7 downto 0) => col_buf_1_val_4_0_fu_2292_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__6\(7 downto 0) => \mux_2_0__6\(7 downto 0),
      ram_reg(7 downto 0) => col_buf_1_val_1_0_fu_2226_p3(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_15(7 downto 0),
      \right_border_buf_1_3_fu_626_reg[0]\ => gaussian_mac_mulawdI_U68_n_26,
      \right_border_buf_1_3_fu_626_reg[1]\ => gaussian_mac_mulawdI_U68_n_27,
      \right_border_buf_1_3_fu_626_reg[2]\ => gaussian_mac_mulawdI_U68_n_28,
      \right_border_buf_1_3_fu_626_reg[3]\ => gaussian_mac_mulawdI_U68_n_29,
      \right_border_buf_1_3_fu_626_reg[4]\ => gaussian_mac_mulawdI_U68_n_30,
      \right_border_buf_1_3_fu_626_reg[5]\ => gaussian_mac_mulawdI_U68_n_31,
      \right_border_buf_1_3_fu_626_reg[6]\ => gaussian_mac_mulawdI_U68_n_32,
      \right_border_buf_1_3_fu_626_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \right_border_buf_1_3_fu_626_reg[7]_0\ => gaussian_mac_mulawdI_U68_n_33,
      \src_kernel_win_1_va_21_reg_5665_reg[7]\(0) => tmp_61_reg_5436(2),
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
k_buf_1_val_7_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_66
     port map (
      D(7 downto 0) => col_buf_1_val_2_0_fu_2248_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_7_ce1,
      ap_clk => ap_clk,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg(7 downto 0) => \^ram_reg_4\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_16(7 downto 0),
      \right_border_buf_1_6_fu_646_reg[0]\ => gaussian_mac_mulawdI_U68_n_34,
      \right_border_buf_1_6_fu_646_reg[1]\ => gaussian_mac_mulawdI_U68_n_35,
      \right_border_buf_1_6_fu_646_reg[2]\ => gaussian_mac_mulawdI_U68_n_36,
      \right_border_buf_1_6_fu_646_reg[3]\ => gaussian_mac_mulawdI_U68_n_37,
      \right_border_buf_1_6_fu_646_reg[4]\ => gaussian_mac_mulawdI_U68_n_38,
      \right_border_buf_1_6_fu_646_reg[5]\ => gaussian_mac_mulawdI_U68_n_39,
      \right_border_buf_1_6_fu_646_reg[6]\ => gaussian_mac_mulawdI_U68_n_40,
      \right_border_buf_1_6_fu_646_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \right_border_buf_1_6_fu_646_reg[7]_0\ => gaussian_mac_mulawdI_U68_n_41
    );
k_buf_1_val_8_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_67
     port map (
      D(7 downto 0) => src_kernel_win_1_va_24_fu_2501_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      col_buf_1_val_4_0_fu_2292_p3(7 downto 0) => col_buf_1_val_4_0_fu_2292_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => tmp_64_reg_5457(2 downto 1),
      \mux_1_0__0\(7 downto 0) => \mux_1_0__0\(7 downto 0),
      \mux_1_1__0\(7 downto 0) => \mux_1_1__0\(7 downto 0),
      ram_reg(7 downto 0) => \^ram_reg_5\(7 downto 0),
      ram_reg_0(7 downto 0) => col_buf_1_val_3_0_fu_2270_p3(7 downto 0),
      ram_reg_1(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_17(7 downto 0),
      \right_border_buf_1_10_fu_666_reg[0]\ => gaussian_mac_mulawdI_U68_n_42,
      \right_border_buf_1_10_fu_666_reg[1]\ => gaussian_mac_mulawdI_U68_n_43,
      \right_border_buf_1_10_fu_666_reg[2]\ => gaussian_mac_mulawdI_U68_n_44,
      \right_border_buf_1_10_fu_666_reg[3]\ => gaussian_mac_mulawdI_U68_n_45,
      \right_border_buf_1_10_fu_666_reg[4]\ => gaussian_mac_mulawdI_U68_n_46,
      \right_border_buf_1_10_fu_666_reg[5]\ => gaussian_mac_mulawdI_U68_n_47,
      \right_border_buf_1_10_fu_666_reg[6]\ => gaussian_mac_mulawdI_U68_n_48,
      \right_border_buf_1_10_fu_666_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \right_border_buf_1_10_fu_666_reg[7]_0\ => gaussian_mac_mulawdI_U68_n_49,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
k_buf_1_val_9_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_68
     port map (
      D(7 downto 0) => src_kernel_win_1_va_20_fu_2413_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      col_buf_1_val_4_0_fu_2292_p3(7 downto 0) => col_buf_1_val_4_0_fu_2292_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => tmp_63_reg_5450(2),
      m_0(7 downto 0) => col_buf_1_val_3_0_fu_2270_p3(7 downto 0),
      \mux_2_0__3\(7 downto 0) => \mux_2_0__3\(7 downto 0),
      \mux_2_0__4\(7 downto 0) => \mux_2_0__4\(7 downto 0),
      \mux_2_0__5\(7 downto 0) => \mux_2_0__5\(7 downto 0),
      ram_reg(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_18(7 downto 0),
      \right_border_buf_1_14_fu_682_reg[0]\ => gaussian_mac_mulawdI_U68_n_50,
      \right_border_buf_1_14_fu_682_reg[1]\ => gaussian_mac_mulawdI_U68_n_51,
      \right_border_buf_1_14_fu_682_reg[2]\ => gaussian_mac_mulawdI_U68_n_52,
      \right_border_buf_1_14_fu_682_reg[3]\ => gaussian_mac_mulawdI_U68_n_53,
      \right_border_buf_1_14_fu_682_reg[4]\ => gaussian_mac_mulawdI_U68_n_54,
      \right_border_buf_1_14_fu_682_reg[5]\ => gaussian_mac_mulawdI_U68_n_55,
      \right_border_buf_1_14_fu_682_reg[6]\ => gaussian_mac_mulawdI_U68_n_56,
      \right_border_buf_1_14_fu_682_reg[7]\ => \brmerge_reg_5483_pp0_iter1_reg_reg[0]_rep_n_0\,
      \right_border_buf_1_14_fu_682_reg[7]_0\ => gaussian_mac_mulawdI_U68_n_57,
      \src_kernel_win_1_va_20_reg_5659_reg[7]\(0) => tmp_60_reg_5429(2),
      \src_kernel_win_1_va_20_reg_5659_reg[7]_0\(7 downto 0) => col_buf_1_val_0_0_fu_2204_p3(7 downto 0),
      \src_kernel_win_1_va_22_reg_5671_reg[7]\(0) => tmp_62_reg_5443(2),
      \src_kernel_win_1_va_22_reg_5671_reg[7]_0\(7 downto 0) => col_buf_1_val_2_0_fu_2248_p3(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => src_kernel_win_1_va_22_fu_2457_p3(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => src_kernel_win_1_va_23_fu_2479_p3(7 downto 0)
    );
k_buf_2_val_5_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_69
     port map (
      D(7 downto 0) => col_buf_2_val_0_0_fu_2564_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      ram_reg(7 downto 0) => \^ram_reg_6\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_19(7 downto 0),
      \right_border_buf_2_14_fu_658_reg[0]\ => gaussian_mac_mulawdI_U71_n_18,
      \right_border_buf_2_14_fu_658_reg[1]\ => gaussian_mac_mulawdI_U71_n_19,
      \right_border_buf_2_14_fu_658_reg[2]\ => gaussian_mac_mulawdI_U71_n_20,
      \right_border_buf_2_14_fu_658_reg[3]\ => gaussian_mac_mulawdI_U71_n_21,
      \right_border_buf_2_14_fu_658_reg[4]\ => gaussian_mac_mulawdI_U71_n_22,
      \right_border_buf_2_14_fu_658_reg[5]\ => gaussian_mac_mulawdI_U71_n_23,
      \right_border_buf_2_14_fu_658_reg[6]\ => gaussian_mac_mulawdI_U71_n_24,
      \right_border_buf_2_14_fu_658_reg[7]\ => gaussian_mac_mulawdI_U71_n_25
    );
k_buf_2_val_6_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_70
     port map (
      D(7 downto 0) => src_kernel_win_2_va_36_fu_2771_p3(7 downto 0),
      DOBDO(7 downto 0) => \^ram_reg_7\(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      col_buf_2_val_4_0_fu_2652_p3(7 downto 0) => col_buf_2_val_4_0_fu_2652_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      \mux_2_0__10\(7 downto 0) => \mux_2_0__10\(7 downto 0),
      ram_reg(7 downto 0) => col_buf_2_val_1_0_fu_2586_p3(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_20(7 downto 0),
      \right_border_buf_2_11_fu_622_reg[0]\ => gaussian_mac_mulawdI_U71_n_26,
      \right_border_buf_2_11_fu_622_reg[1]\ => gaussian_mac_mulawdI_U71_n_27,
      \right_border_buf_2_11_fu_622_reg[2]\ => gaussian_mac_mulawdI_U71_n_28,
      \right_border_buf_2_11_fu_622_reg[3]\ => gaussian_mac_mulawdI_U71_n_29,
      \right_border_buf_2_11_fu_622_reg[4]\ => gaussian_mac_mulawdI_U71_n_30,
      \right_border_buf_2_11_fu_622_reg[5]\ => gaussian_mac_mulawdI_U71_n_31,
      \right_border_buf_2_11_fu_622_reg[6]\ => gaussian_mac_mulawdI_U71_n_32,
      \right_border_buf_2_11_fu_622_reg[7]\ => gaussian_mac_mulawdI_U71_n_33,
      \src_kernel_win_2_va_36_reg_5709_reg[7]\(0) => tmp_61_reg_5436(2),
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
k_buf_2_val_7_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_71
     port map (
      D(7 downto 0) => col_buf_2_val_2_0_fu_2608_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_7_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      ram_reg(7 downto 0) => \^ram_reg_8\(7 downto 0),
      ram_reg_0(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_21(7 downto 0),
      ram_reg_2 => \tmp_342_0_2_reg_5376_reg_n_0_[0]\,
      ram_reg_3 => gaussian_mac_mulasc4_U60_n_19,
      ram_reg_4 => \tmp_10_reg_5363_reg_n_0_[0]\,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_8_fu_598_reg[0]\ => gaussian_mac_mulawdI_U71_n_34,
      \right_border_buf_2_8_fu_598_reg[1]\ => gaussian_mac_mulawdI_U71_n_35,
      \right_border_buf_2_8_fu_598_reg[2]\ => gaussian_mac_mulawdI_U71_n_36,
      \right_border_buf_2_8_fu_598_reg[3]\ => gaussian_mac_mulawdI_U71_n_37,
      \right_border_buf_2_8_fu_598_reg[4]\ => gaussian_mac_mulawdI_U71_n_38,
      \right_border_buf_2_8_fu_598_reg[5]\ => gaussian_mac_mulawdI_U71_n_39,
      \right_border_buf_2_8_fu_598_reg[6]\ => gaussian_mac_mulawdI_U71_n_40,
      \right_border_buf_2_8_fu_598_reg[7]\ => gaussian_mac_mulawdI_U71_n_41
    );
k_buf_2_val_8_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_72
     port map (
      D(7 downto 0) => src_kernel_win_2_va_39_fu_2837_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_6_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      col_buf_2_val_4_0_fu_2652_p3(7 downto 0) => col_buf_2_val_4_0_fu_2652_p3(7 downto 0),
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(1 downto 0) => tmp_64_reg_5457(2 downto 1),
      \mux_1_0__1\(7 downto 0) => \mux_1_0__1\(7 downto 0),
      \mux_1_1__1\(7 downto 0) => \mux_1_1__1\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      ram_reg(7 downto 0) => \^ram_reg_9\(7 downto 0),
      ram_reg_0(7 downto 0) => col_buf_2_val_3_0_fu_2630_p3(7 downto 0),
      ram_reg_1(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_22(7 downto 0),
      ram_reg_3 => \tmp_342_0_1_reg_5372_reg_n_0_[0]\,
      ram_reg_4 => gaussian_mac_mulasc4_U60_n_19,
      ram_reg_5 => \tmp_10_reg_5363_reg_n_0_[0]\,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_5_fu_562_reg[0]\ => gaussian_mac_mulawdI_U71_n_42,
      \right_border_buf_2_5_fu_562_reg[1]\ => gaussian_mac_mulawdI_U71_n_43,
      \right_border_buf_2_5_fu_562_reg[2]\ => gaussian_mac_mulawdI_U71_n_44,
      \right_border_buf_2_5_fu_562_reg[3]\ => gaussian_mac_mulawdI_U71_n_45,
      \right_border_buf_2_5_fu_562_reg[4]\ => gaussian_mac_mulawdI_U71_n_46,
      \right_border_buf_2_5_fu_562_reg[5]\ => gaussian_mac_mulawdI_U71_n_47,
      \right_border_buf_2_5_fu_562_reg[6]\ => gaussian_mac_mulawdI_U71_n_48,
      \right_border_buf_2_5_fu_562_reg[7]\ => gaussian_mac_mulawdI_U71_n_49,
      tmp_12_reg_5380 => tmp_12_reg_5380
    );
k_buf_2_val_9_U: entity work.cv_ov5640_gaussian_0_0_Filter2D_k_buf_0_bkb_73
     port map (
      D(7 downto 0) => src_kernel_win_2_va_35_fu_2749_p3(7 downto 0),
      Q(10 downto 0) => k_buf_2_val_9_addr_reg_5609(10 downto 0),
      WEA(0) => k_buf_0_val_5_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_5483_pp0_iter1_reg => brmerge_reg_5483_pp0_iter1_reg,
      col_buf_2_val_4_0_fu_2652_p3(7 downto 0) => col_buf_2_val_4_0_fu_2652_p3(7 downto 0),
      dst_data_stream_0_V_full_n => dst_data_stream_0_V_full_n,
      dst_data_stream_1_V_full_n => dst_data_stream_1_V_full_n,
      dst_data_stream_2_V_full_n => dst_data_stream_2_V_full_n,
      internal_empty_n_reg => k_buf_2_val_9_U_n_35,
      k_buf_0_val_5_ce0 => k_buf_0_val_5_ce0,
      m(0) => tmp_63_reg_5450(2),
      m_0(7 downto 0) => col_buf_2_val_3_0_fu_2630_p3(7 downto 0),
      \mux_2_0__7\(7 downto 0) => \mux_2_0__7\(7 downto 0),
      \mux_2_0__8\(7 downto 0) => \mux_2_0__8\(7 downto 0),
      \mux_2_0__9\(7 downto 0) => \mux_2_0__9\(7 downto 0),
      or_cond_i_i_reg_5473_pp0_iter1_reg => or_cond_i_i_reg_5473_pp0_iter1_reg,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ => k_buf_2_val_9_U_n_36,
      or_cond_i_reg_5502_pp0_iter7_reg => or_cond_i_reg_5502_pp0_iter7_reg,
      ram_reg(10 downto 0) => x_reg_5477(10 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_23(7 downto 0),
      ram_reg_1 => \tmp_11_reg_5368_reg_n_0_[0]\,
      ram_reg_2 => gaussian_mac_mulasc4_U60_n_19,
      ram_reg_3(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_i_11 => ap_enable_reg_pp0_iter8_reg_n_0,
      right_border_buf_0_10_fu_5700 => right_border_buf_0_10_fu_5700,
      \right_border_buf_2_2_fu_538_reg[0]\ => gaussian_mac_mulawdI_U71_n_50,
      \right_border_buf_2_2_fu_538_reg[1]\ => gaussian_mac_mulawdI_U71_n_51,
      \right_border_buf_2_2_fu_538_reg[2]\ => gaussian_mac_mulawdI_U71_n_52,
      \right_border_buf_2_2_fu_538_reg[3]\ => gaussian_mac_mulawdI_U71_n_53,
      \right_border_buf_2_2_fu_538_reg[4]\ => gaussian_mac_mulawdI_U71_n_54,
      \right_border_buf_2_2_fu_538_reg[5]\ => gaussian_mac_mulawdI_U71_n_55,
      \right_border_buf_2_2_fu_538_reg[6]\ => gaussian_mac_mulawdI_U71_n_56,
      \right_border_buf_2_2_fu_538_reg[7]\ => gaussian_mac_mulawdI_U71_n_57,
      \right_border_buf_2_s_fu_518_reg[0]\ => \tmp_10_reg_5363_reg_n_0_[0]\,
      \right_border_buf_2_s_fu_518_reg[0]_0\ => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      \src_kernel_win_2_va_35_reg_5703_reg[7]\(0) => tmp_60_reg_5429(2),
      \src_kernel_win_2_va_35_reg_5703_reg[7]_0\(7 downto 0) => col_buf_2_val_0_0_fu_2564_p3(7 downto 0),
      \src_kernel_win_2_va_37_reg_5715_reg[7]\(0) => tmp_62_reg_5443(2),
      \src_kernel_win_2_va_37_reg_5715_reg[7]_0\(7 downto 0) => col_buf_2_val_2_0_fu_2608_p3(7 downto 0),
      tmp_12_reg_5380 => tmp_12_reg_5380,
      \tmp_62_reg_5443_reg[2]\(7 downto 0) => src_kernel_win_2_va_37_fu_2793_p3(7 downto 0),
      \tmp_63_reg_5450_reg[2]\(7 downto 0) => src_kernel_win_2_va_38_fu_2815_p3(7 downto 0),
      tmp_9_reg_5358 => tmp_9_reg_5358
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => shiftReg_ce_2,
      I2 => \mOutPtr_reg[0]_5\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_1\,
      I1 => shiftReg_ce_2,
      I2 => \mOutPtr_reg[0]_6\,
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_2\,
      I1 => shiftReg_ce_2,
      I2 => \mOutPtr_reg[0]_7\,
      O => \mOutPtr_reg[0]_1\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => \mOutPtr_reg[0]_8\,
      O => \mOutPtr_reg[0]_2\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^shiftreg_ce_0\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => \mOutPtr_reg[0]_9\,
      O => \mOutPtr_reg[0]_3\
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^shiftreg_ce_1\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr036_out,
      I2 => \mOutPtr_reg[0]_10\,
      O => \mOutPtr_reg[0]_4\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => k_buf_2_val_9_U_n_36,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \SRL_SIG_reg[1][0]\(1),
      I3 => src_data_stream_2_V_empty_n,
      O => \^ap_cs_fsm_reg[1]_2\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => k_buf_2_val_9_U_n_36,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \SRL_SIG_reg[1][0]\(1),
      I3 => src_data_stream_1_V_empty_n,
      O => \^ap_cs_fsm_reg[1]_1\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => k_buf_2_val_9_U_n_36,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \SRL_SIG_reg[1][0]\(1),
      I3 => src_data_stream_0_V_empty_n,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA808000000000"
    )
        port map (
      I0 => GaussianBlur_U0_ap_start,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond390_i_fu_1091_p2,
      I3 => grp_Filter2D_fu_138_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \SRL_SIG_reg[1][0]\(1),
      O => internal_empty_n_reg
    );
\or_cond_i_i_reg_5473[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond389_i_fu_1576_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_2_val_9_U_n_35,
      O => \or_cond_i_i_reg_5473[0]_i_1_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(31),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\,
      I3 => Q(30),
      O => \or_cond_i_i_reg_5473[0]_i_10_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\,
      I1 => Q(29),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\,
      I3 => Q(28),
      O => \or_cond_i_i_reg_5473[0]_i_11_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\,
      I1 => Q(27),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\,
      I3 => Q(26),
      O => \or_cond_i_i_reg_5473[0]_i_12_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\,
      I1 => Q(25),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\,
      I3 => Q(24),
      O => \or_cond_i_i_reg_5473[0]_i_13_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(31),
      O => \or_cond_i_i_reg_5473[0]_i_15_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(30),
      O => \or_cond_i_i_reg_5473[0]_i_16_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(29),
      O => \or_cond_i_i_reg_5473[0]_i_17_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(28),
      O => \or_cond_i_i_reg_5473[0]_i_18_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      O => p_1_in21_out
    );
\or_cond_i_i_reg_5473[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(23),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\,
      I2 => Q(22),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_20_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(21),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\,
      I2 => Q(20),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_21_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(19),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\,
      I2 => Q(18),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_22_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(17),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\,
      I2 => Q(16),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_23_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\,
      I1 => Q(23),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\,
      I3 => Q(22),
      O => \or_cond_i_i_reg_5473[0]_i_24_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\,
      I1 => Q(21),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\,
      I3 => Q(20),
      O => \or_cond_i_i_reg_5473[0]_i_25_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\,
      I1 => Q(19),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\,
      I3 => Q(18),
      O => \or_cond_i_i_reg_5473[0]_i_26_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\,
      I1 => Q(17),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\,
      I3 => Q(16),
      O => \or_cond_i_i_reg_5473[0]_i_27_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(27),
      O => \or_cond_i_i_reg_5473[0]_i_29_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(26),
      O => \or_cond_i_i_reg_5473[0]_i_30_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(25),
      O => \or_cond_i_i_reg_5473[0]_i_31_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(24),
      O => \or_cond_i_i_reg_5473[0]_i_32_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(15),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\,
      I2 => Q(14),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_34_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(13),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\,
      I2 => Q(12),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_35_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(11),
      I1 => \x_reg_5477_reg[10]_i_5_n_4\,
      I2 => Q(10),
      I3 => \x_reg_5477_reg[10]_i_5_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_36_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(9),
      I1 => \x_reg_5477_reg[10]_i_5_n_6\,
      I2 => Q(8),
      I3 => \x_reg_5477_reg[10]_i_5_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_37_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\,
      I1 => Q(15),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\,
      I3 => Q(14),
      O => \or_cond_i_i_reg_5473[0]_i_38_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\,
      I1 => Q(13),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\,
      I3 => Q(12),
      O => \or_cond_i_i_reg_5473[0]_i_39_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[10]_i_5_n_4\,
      I1 => Q(11),
      I2 => \x_reg_5477_reg[10]_i_5_n_5\,
      I3 => Q(10),
      O => \or_cond_i_i_reg_5473[0]_i_40_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[10]_i_5_n_6\,
      I1 => Q(9),
      I2 => \x_reg_5477_reg[10]_i_5_n_7\,
      I3 => Q(8),
      O => \or_cond_i_i_reg_5473[0]_i_41_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(23),
      O => \or_cond_i_i_reg_5473[0]_i_43_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(22),
      O => \or_cond_i_i_reg_5473[0]_i_44_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(21),
      O => \or_cond_i_i_reg_5473[0]_i_45_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(20),
      O => \or_cond_i_i_reg_5473[0]_i_46_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(7),
      I1 => \x_reg_5477_reg[7]_i_3_n_4\,
      I2 => Q(6),
      I3 => \x_reg_5477_reg[7]_i_3_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_47_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(5),
      I1 => \x_reg_5477_reg[7]_i_3_n_6\,
      I2 => Q(4),
      I3 => \x_reg_5477_reg[7]_i_3_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_48_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(3),
      I1 => \x_reg_5477_reg[3]_i_3_n_4\,
      I2 => Q(2),
      I3 => \x_reg_5477_reg[3]_i_3_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_49_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \x_reg_5477_reg[3]_i_3_n_6\,
      I2 => Q(0),
      I3 => \x_reg_5477_reg[3]_i_3_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_50_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[7]_i_3_n_4\,
      I1 => Q(7),
      I2 => \x_reg_5477_reg[7]_i_3_n_5\,
      I3 => Q(6),
      O => \or_cond_i_i_reg_5473[0]_i_51_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[7]_i_3_n_6\,
      I1 => Q(5),
      I2 => \x_reg_5477_reg[7]_i_3_n_7\,
      I3 => Q(4),
      O => \or_cond_i_i_reg_5473[0]_i_52_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[3]_i_3_n_4\,
      I1 => Q(3),
      I2 => \x_reg_5477_reg[3]_i_3_n_5\,
      I3 => Q(2),
      O => \or_cond_i_i_reg_5473[0]_i_53_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \x_reg_5477_reg[3]_i_3_n_6\,
      I1 => Q(1),
      I2 => \x_reg_5477_reg[3]_i_3_n_7\,
      I3 => Q(0),
      O => \or_cond_i_i_reg_5473[0]_i_54_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(19),
      O => \or_cond_i_i_reg_5473[0]_i_56_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(18),
      O => \or_cond_i_i_reg_5473[0]_i_57_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(17),
      O => \or_cond_i_i_reg_5473[0]_i_58_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(16),
      O => \or_cond_i_i_reg_5473[0]_i_59_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ImagLoc_x_fu_1603_p2(31),
      I1 => Q(31),
      I2 => Q(30),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_6_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(15),
      O => \or_cond_i_i_reg_5473[0]_i_60_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(14),
      O => \or_cond_i_i_reg_5473[0]_i_61_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(13),
      O => \or_cond_i_i_reg_5473[0]_i_62_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(12),
      O => \or_cond_i_i_reg_5473[0]_i_63_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(29),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\,
      I2 => Q(28),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_7_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(27),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\,
      I2 => Q(26),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\,
      O => \or_cond_i_i_reg_5473[0]_i_8_n_0\
    );
\or_cond_i_i_reg_5473[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(25),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\,
      I2 => Q(24),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\,
      O => \or_cond_i_i_reg_5473[0]_i_9_n_0\
    );
\or_cond_i_i_reg_5473_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_2_val_9_U_n_35,
      O => brmerge_reg_5483_pp0_iter1_reg0
    );
\or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => or_cond_i_i_reg_5473,
      Q => or_cond_i_i_reg_5473_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_i_reg_5473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => p_1_in21_out,
      Q => or_cond_i_i_reg_5473,
      R => '0'
    );
\or_cond_i_i_reg_5473_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_28_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(27 downto 24),
      O(3) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\,
      O(2) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\,
      O(1) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\,
      O(0) => \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\,
      S(3) => \or_cond_i_i_reg_5473[0]_i_29_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_30_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_31_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_32_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_33_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_19_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_19_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_19_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_i_i_reg_5473[0]_i_34_n_0\,
      DI(2) => \or_cond_i_i_reg_5473[0]_i_35_n_0\,
      DI(1) => \or_cond_i_i_reg_5473[0]_i_36_n_0\,
      DI(0) => \or_cond_i_i_reg_5473[0]_i_37_n_0\,
      O(3 downto 0) => \NLW_or_cond_i_i_reg_5473_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_i_i_reg_5473[0]_i_38_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_39_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_40_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_41_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_42_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(23 downto 20),
      O(3) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\,
      O(2) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\,
      O(1) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\,
      O(0) => \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\,
      S(3) => \or_cond_i_i_reg_5473[0]_i_43_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_44_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_45_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_46_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_5_n_0\,
      CO(3) => tmp_23_fu_1623_p2,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_3_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_3_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_i_i_reg_5473[0]_i_6_n_0\,
      DI(2) => \or_cond_i_i_reg_5473[0]_i_7_n_0\,
      DI(1) => \or_cond_i_i_reg_5473[0]_i_8_n_0\,
      DI(0) => \or_cond_i_i_reg_5473[0]_i_9_n_0\,
      O(3 downto 0) => \NLW_or_cond_i_i_reg_5473_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_i_i_reg_5473[0]_i_10_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_11_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_12_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_13_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_33_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_33_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_33_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_i_i_reg_5473[0]_i_47_n_0\,
      DI(2) => \or_cond_i_i_reg_5473[0]_i_48_n_0\,
      DI(1) => \or_cond_i_i_reg_5473[0]_i_49_n_0\,
      DI(0) => \or_cond_i_i_reg_5473[0]_i_50_n_0\,
      O(3 downto 0) => \NLW_or_cond_i_i_reg_5473_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_i_i_reg_5473[0]_i_51_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_52_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_53_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_54_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_14_n_0\,
      CO(3) => \NLW_or_cond_i_i_reg_5473_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => t_V_2_reg_1026_reg(30 downto 28),
      O(3) => ImagLoc_x_fu_1603_p2(31),
      O(2) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\,
      O(1) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\,
      O(0) => \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\,
      S(3) => \or_cond_i_i_reg_5473[0]_i_15_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_16_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_17_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_18_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_55_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(19 downto 16),
      O(3) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\,
      O(2) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\,
      O(1) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\,
      O(0) => \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\,
      S(3) => \or_cond_i_i_reg_5473[0]_i_56_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_57_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_58_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_59_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_i_i_reg_5473_reg[0]_i_19_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_5_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_5_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_5_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond_i_i_reg_5473[0]_i_20_n_0\,
      DI(2) => \or_cond_i_i_reg_5473[0]_i_21_n_0\,
      DI(1) => \or_cond_i_i_reg_5473[0]_i_22_n_0\,
      DI(0) => \or_cond_i_i_reg_5473[0]_i_23_n_0\,
      O(3 downto 0) => \NLW_or_cond_i_i_reg_5473_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_i_i_reg_5473[0]_i_24_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_25_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_26_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_27_n_0\
    );
\or_cond_i_i_reg_5473_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_5_n_0\,
      CO(3) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_0\,
      CO(2) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_1\,
      CO(1) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_2\,
      CO(0) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(15 downto 12),
      O(3) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\,
      O(2) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\,
      O(1) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\,
      O(0) => \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\,
      S(3) => \or_cond_i_i_reg_5473[0]_i_60_n_0\,
      S(2) => \or_cond_i_i_reg_5473[0]_i_61_n_0\,
      S(1) => \or_cond_i_i_reg_5473[0]_i_62_n_0\,
      S(0) => \or_cond_i_i_reg_5473[0]_i_63_n_0\
    );
\or_cond_i_reg_5502[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \tmp_10_reg_5363_reg_n_0_[0]\,
      I1 => \or_cond_i_reg_5502[0]_i_2_n_0\,
      I2 => \or_cond_i_reg_5502[0]_i_3_n_0\,
      I3 => \or_cond_i_reg_5502[0]_i_4_n_0\,
      O => or_cond_i_fu_1687_p2
    );
\or_cond_i_reg_5502[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \or_cond_i_reg_5502[0]_i_5_n_0\,
      I1 => \or_cond_i_reg_5502[0]_i_6_n_0\,
      I2 => t_V_2_reg_1026_reg(20),
      I3 => t_V_2_reg_1026_reg(19),
      I4 => t_V_2_reg_1026_reg(21),
      I5 => t_V_2_reg_1026_reg(18),
      O => \or_cond_i_reg_5502[0]_i_2_n_0\
    );
\or_cond_i_reg_5502[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(10),
      I1 => t_V_2_reg_1026_reg(13),
      I2 => t_V_2_reg_1026_reg(11),
      I3 => t_V_2_reg_1026_reg(12),
      I4 => \or_cond_i_reg_5502[0]_i_7_n_0\,
      O => \or_cond_i_reg_5502[0]_i_3_n_0\
    );
\or_cond_i_reg_5502[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(2),
      I1 => t_V_2_reg_1026_reg(5),
      I2 => t_V_2_reg_1026_reg(3),
      I3 => t_V_2_reg_1026_reg(4),
      I4 => \or_cond_i_reg_5502[0]_i_8_n_0\,
      O => \or_cond_i_reg_5502[0]_i_4_n_0\
    );
\or_cond_i_reg_5502[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(28),
      I1 => t_V_2_reg_1026_reg(27),
      I2 => t_V_2_reg_1026_reg(26),
      I3 => t_V_2_reg_1026_reg(29),
      I4 => t_V_2_reg_1026_reg(30),
      I5 => t_V_2_reg_1026_reg(31),
      O => \or_cond_i_reg_5502[0]_i_5_n_0\
    );
\or_cond_i_reg_5502[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(23),
      I1 => t_V_2_reg_1026_reg(22),
      I2 => t_V_2_reg_1026_reg(25),
      I3 => t_V_2_reg_1026_reg(24),
      O => \or_cond_i_reg_5502[0]_i_6_n_0\
    );
\or_cond_i_reg_5502[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(15),
      I1 => t_V_2_reg_1026_reg(14),
      I2 => t_V_2_reg_1026_reg(17),
      I3 => t_V_2_reg_1026_reg(16),
      O => \or_cond_i_reg_5502[0]_i_7_n_0\
    );
\or_cond_i_reg_5502[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(7),
      I1 => t_V_2_reg_1026_reg(6),
      I2 => t_V_2_reg_1026_reg(9),
      I3 => t_V_2_reg_1026_reg(8),
      O => \or_cond_i_reg_5502[0]_i_8_n_0\
    );
\or_cond_i_reg_5502_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_5483_pp0_iter1_reg0,
      D => or_cond_i_reg_5502,
      Q => or_cond_i_reg_5502_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter1_reg,
      Q => or_cond_i_reg_5502_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter2_reg,
      Q => or_cond_i_reg_5502_pp0_iter3_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter3_reg,
      Q => or_cond_i_reg_5502_pp0_iter4_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter4_reg,
      Q => or_cond_i_reg_5502_pp0_iter5_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter5_reg,
      Q => or_cond_i_reg_5502_pp0_iter6_reg,
      R => '0'
    );
\or_cond_i_reg_5502_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => or_cond_i_reg_5502_pp0_iter6_reg,
      Q => or_cond_i_reg_5502_pp0_iter7_reg,
      R => '0'
    );
\or_cond_i_reg_5502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => or_cond_i_fu_1687_p2,
      Q => or_cond_i_reg_5502,
      R => '0'
    );
\p_Val2_12_reg_6077[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(0),
      I1 => tmp_1_i_i_fu_3913_p1,
      O => \p_Val2_2_fu_3925_p2__0\(0)
    );
\p_Val2_12_reg_6077[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(1),
      I1 => \p_Val2_1_fu_3895_p4__0\(0),
      I2 => tmp_1_i_i_fu_3913_p1,
      O => \p_Val2_2_fu_3925_p2__0\(1)
    );
\p_Val2_12_reg_6077[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(2),
      I1 => tmp_1_i_i_fu_3913_p1,
      I2 => \p_Val2_1_fu_3895_p4__0\(0),
      I3 => \p_Val2_1_fu_3895_p4__0\(1),
      O => \p_Val2_2_fu_3925_p2__0\(2)
    );
\p_Val2_12_reg_6077[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(3),
      I1 => \p_Val2_1_fu_3895_p4__0\(1),
      I2 => \p_Val2_1_fu_3895_p4__0\(0),
      I3 => tmp_1_i_i_fu_3913_p1,
      I4 => \p_Val2_1_fu_3895_p4__0\(2),
      O => \p_Val2_2_fu_3925_p2__0\(3)
    );
\p_Val2_12_reg_6077[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(2),
      I1 => tmp_1_i_i_fu_3913_p1,
      I2 => \p_Val2_1_fu_3895_p4__0\(0),
      I3 => \p_Val2_1_fu_3895_p4__0\(1),
      I4 => \p_Val2_1_fu_3895_p4__0\(3),
      I5 => \p_Val2_1_fu_3895_p4__0\(4),
      O => \p_Val2_2_fu_3925_p2__0\(4)
    );
\p_Val2_12_reg_6077[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(11),
      I1 => tmp54_reg_6042(11),
      O => \p_Val2_12_reg_6077[4]_i_11_n_0\
    );
\p_Val2_12_reg_6077[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(10),
      I1 => tmp54_reg_6042(10),
      O => \p_Val2_12_reg_6077[4]_i_12_n_0\
    );
\p_Val2_12_reg_6077[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(9),
      I1 => tmp54_reg_6042(9),
      O => \p_Val2_12_reg_6077[4]_i_13_n_0\
    );
\p_Val2_12_reg_6077[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(8),
      I1 => tmp54_reg_6042(8),
      O => \p_Val2_12_reg_6077[4]_i_14_n_0\
    );
\p_Val2_12_reg_6077[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_90,
      I1 => tmp47_reg_6037(15),
      O => \p_Val2_12_reg_6077[4]_i_15_n_0\
    );
\p_Val2_12_reg_6077[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_91,
      I1 => tmp47_reg_6037(14),
      O => \p_Val2_12_reg_6077[4]_i_16_n_0\
    );
\p_Val2_12_reg_6077[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_92,
      I1 => tmp47_reg_6037(13),
      O => \p_Val2_12_reg_6077[4]_i_17_n_0\
    );
\p_Val2_12_reg_6077[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_93,
      I1 => tmp47_reg_6037(12),
      O => \p_Val2_12_reg_6077[4]_i_18_n_0\
    );
\p_Val2_12_reg_6077[4]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(7),
      I1 => tmp54_reg_6042(7),
      O => \p_Val2_12_reg_6077[4]_i_21_n_0\
    );
\p_Val2_12_reg_6077[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(6),
      I1 => tmp54_reg_6042(6),
      O => \p_Val2_12_reg_6077[4]_i_22_n_0\
    );
\p_Val2_12_reg_6077[4]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(5),
      I1 => tmp54_reg_6042(5),
      O => \p_Val2_12_reg_6077[4]_i_23_n_0\
    );
\p_Val2_12_reg_6077[4]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(4),
      I1 => tmp54_reg_6042(4),
      O => \p_Val2_12_reg_6077[4]_i_24_n_0\
    );
\p_Val2_12_reg_6077[4]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_94,
      I1 => tmp47_reg_6037(11),
      O => \p_Val2_12_reg_6077[4]_i_25_n_0\
    );
\p_Val2_12_reg_6077[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_95,
      I1 => tmp47_reg_6037(10),
      O => \p_Val2_12_reg_6077[4]_i_26_n_0\
    );
\p_Val2_12_reg_6077[4]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_96,
      I1 => tmp47_reg_6037(9),
      O => \p_Val2_12_reg_6077[4]_i_27_n_0\
    );
\p_Val2_12_reg_6077[4]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_97,
      I1 => tmp47_reg_6037(8),
      O => \p_Val2_12_reg_6077[4]_i_28_n_0\
    );
\p_Val2_12_reg_6077[4]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(3),
      I1 => tmp54_reg_6042(3),
      O => \p_Val2_12_reg_6077[4]_i_30_n_0\
    );
\p_Val2_12_reg_6077[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(2),
      I1 => tmp54_reg_6042(2),
      O => \p_Val2_12_reg_6077[4]_i_31_n_0\
    );
\p_Val2_12_reg_6077[4]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(1),
      I1 => tmp54_reg_6042(1),
      O => \p_Val2_12_reg_6077[4]_i_32_n_0\
    );
\p_Val2_12_reg_6077[4]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(0),
      I1 => tmp54_reg_6042(0),
      O => \p_Val2_12_reg_6077[4]_i_33_n_0\
    );
\p_Val2_12_reg_6077[4]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_98,
      I1 => tmp47_reg_6037(7),
      O => \p_Val2_12_reg_6077[4]_i_34_n_0\
    );
\p_Val2_12_reg_6077[4]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_99,
      I1 => tmp47_reg_6037(6),
      O => \p_Val2_12_reg_6077[4]_i_35_n_0\
    );
\p_Val2_12_reg_6077[4]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_100,
      I1 => tmp47_reg_6037(5),
      O => \p_Val2_12_reg_6077[4]_i_36_n_0\
    );
\p_Val2_12_reg_6077[4]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_101,
      I1 => tmp47_reg_6037(4),
      O => \p_Val2_12_reg_6077[4]_i_37_n_0\
    );
\p_Val2_12_reg_6077[4]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_102,
      I1 => tmp47_reg_6037(3),
      O => \p_Val2_12_reg_6077[4]_i_38_n_0\
    );
\p_Val2_12_reg_6077[4]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_103,
      I1 => tmp47_reg_6037(2),
      O => \p_Val2_12_reg_6077[4]_i_39_n_0\
    );
\p_Val2_12_reg_6077[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_104,
      I1 => tmp47_reg_6037(1),
      O => \p_Val2_12_reg_6077[4]_i_40_n_0\
    );
\p_Val2_12_reg_6077[4]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_105,
      I1 => tmp47_reg_6037(0),
      O => \p_Val2_12_reg_6077[4]_i_41_n_0\
    );
\p_Val2_12_reg_6077[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(15),
      I1 => tmp54_reg_6042(15),
      O => \p_Val2_12_reg_6077[4]_i_5_n_0\
    );
\p_Val2_12_reg_6077[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(14),
      I1 => tmp54_reg_6042(14),
      O => \p_Val2_12_reg_6077[4]_i_6_n_0\
    );
\p_Val2_12_reg_6077[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(13),
      I1 => tmp54_reg_6042(13),
      O => \p_Val2_12_reg_6077[4]_i_7_n_0\
    );
\p_Val2_12_reg_6077[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(12),
      I1 => tmp54_reg_6042(12),
      O => \p_Val2_12_reg_6077[4]_i_8_n_0\
    );
\p_Val2_12_reg_6077[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(5),
      I1 => \p_Val2_12_reg_6077[7]_i_5_n_0\,
      O => \p_Val2_2_fu_3925_p2__0\(5)
    );
\p_Val2_12_reg_6077[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(6),
      I1 => \p_Val2_12_reg_6077[7]_i_5_n_0\,
      I2 => \p_Val2_1_fu_3895_p4__0\(5),
      O => \p_Val2_2_fu_3925_p2__0\(6)
    );
\p_Val2_12_reg_6077[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter6_reg,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \p_Val2_1_fu_3895_p4__0\(6),
      I3 => \p_Val2_12_reg_6077[7]_i_5_n_0\,
      I4 => \p_Val2_1_fu_3895_p4__0\(5),
      I5 => p_Val2_1_fu_3895_p4(7),
      O => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(17),
      I1 => tmp54_reg_6042(17),
      O => \p_Val2_12_reg_6077[7]_i_10_n_0\
    );
\p_Val2_12_reg_6077[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(16),
      I1 => tmp54_reg_6042(16),
      O => \p_Val2_12_reg_6077[7]_i_11_n_0\
    );
\p_Val2_12_reg_6077[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_86,
      I1 => tmp47_reg_6037(19),
      O => \p_Val2_12_reg_6077[7]_i_12_n_0\
    );
\p_Val2_12_reg_6077[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_87,
      I1 => tmp47_reg_6037(18),
      O => \p_Val2_12_reg_6077[7]_i_13_n_0\
    );
\p_Val2_12_reg_6077[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_88,
      I1 => tmp47_reg_6037(17),
      O => \p_Val2_12_reg_6077[7]_i_14_n_0\
    );
\p_Val2_12_reg_6077[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp44_reg_6032_reg_n_89,
      I1 => tmp47_reg_6037(16),
      O => \p_Val2_12_reg_6077[7]_i_15_n_0\
    );
\p_Val2_12_reg_6077[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter6_reg,
      I1 => k_buf_2_val_9_U_n_35,
      O => p_Val2_12_reg_60770
    );
\p_Val2_12_reg_6077[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_Val2_1_fu_3895_p4(7),
      I1 => \p_Val2_1_fu_3895_p4__0\(5),
      I2 => \p_Val2_12_reg_6077[7]_i_5_n_0\,
      I3 => \p_Val2_1_fu_3895_p4__0\(6),
      O => p_Val2_2_fu_3925_p2(7)
    );
\p_Val2_12_reg_6077[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_Val2_1_fu_3895_p4__0\(4),
      I1 => \p_Val2_1_fu_3895_p4__0\(3),
      I2 => \p_Val2_1_fu_3895_p4__0\(1),
      I3 => \p_Val2_1_fu_3895_p4__0\(0),
      I4 => tmp_1_i_i_fu_3913_p1,
      I5 => \p_Val2_1_fu_3895_p4__0\(2),
      O => \p_Val2_12_reg_6077[7]_i_5_n_0\
    );
\p_Val2_12_reg_6077[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp48_fu_3881_p2(18),
      I1 => tmp54_reg_6042(18),
      O => \p_Val2_12_reg_6077[7]_i_9_n_0\
    );
\p_Val2_12_reg_6077_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(0),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(0),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(1),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(1),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(2),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(2),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(3),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(3),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(4),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(4),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_20_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_10_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_10_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_10_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => tmp44_reg_6032_reg_n_94,
      DI(2) => tmp44_reg_6032_reg_n_95,
      DI(1) => tmp44_reg_6032_reg_n_96,
      DI(0) => tmp44_reg_6032_reg_n_97,
      O(3 downto 0) => tmp48_fu_3881_p2(11 downto 8),
      S(3) => \p_Val2_12_reg_6077[4]_i_25_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_26_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_27_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_28_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_19_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_19_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_19_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp48_fu_3881_p2(3 downto 0),
      O(3 downto 0) => \NLW_p_Val2_12_reg_6077_reg[4]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_12_reg_6077[4]_i_30_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_31_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_32_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_33_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_3_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_2_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_2_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_2_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp48_fu_3881_p2(15 downto 12),
      O(3 downto 2) => \p_Val2_1_fu_3895_p4__0\(1 downto 0),
      O(1) => tmp_1_i_i_fu_3913_p1,
      O(0) => \NLW_p_Val2_12_reg_6077_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \p_Val2_12_reg_6077[4]_i_5_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_6_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_7_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_8_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_29_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_20_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_20_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_20_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => tmp44_reg_6032_reg_n_98,
      DI(2) => tmp44_reg_6032_reg_n_99,
      DI(1) => tmp44_reg_6032_reg_n_100,
      DI(0) => tmp44_reg_6032_reg_n_101,
      O(3 downto 0) => tmp48_fu_3881_p2(7 downto 4),
      S(3) => \p_Val2_12_reg_6077[4]_i_34_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_35_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_36_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_37_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_29_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_29_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_29_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => tmp44_reg_6032_reg_n_102,
      DI(2) => tmp44_reg_6032_reg_n_103,
      DI(1) => tmp44_reg_6032_reg_n_104,
      DI(0) => tmp44_reg_6032_reg_n_105,
      O(3 downto 0) => tmp48_fu_3881_p2(3 downto 0),
      S(3) => \p_Val2_12_reg_6077[4]_i_38_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_39_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_40_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_41_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_9_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_3_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_3_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_3_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp48_fu_3881_p2(11 downto 8),
      O(3 downto 0) => \NLW_p_Val2_12_reg_6077_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_12_reg_6077[4]_i_11_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_12_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_13_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_14_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_10_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_4_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_4_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_4_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => tmp44_reg_6032_reg_n_90,
      DI(2) => tmp44_reg_6032_reg_n_91,
      DI(1) => tmp44_reg_6032_reg_n_92,
      DI(0) => tmp44_reg_6032_reg_n_93,
      O(3 downto 0) => tmp48_fu_3881_p2(15 downto 12),
      S(3) => \p_Val2_12_reg_6077[4]_i_15_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_16_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_17_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_18_n_0\
    );
\p_Val2_12_reg_6077_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_19_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[4]_i_9_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[4]_i_9_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[4]_i_9_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp48_fu_3881_p2(7 downto 4),
      O(3 downto 0) => \NLW_p_Val2_12_reg_6077_reg[4]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_12_reg_6077[4]_i_21_n_0\,
      S(2) => \p_Val2_12_reg_6077[4]_i_22_n_0\,
      S(1) => \p_Val2_12_reg_6077[4]_i_23_n_0\,
      S(0) => \p_Val2_12_reg_6077[4]_i_24_n_0\
    );
\p_Val2_12_reg_6077_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(5),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(5),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_2_fu_3925_p2__0\(6),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(6),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => p_Val2_2_fu_3925_p2(7),
      Q => \p_Val2_12_reg_6077_reg[7]_0\(7),
      S => p_Val2_12_reg_6077
    );
\p_Val2_12_reg_6077_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[7]_i_6_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_12_reg_6077_reg[7]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_12_reg_6077_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_12_reg_6077_reg[7]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_1_fu_3895_p4(7),
      O(0) => \p_Val2_1_fu_3895_p4__0\(6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp48_fu_3881_p2(21 downto 20)
    );
\p_Val2_12_reg_6077_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_2_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[7]_i_6_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[7]_i_6_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[7]_i_6_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp48_fu_3881_p2(18 downto 16),
      O(3 downto 0) => \p_Val2_1_fu_3895_p4__0\(5 downto 2),
      S(3) => tmp48_fu_3881_p2(19),
      S(2) => \p_Val2_12_reg_6077[7]_i_9_n_0\,
      S(1) => \p_Val2_12_reg_6077[7]_i_10_n_0\,
      S(0) => \p_Val2_12_reg_6077[7]_i_11_n_0\
    );
\p_Val2_12_reg_6077_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[7]_i_8_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_12_reg_6077_reg[7]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_12_reg_6077_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_12_reg_6077_reg[7]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp48_fu_3881_p2(21 downto 20),
      S(3 downto 2) => B"00",
      S(1) => tmp44_reg_6032_reg_n_84,
      S(0) => tmp44_reg_6032_reg_n_85
    );
\p_Val2_12_reg_6077_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_12_reg_6077_reg[4]_i_4_n_0\,
      CO(3) => \p_Val2_12_reg_6077_reg[7]_i_8_n_0\,
      CO(2) => \p_Val2_12_reg_6077_reg[7]_i_8_n_1\,
      CO(1) => \p_Val2_12_reg_6077_reg[7]_i_8_n_2\,
      CO(0) => \p_Val2_12_reg_6077_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => tmp44_reg_6032_reg_n_86,
      DI(2) => tmp44_reg_6032_reg_n_87,
      DI(1) => tmp44_reg_6032_reg_n_88,
      DI(0) => tmp44_reg_6032_reg_n_89,
      O(3 downto 0) => tmp48_fu_3881_p2(19 downto 16),
      S(3) => \p_Val2_12_reg_6077[7]_i_12_n_0\,
      S(2) => \p_Val2_12_reg_6077[7]_i_13_n_0\,
      S(1) => \p_Val2_12_reg_6077[7]_i_14_n_0\,
      S(0) => \p_Val2_12_reg_6077[7]_i_15_n_0\
    );
\p_Val2_13_reg_6082[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(0),
      I1 => tmp_1_i_i1_fu_3994_p1,
      O => \p_Val2_5_fu_4006_p2__0\(0)
    );
\p_Val2_13_reg_6082[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(1),
      I1 => \p_Val2_4_fu_3976_p4__0\(0),
      I2 => tmp_1_i_i1_fu_3994_p1,
      O => \p_Val2_5_fu_4006_p2__0\(1)
    );
\p_Val2_13_reg_6082[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(2),
      I1 => tmp_1_i_i1_fu_3994_p1,
      I2 => \p_Val2_4_fu_3976_p4__0\(0),
      I3 => \p_Val2_4_fu_3976_p4__0\(1),
      O => \p_Val2_5_fu_4006_p2__0\(2)
    );
\p_Val2_13_reg_6082[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(3),
      I1 => \p_Val2_4_fu_3976_p4__0\(1),
      I2 => \p_Val2_4_fu_3976_p4__0\(0),
      I3 => tmp_1_i_i1_fu_3994_p1,
      I4 => \p_Val2_4_fu_3976_p4__0\(2),
      O => \p_Val2_5_fu_4006_p2__0\(3)
    );
\p_Val2_13_reg_6082[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(2),
      I1 => tmp_1_i_i1_fu_3994_p1,
      I2 => \p_Val2_4_fu_3976_p4__0\(0),
      I3 => \p_Val2_4_fu_3976_p4__0\(1),
      I4 => \p_Val2_4_fu_3976_p4__0\(3),
      I5 => \p_Val2_4_fu_3976_p4__0\(4),
      O => \p_Val2_5_fu_4006_p2__0\(4)
    );
\p_Val2_13_reg_6082[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(11),
      I1 => tmp73_reg_6057(11),
      O => \p_Val2_13_reg_6082[4]_i_11_n_0\
    );
\p_Val2_13_reg_6082[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(10),
      I1 => tmp73_reg_6057(10),
      O => \p_Val2_13_reg_6082[4]_i_12_n_0\
    );
\p_Val2_13_reg_6082[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(9),
      I1 => tmp73_reg_6057(9),
      O => \p_Val2_13_reg_6082[4]_i_13_n_0\
    );
\p_Val2_13_reg_6082[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(8),
      I1 => tmp73_reg_6057(8),
      O => \p_Val2_13_reg_6082[4]_i_14_n_0\
    );
\p_Val2_13_reg_6082[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_90,
      I1 => tmp66_reg_6052(15),
      O => \p_Val2_13_reg_6082[4]_i_15_n_0\
    );
\p_Val2_13_reg_6082[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_91,
      I1 => tmp66_reg_6052(14),
      O => \p_Val2_13_reg_6082[4]_i_16_n_0\
    );
\p_Val2_13_reg_6082[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_92,
      I1 => tmp66_reg_6052(13),
      O => \p_Val2_13_reg_6082[4]_i_17_n_0\
    );
\p_Val2_13_reg_6082[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_93,
      I1 => tmp66_reg_6052(12),
      O => \p_Val2_13_reg_6082[4]_i_18_n_0\
    );
\p_Val2_13_reg_6082[4]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(7),
      I1 => tmp73_reg_6057(7),
      O => \p_Val2_13_reg_6082[4]_i_21_n_0\
    );
\p_Val2_13_reg_6082[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(6),
      I1 => tmp73_reg_6057(6),
      O => \p_Val2_13_reg_6082[4]_i_22_n_0\
    );
\p_Val2_13_reg_6082[4]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(5),
      I1 => tmp73_reg_6057(5),
      O => \p_Val2_13_reg_6082[4]_i_23_n_0\
    );
\p_Val2_13_reg_6082[4]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(4),
      I1 => tmp73_reg_6057(4),
      O => \p_Val2_13_reg_6082[4]_i_24_n_0\
    );
\p_Val2_13_reg_6082[4]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_94,
      I1 => tmp66_reg_6052(11),
      O => \p_Val2_13_reg_6082[4]_i_25_n_0\
    );
\p_Val2_13_reg_6082[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_95,
      I1 => tmp66_reg_6052(10),
      O => \p_Val2_13_reg_6082[4]_i_26_n_0\
    );
\p_Val2_13_reg_6082[4]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_96,
      I1 => tmp66_reg_6052(9),
      O => \p_Val2_13_reg_6082[4]_i_27_n_0\
    );
\p_Val2_13_reg_6082[4]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_97,
      I1 => tmp66_reg_6052(8),
      O => \p_Val2_13_reg_6082[4]_i_28_n_0\
    );
\p_Val2_13_reg_6082[4]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(3),
      I1 => tmp73_reg_6057(3),
      O => \p_Val2_13_reg_6082[4]_i_30_n_0\
    );
\p_Val2_13_reg_6082[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(2),
      I1 => tmp73_reg_6057(2),
      O => \p_Val2_13_reg_6082[4]_i_31_n_0\
    );
\p_Val2_13_reg_6082[4]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(1),
      I1 => tmp73_reg_6057(1),
      O => \p_Val2_13_reg_6082[4]_i_32_n_0\
    );
\p_Val2_13_reg_6082[4]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(0),
      I1 => tmp73_reg_6057(0),
      O => \p_Val2_13_reg_6082[4]_i_33_n_0\
    );
\p_Val2_13_reg_6082[4]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_98,
      I1 => tmp66_reg_6052(7),
      O => \p_Val2_13_reg_6082[4]_i_34_n_0\
    );
\p_Val2_13_reg_6082[4]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_99,
      I1 => tmp66_reg_6052(6),
      O => \p_Val2_13_reg_6082[4]_i_35_n_0\
    );
\p_Val2_13_reg_6082[4]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_100,
      I1 => tmp66_reg_6052(5),
      O => \p_Val2_13_reg_6082[4]_i_36_n_0\
    );
\p_Val2_13_reg_6082[4]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_101,
      I1 => tmp66_reg_6052(4),
      O => \p_Val2_13_reg_6082[4]_i_37_n_0\
    );
\p_Val2_13_reg_6082[4]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_102,
      I1 => tmp66_reg_6052(3),
      O => \p_Val2_13_reg_6082[4]_i_38_n_0\
    );
\p_Val2_13_reg_6082[4]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_103,
      I1 => tmp66_reg_6052(2),
      O => \p_Val2_13_reg_6082[4]_i_39_n_0\
    );
\p_Val2_13_reg_6082[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_104,
      I1 => tmp66_reg_6052(1),
      O => \p_Val2_13_reg_6082[4]_i_40_n_0\
    );
\p_Val2_13_reg_6082[4]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_105,
      I1 => tmp66_reg_6052(0),
      O => \p_Val2_13_reg_6082[4]_i_41_n_0\
    );
\p_Val2_13_reg_6082[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(15),
      I1 => tmp73_reg_6057(15),
      O => \p_Val2_13_reg_6082[4]_i_5_n_0\
    );
\p_Val2_13_reg_6082[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(14),
      I1 => tmp73_reg_6057(14),
      O => \p_Val2_13_reg_6082[4]_i_6_n_0\
    );
\p_Val2_13_reg_6082[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(13),
      I1 => tmp73_reg_6057(13),
      O => \p_Val2_13_reg_6082[4]_i_7_n_0\
    );
\p_Val2_13_reg_6082[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(12),
      I1 => tmp73_reg_6057(12),
      O => \p_Val2_13_reg_6082[4]_i_8_n_0\
    );
\p_Val2_13_reg_6082[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(5),
      I1 => \p_Val2_13_reg_6082[7]_i_4_n_0\,
      O => \p_Val2_5_fu_4006_p2__0\(5)
    );
\p_Val2_13_reg_6082[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(6),
      I1 => \p_Val2_13_reg_6082[7]_i_4_n_0\,
      I2 => \p_Val2_4_fu_3976_p4__0\(5),
      O => \p_Val2_5_fu_4006_p2__0\(6)
    );
\p_Val2_13_reg_6082[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter6_reg,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \p_Val2_4_fu_3976_p4__0\(6),
      I3 => \p_Val2_13_reg_6082[7]_i_4_n_0\,
      I4 => \p_Val2_4_fu_3976_p4__0\(5),
      I5 => p_Val2_4_fu_3976_p4(7),
      O => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(16),
      I1 => tmp73_reg_6057(16),
      O => \p_Val2_13_reg_6082[7]_i_10_n_0\
    );
\p_Val2_13_reg_6082[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_86,
      I1 => tmp66_reg_6052(19),
      O => \p_Val2_13_reg_6082[7]_i_11_n_0\
    );
\p_Val2_13_reg_6082[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_87,
      I1 => tmp66_reg_6052(18),
      O => \p_Val2_13_reg_6082[7]_i_12_n_0\
    );
\p_Val2_13_reg_6082[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_88,
      I1 => tmp66_reg_6052(17),
      O => \p_Val2_13_reg_6082[7]_i_13_n_0\
    );
\p_Val2_13_reg_6082[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp63_reg_6047_reg_n_89,
      I1 => tmp66_reg_6052(16),
      O => \p_Val2_13_reg_6082[7]_i_14_n_0\
    );
\p_Val2_13_reg_6082[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_Val2_4_fu_3976_p4(7),
      I1 => \p_Val2_4_fu_3976_p4__0\(5),
      I2 => \p_Val2_13_reg_6082[7]_i_4_n_0\,
      I3 => \p_Val2_4_fu_3976_p4__0\(6),
      O => p_Val2_5_fu_4006_p2(7)
    );
\p_Val2_13_reg_6082[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_Val2_4_fu_3976_p4__0\(4),
      I1 => \p_Val2_4_fu_3976_p4__0\(3),
      I2 => \p_Val2_4_fu_3976_p4__0\(1),
      I3 => \p_Val2_4_fu_3976_p4__0\(0),
      I4 => tmp_1_i_i1_fu_3994_p1,
      I5 => \p_Val2_4_fu_3976_p4__0\(2),
      O => \p_Val2_13_reg_6082[7]_i_4_n_0\
    );
\p_Val2_13_reg_6082[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(18),
      I1 => tmp73_reg_6057(18),
      O => \p_Val2_13_reg_6082[7]_i_8_n_0\
    );
\p_Val2_13_reg_6082[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp67_fu_3962_p2(17),
      I1 => tmp73_reg_6057(17),
      O => \p_Val2_13_reg_6082[7]_i_9_n_0\
    );
\p_Val2_13_reg_6082_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(0),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(0),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(1),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(1),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(2),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(2),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(3),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(3),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(4),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(4),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_20_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_10_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_10_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_10_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => tmp63_reg_6047_reg_n_94,
      DI(2) => tmp63_reg_6047_reg_n_95,
      DI(1) => tmp63_reg_6047_reg_n_96,
      DI(0) => tmp63_reg_6047_reg_n_97,
      O(3 downto 0) => tmp67_fu_3962_p2(11 downto 8),
      S(3) => \p_Val2_13_reg_6082[4]_i_25_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_26_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_27_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_28_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_19_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_19_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_19_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp67_fu_3962_p2(3 downto 0),
      O(3 downto 0) => \NLW_p_Val2_13_reg_6082_reg[4]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_13_reg_6082[4]_i_30_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_31_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_32_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_33_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_3_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_2_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_2_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_2_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp67_fu_3962_p2(15 downto 12),
      O(3 downto 2) => \p_Val2_4_fu_3976_p4__0\(1 downto 0),
      O(1) => tmp_1_i_i1_fu_3994_p1,
      O(0) => \NLW_p_Val2_13_reg_6082_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \p_Val2_13_reg_6082[4]_i_5_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_6_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_7_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_8_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_29_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_20_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_20_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_20_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => tmp63_reg_6047_reg_n_98,
      DI(2) => tmp63_reg_6047_reg_n_99,
      DI(1) => tmp63_reg_6047_reg_n_100,
      DI(0) => tmp63_reg_6047_reg_n_101,
      O(3 downto 0) => tmp67_fu_3962_p2(7 downto 4),
      S(3) => \p_Val2_13_reg_6082[4]_i_34_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_35_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_36_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_37_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_29_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_29_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_29_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => tmp63_reg_6047_reg_n_102,
      DI(2) => tmp63_reg_6047_reg_n_103,
      DI(1) => tmp63_reg_6047_reg_n_104,
      DI(0) => tmp63_reg_6047_reg_n_105,
      O(3 downto 0) => tmp67_fu_3962_p2(3 downto 0),
      S(3) => \p_Val2_13_reg_6082[4]_i_38_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_39_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_40_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_41_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_9_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_3_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_3_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_3_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp67_fu_3962_p2(11 downto 8),
      O(3 downto 0) => \NLW_p_Val2_13_reg_6082_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_13_reg_6082[4]_i_11_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_12_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_13_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_14_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_10_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_4_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_4_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_4_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => tmp63_reg_6047_reg_n_90,
      DI(2) => tmp63_reg_6047_reg_n_91,
      DI(1) => tmp63_reg_6047_reg_n_92,
      DI(0) => tmp63_reg_6047_reg_n_93,
      O(3 downto 0) => tmp67_fu_3962_p2(15 downto 12),
      S(3) => \p_Val2_13_reg_6082[4]_i_15_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_16_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_17_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_18_n_0\
    );
\p_Val2_13_reg_6082_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_19_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[4]_i_9_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[4]_i_9_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[4]_i_9_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp67_fu_3962_p2(7 downto 4),
      O(3 downto 0) => \NLW_p_Val2_13_reg_6082_reg[4]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_13_reg_6082[4]_i_21_n_0\,
      S(2) => \p_Val2_13_reg_6082[4]_i_22_n_0\,
      S(1) => \p_Val2_13_reg_6082[4]_i_23_n_0\,
      S(0) => \p_Val2_13_reg_6082[4]_i_24_n_0\
    );
\p_Val2_13_reg_6082_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(5),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(5),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_5_fu_4006_p2__0\(6),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(6),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => p_Val2_5_fu_4006_p2(7),
      Q => \p_Val2_13_reg_6082_reg[7]_0\(7),
      S => p_Val2_13_reg_6082
    );
\p_Val2_13_reg_6082_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[7]_i_5_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_13_reg_6082_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_13_reg_6082_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_13_reg_6082_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_4_fu_3976_p4(7),
      O(0) => \p_Val2_4_fu_3976_p4__0\(6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp67_fu_3962_p2(21 downto 20)
    );
\p_Val2_13_reg_6082_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_2_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[7]_i_5_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[7]_i_5_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[7]_i_5_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp67_fu_3962_p2(18 downto 16),
      O(3 downto 0) => \p_Val2_4_fu_3976_p4__0\(5 downto 2),
      S(3) => tmp67_fu_3962_p2(19),
      S(2) => \p_Val2_13_reg_6082[7]_i_8_n_0\,
      S(1) => \p_Val2_13_reg_6082[7]_i_9_n_0\,
      S(0) => \p_Val2_13_reg_6082[7]_i_10_n_0\
    );
\p_Val2_13_reg_6082_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[7]_i_7_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_13_reg_6082_reg[7]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_13_reg_6082_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_13_reg_6082_reg[7]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp67_fu_3962_p2(21 downto 20),
      S(3 downto 2) => B"00",
      S(1) => tmp63_reg_6047_reg_n_84,
      S(0) => tmp63_reg_6047_reg_n_85
    );
\p_Val2_13_reg_6082_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_13_reg_6082_reg[4]_i_4_n_0\,
      CO(3) => \p_Val2_13_reg_6082_reg[7]_i_7_n_0\,
      CO(2) => \p_Val2_13_reg_6082_reg[7]_i_7_n_1\,
      CO(1) => \p_Val2_13_reg_6082_reg[7]_i_7_n_2\,
      CO(0) => \p_Val2_13_reg_6082_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp63_reg_6047_reg_n_86,
      DI(2) => tmp63_reg_6047_reg_n_87,
      DI(1) => tmp63_reg_6047_reg_n_88,
      DI(0) => tmp63_reg_6047_reg_n_89,
      O(3 downto 0) => tmp67_fu_3962_p2(19 downto 16),
      S(3) => \p_Val2_13_reg_6082[7]_i_11_n_0\,
      S(2) => \p_Val2_13_reg_6082[7]_i_12_n_0\,
      S(1) => \p_Val2_13_reg_6082[7]_i_13_n_0\,
      S(0) => \p_Val2_13_reg_6082[7]_i_14_n_0\
    );
\p_Val2_14_reg_6087[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(0),
      I1 => tmp_1_i_i2_fu_4075_p1,
      O => \p_Val2_9_fu_4087_p2__0\(0)
    );
\p_Val2_14_reg_6087[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(1),
      I1 => \p_Val2_8_fu_4057_p4__0\(0),
      I2 => tmp_1_i_i2_fu_4075_p1,
      O => \p_Val2_9_fu_4087_p2__0\(1)
    );
\p_Val2_14_reg_6087[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(2),
      I1 => tmp_1_i_i2_fu_4075_p1,
      I2 => \p_Val2_8_fu_4057_p4__0\(0),
      I3 => \p_Val2_8_fu_4057_p4__0\(1),
      O => \p_Val2_9_fu_4087_p2__0\(2)
    );
\p_Val2_14_reg_6087[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(3),
      I1 => \p_Val2_8_fu_4057_p4__0\(1),
      I2 => \p_Val2_8_fu_4057_p4__0\(0),
      I3 => tmp_1_i_i2_fu_4075_p1,
      I4 => \p_Val2_8_fu_4057_p4__0\(2),
      O => \p_Val2_9_fu_4087_p2__0\(3)
    );
\p_Val2_14_reg_6087[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(2),
      I1 => tmp_1_i_i2_fu_4075_p1,
      I2 => \p_Val2_8_fu_4057_p4__0\(0),
      I3 => \p_Val2_8_fu_4057_p4__0\(1),
      I4 => \p_Val2_8_fu_4057_p4__0\(3),
      I5 => \p_Val2_8_fu_4057_p4__0\(4),
      O => \p_Val2_9_fu_4087_p2__0\(4)
    );
\p_Val2_14_reg_6087[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(11),
      I1 => tmp92_reg_6072(11),
      O => \p_Val2_14_reg_6087[4]_i_11_n_0\
    );
\p_Val2_14_reg_6087[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(10),
      I1 => tmp92_reg_6072(10),
      O => \p_Val2_14_reg_6087[4]_i_12_n_0\
    );
\p_Val2_14_reg_6087[4]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(9),
      I1 => tmp92_reg_6072(9),
      O => \p_Val2_14_reg_6087[4]_i_13_n_0\
    );
\p_Val2_14_reg_6087[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(8),
      I1 => tmp92_reg_6072(8),
      O => \p_Val2_14_reg_6087[4]_i_14_n_0\
    );
\p_Val2_14_reg_6087[4]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_90,
      I1 => tmp85_reg_6067(15),
      O => \p_Val2_14_reg_6087[4]_i_15_n_0\
    );
\p_Val2_14_reg_6087[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_91,
      I1 => tmp85_reg_6067(14),
      O => \p_Val2_14_reg_6087[4]_i_16_n_0\
    );
\p_Val2_14_reg_6087[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_92,
      I1 => tmp85_reg_6067(13),
      O => \p_Val2_14_reg_6087[4]_i_17_n_0\
    );
\p_Val2_14_reg_6087[4]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_93,
      I1 => tmp85_reg_6067(12),
      O => \p_Val2_14_reg_6087[4]_i_18_n_0\
    );
\p_Val2_14_reg_6087[4]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(7),
      I1 => tmp92_reg_6072(7),
      O => \p_Val2_14_reg_6087[4]_i_21_n_0\
    );
\p_Val2_14_reg_6087[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(6),
      I1 => tmp92_reg_6072(6),
      O => \p_Val2_14_reg_6087[4]_i_22_n_0\
    );
\p_Val2_14_reg_6087[4]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(5),
      I1 => tmp92_reg_6072(5),
      O => \p_Val2_14_reg_6087[4]_i_23_n_0\
    );
\p_Val2_14_reg_6087[4]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(4),
      I1 => tmp92_reg_6072(4),
      O => \p_Val2_14_reg_6087[4]_i_24_n_0\
    );
\p_Val2_14_reg_6087[4]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_94,
      I1 => tmp85_reg_6067(11),
      O => \p_Val2_14_reg_6087[4]_i_25_n_0\
    );
\p_Val2_14_reg_6087[4]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_95,
      I1 => tmp85_reg_6067(10),
      O => \p_Val2_14_reg_6087[4]_i_26_n_0\
    );
\p_Val2_14_reg_6087[4]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_96,
      I1 => tmp85_reg_6067(9),
      O => \p_Val2_14_reg_6087[4]_i_27_n_0\
    );
\p_Val2_14_reg_6087[4]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_97,
      I1 => tmp85_reg_6067(8),
      O => \p_Val2_14_reg_6087[4]_i_28_n_0\
    );
\p_Val2_14_reg_6087[4]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(3),
      I1 => tmp92_reg_6072(3),
      O => \p_Val2_14_reg_6087[4]_i_30_n_0\
    );
\p_Val2_14_reg_6087[4]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(2),
      I1 => tmp92_reg_6072(2),
      O => \p_Val2_14_reg_6087[4]_i_31_n_0\
    );
\p_Val2_14_reg_6087[4]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(1),
      I1 => tmp92_reg_6072(1),
      O => \p_Val2_14_reg_6087[4]_i_32_n_0\
    );
\p_Val2_14_reg_6087[4]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(0),
      I1 => tmp92_reg_6072(0),
      O => \p_Val2_14_reg_6087[4]_i_33_n_0\
    );
\p_Val2_14_reg_6087[4]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_98,
      I1 => tmp85_reg_6067(7),
      O => \p_Val2_14_reg_6087[4]_i_34_n_0\
    );
\p_Val2_14_reg_6087[4]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_99,
      I1 => tmp85_reg_6067(6),
      O => \p_Val2_14_reg_6087[4]_i_35_n_0\
    );
\p_Val2_14_reg_6087[4]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_100,
      I1 => tmp85_reg_6067(5),
      O => \p_Val2_14_reg_6087[4]_i_36_n_0\
    );
\p_Val2_14_reg_6087[4]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_101,
      I1 => tmp85_reg_6067(4),
      O => \p_Val2_14_reg_6087[4]_i_37_n_0\
    );
\p_Val2_14_reg_6087[4]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_102,
      I1 => tmp85_reg_6067(3),
      O => \p_Val2_14_reg_6087[4]_i_38_n_0\
    );
\p_Val2_14_reg_6087[4]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_103,
      I1 => tmp85_reg_6067(2),
      O => \p_Val2_14_reg_6087[4]_i_39_n_0\
    );
\p_Val2_14_reg_6087[4]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_104,
      I1 => tmp85_reg_6067(1),
      O => \p_Val2_14_reg_6087[4]_i_40_n_0\
    );
\p_Val2_14_reg_6087[4]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_105,
      I1 => tmp85_reg_6067(0),
      O => \p_Val2_14_reg_6087[4]_i_41_n_0\
    );
\p_Val2_14_reg_6087[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(15),
      I1 => tmp92_reg_6072(15),
      O => \p_Val2_14_reg_6087[4]_i_5_n_0\
    );
\p_Val2_14_reg_6087[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(14),
      I1 => tmp92_reg_6072(14),
      O => \p_Val2_14_reg_6087[4]_i_6_n_0\
    );
\p_Val2_14_reg_6087[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(13),
      I1 => tmp92_reg_6072(13),
      O => \p_Val2_14_reg_6087[4]_i_7_n_0\
    );
\p_Val2_14_reg_6087[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(12),
      I1 => tmp92_reg_6072(12),
      O => \p_Val2_14_reg_6087[4]_i_8_n_0\
    );
\p_Val2_14_reg_6087[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(5),
      I1 => \p_Val2_14_reg_6087[7]_i_4_n_0\,
      O => \p_Val2_9_fu_4087_p2__0\(5)
    );
\p_Val2_14_reg_6087[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(6),
      I1 => \p_Val2_14_reg_6087[7]_i_4_n_0\,
      I2 => \p_Val2_8_fu_4057_p4__0\(5),
      O => \p_Val2_9_fu_4087_p2__0\(6)
    );
\p_Val2_14_reg_6087[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter6_reg,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => \p_Val2_8_fu_4057_p4__0\(6),
      I3 => \p_Val2_14_reg_6087[7]_i_4_n_0\,
      I4 => \p_Val2_8_fu_4057_p4__0\(5),
      I5 => p_Val2_8_fu_4057_p4(7),
      O => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(16),
      I1 => tmp92_reg_6072(16),
      O => \p_Val2_14_reg_6087[7]_i_10_n_0\
    );
\p_Val2_14_reg_6087[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_86,
      I1 => tmp85_reg_6067(19),
      O => \p_Val2_14_reg_6087[7]_i_11_n_0\
    );
\p_Val2_14_reg_6087[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_87,
      I1 => tmp85_reg_6067(18),
      O => \p_Val2_14_reg_6087[7]_i_12_n_0\
    );
\p_Val2_14_reg_6087[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_88,
      I1 => tmp85_reg_6067(17),
      O => \p_Val2_14_reg_6087[7]_i_13_n_0\
    );
\p_Val2_14_reg_6087[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp82_reg_6062_reg_n_89,
      I1 => tmp85_reg_6067(16),
      O => \p_Val2_14_reg_6087[7]_i_14_n_0\
    );
\p_Val2_14_reg_6087[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_Val2_8_fu_4057_p4(7),
      I1 => \p_Val2_8_fu_4057_p4__0\(5),
      I2 => \p_Val2_14_reg_6087[7]_i_4_n_0\,
      I3 => \p_Val2_8_fu_4057_p4__0\(6),
      O => p_Val2_9_fu_4087_p2(7)
    );
\p_Val2_14_reg_6087[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \p_Val2_8_fu_4057_p4__0\(4),
      I1 => \p_Val2_8_fu_4057_p4__0\(3),
      I2 => \p_Val2_8_fu_4057_p4__0\(1),
      I3 => \p_Val2_8_fu_4057_p4__0\(0),
      I4 => tmp_1_i_i2_fu_4075_p1,
      I5 => \p_Val2_8_fu_4057_p4__0\(2),
      O => \p_Val2_14_reg_6087[7]_i_4_n_0\
    );
\p_Val2_14_reg_6087[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(18),
      I1 => tmp92_reg_6072(18),
      O => \p_Val2_14_reg_6087[7]_i_8_n_0\
    );
\p_Val2_14_reg_6087[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp86_fu_4043_p2(17),
      I1 => tmp92_reg_6072(17),
      O => \p_Val2_14_reg_6087[7]_i_9_n_0\
    );
\p_Val2_14_reg_6087_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(0),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(0),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(1),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(1),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(2),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(2),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(3),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(3),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(4),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(4),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_20_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_10_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_10_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_10_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => tmp82_reg_6062_reg_n_94,
      DI(2) => tmp82_reg_6062_reg_n_95,
      DI(1) => tmp82_reg_6062_reg_n_96,
      DI(0) => tmp82_reg_6062_reg_n_97,
      O(3 downto 0) => tmp86_fu_4043_p2(11 downto 8),
      S(3) => \p_Val2_14_reg_6087[4]_i_25_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_26_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_27_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_28_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_19_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_19_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_19_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp86_fu_4043_p2(3 downto 0),
      O(3 downto 0) => \NLW_p_Val2_14_reg_6087_reg[4]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_14_reg_6087[4]_i_30_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_31_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_32_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_33_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_3_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_2_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_2_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_2_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp86_fu_4043_p2(15 downto 12),
      O(3 downto 2) => \p_Val2_8_fu_4057_p4__0\(1 downto 0),
      O(1) => tmp_1_i_i2_fu_4075_p1,
      O(0) => \NLW_p_Val2_14_reg_6087_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \p_Val2_14_reg_6087[4]_i_5_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_6_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_7_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_8_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_29_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_20_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_20_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_20_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => tmp82_reg_6062_reg_n_98,
      DI(2) => tmp82_reg_6062_reg_n_99,
      DI(1) => tmp82_reg_6062_reg_n_100,
      DI(0) => tmp82_reg_6062_reg_n_101,
      O(3 downto 0) => tmp86_fu_4043_p2(7 downto 4),
      S(3) => \p_Val2_14_reg_6087[4]_i_34_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_35_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_36_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_37_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_29_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_29_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_29_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => tmp82_reg_6062_reg_n_102,
      DI(2) => tmp82_reg_6062_reg_n_103,
      DI(1) => tmp82_reg_6062_reg_n_104,
      DI(0) => tmp82_reg_6062_reg_n_105,
      O(3 downto 0) => tmp86_fu_4043_p2(3 downto 0),
      S(3) => \p_Val2_14_reg_6087[4]_i_38_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_39_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_40_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_41_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_9_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_3_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_3_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_3_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp86_fu_4043_p2(11 downto 8),
      O(3 downto 0) => \NLW_p_Val2_14_reg_6087_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_14_reg_6087[4]_i_11_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_12_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_13_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_14_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_10_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_4_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_4_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_4_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => tmp82_reg_6062_reg_n_90,
      DI(2) => tmp82_reg_6062_reg_n_91,
      DI(1) => tmp82_reg_6062_reg_n_92,
      DI(0) => tmp82_reg_6062_reg_n_93,
      O(3 downto 0) => tmp86_fu_4043_p2(15 downto 12),
      S(3) => \p_Val2_14_reg_6087[4]_i_15_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_16_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_17_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_18_n_0\
    );
\p_Val2_14_reg_6087_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_19_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[4]_i_9_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[4]_i_9_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[4]_i_9_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp86_fu_4043_p2(7 downto 4),
      O(3 downto 0) => \NLW_p_Val2_14_reg_6087_reg[4]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_14_reg_6087[4]_i_21_n_0\,
      S(2) => \p_Val2_14_reg_6087[4]_i_22_n_0\,
      S(1) => \p_Val2_14_reg_6087[4]_i_23_n_0\,
      S(0) => \p_Val2_14_reg_6087[4]_i_24_n_0\
    );
\p_Val2_14_reg_6087_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(5),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(5),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => \p_Val2_9_fu_4087_p2__0\(6),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(6),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_Val2_12_reg_60770,
      D => p_Val2_9_fu_4087_p2(7),
      Q => \p_Val2_14_reg_6087_reg[7]_0\(7),
      S => p_Val2_14_reg_6087
    );
\p_Val2_14_reg_6087_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[7]_i_5_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_14_reg_6087_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_14_reg_6087_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_14_reg_6087_reg[7]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_8_fu_4057_p4(7),
      O(0) => \p_Val2_8_fu_4057_p4__0\(6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => tmp86_fu_4043_p2(21 downto 20)
    );
\p_Val2_14_reg_6087_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_2_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[7]_i_5_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[7]_i_5_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[7]_i_5_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp86_fu_4043_p2(18 downto 16),
      O(3 downto 0) => \p_Val2_8_fu_4057_p4__0\(5 downto 2),
      S(3) => tmp86_fu_4043_p2(19),
      S(2) => \p_Val2_14_reg_6087[7]_i_8_n_0\,
      S(1) => \p_Val2_14_reg_6087[7]_i_9_n_0\,
      S(0) => \p_Val2_14_reg_6087[7]_i_10_n_0\
    );
\p_Val2_14_reg_6087_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[7]_i_7_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_14_reg_6087_reg[7]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_14_reg_6087_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_p_Val2_14_reg_6087_reg[7]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp86_fu_4043_p2(21 downto 20),
      S(3 downto 2) => B"00",
      S(1) => tmp82_reg_6062_reg_n_84,
      S(0) => tmp82_reg_6062_reg_n_85
    );
\p_Val2_14_reg_6087_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_14_reg_6087_reg[4]_i_4_n_0\,
      CO(3) => \p_Val2_14_reg_6087_reg[7]_i_7_n_0\,
      CO(2) => \p_Val2_14_reg_6087_reg[7]_i_7_n_1\,
      CO(1) => \p_Val2_14_reg_6087_reg[7]_i_7_n_2\,
      CO(0) => \p_Val2_14_reg_6087_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => tmp82_reg_6062_reg_n_86,
      DI(2) => tmp82_reg_6062_reg_n_87,
      DI(1) => tmp82_reg_6062_reg_n_88,
      DI(0) => tmp82_reg_6062_reg_n_89,
      O(3 downto 0) => tmp86_fu_4043_p2(19 downto 16),
      S(3) => \p_Val2_14_reg_6087[7]_i_11_n_0\,
      S(2) => \p_Val2_14_reg_6087[7]_i_12_n_0\,
      S(1) => \p_Val2_14_reg_6087[7]_i_13_n_0\,
      S(0) => \p_Val2_14_reg_6087[7]_i_14_n_0\
    );
p_Val2_75_0_0_1_reg_5654_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_0_0_1_reg_5654_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_0_va_16_fu_330(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_0_0_1_reg_5654_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_0_0_1_reg_5654_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => gaussian_mac_mularcU_U51_n_48,
      CEB2 => gaussian_mac_mularcU_U51_n_48,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_0_1_reg_56540,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_0_0_1_reg_5654_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_0_0_1_reg_5654_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_Val2_75_0_0_1_reg_5654_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_Val2_75_0_0_1_reg_5654_reg_n_89,
      P(15) => p_Val2_75_0_0_1_reg_5654_reg_n_90,
      P(14) => p_Val2_75_0_0_1_reg_5654_reg_n_91,
      P(13) => p_Val2_75_0_0_1_reg_5654_reg_n_92,
      P(12) => p_Val2_75_0_0_1_reg_5654_reg_n_93,
      P(11) => p_Val2_75_0_0_1_reg_5654_reg_n_94,
      P(10) => p_Val2_75_0_0_1_reg_5654_reg_n_95,
      P(9) => p_Val2_75_0_0_1_reg_5654_reg_n_96,
      P(8) => p_Val2_75_0_0_1_reg_5654_reg_n_97,
      P(7) => p_Val2_75_0_0_1_reg_5654_reg_n_98,
      P(6) => p_Val2_75_0_0_1_reg_5654_reg_n_99,
      P(5) => p_Val2_75_0_0_1_reg_5654_reg_n_100,
      P(4) => p_Val2_75_0_0_1_reg_5654_reg_n_101,
      P(3) => p_Val2_75_0_0_1_reg_5654_reg_n_102,
      P(2) => p_Val2_75_0_0_1_reg_5654_reg_n_103,
      P(1) => p_Val2_75_0_0_1_reg_5654_reg_n_104,
      P(0) => p_Val2_75_0_0_1_reg_5654_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_0_0_1_reg_5654_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U51_n_0,
      PCIN(46) => gaussian_mac_mularcU_U51_n_1,
      PCIN(45) => gaussian_mac_mularcU_U51_n_2,
      PCIN(44) => gaussian_mac_mularcU_U51_n_3,
      PCIN(43) => gaussian_mac_mularcU_U51_n_4,
      PCIN(42) => gaussian_mac_mularcU_U51_n_5,
      PCIN(41) => gaussian_mac_mularcU_U51_n_6,
      PCIN(40) => gaussian_mac_mularcU_U51_n_7,
      PCIN(39) => gaussian_mac_mularcU_U51_n_8,
      PCIN(38) => gaussian_mac_mularcU_U51_n_9,
      PCIN(37) => gaussian_mac_mularcU_U51_n_10,
      PCIN(36) => gaussian_mac_mularcU_U51_n_11,
      PCIN(35) => gaussian_mac_mularcU_U51_n_12,
      PCIN(34) => gaussian_mac_mularcU_U51_n_13,
      PCIN(33) => gaussian_mac_mularcU_U51_n_14,
      PCIN(32) => gaussian_mac_mularcU_U51_n_15,
      PCIN(31) => gaussian_mac_mularcU_U51_n_16,
      PCIN(30) => gaussian_mac_mularcU_U51_n_17,
      PCIN(29) => gaussian_mac_mularcU_U51_n_18,
      PCIN(28) => gaussian_mac_mularcU_U51_n_19,
      PCIN(27) => gaussian_mac_mularcU_U51_n_20,
      PCIN(26) => gaussian_mac_mularcU_U51_n_21,
      PCIN(25) => gaussian_mac_mularcU_U51_n_22,
      PCIN(24) => gaussian_mac_mularcU_U51_n_23,
      PCIN(23) => gaussian_mac_mularcU_U51_n_24,
      PCIN(22) => gaussian_mac_mularcU_U51_n_25,
      PCIN(21) => gaussian_mac_mularcU_U51_n_26,
      PCIN(20) => gaussian_mac_mularcU_U51_n_27,
      PCIN(19) => gaussian_mac_mularcU_U51_n_28,
      PCIN(18) => gaussian_mac_mularcU_U51_n_29,
      PCIN(17) => gaussian_mac_mularcU_U51_n_30,
      PCIN(16) => gaussian_mac_mularcU_U51_n_31,
      PCIN(15) => gaussian_mac_mularcU_U51_n_32,
      PCIN(14) => gaussian_mac_mularcU_U51_n_33,
      PCIN(13) => gaussian_mac_mularcU_U51_n_34,
      PCIN(12) => gaussian_mac_mularcU_U51_n_35,
      PCIN(11) => gaussian_mac_mularcU_U51_n_36,
      PCIN(10) => gaussian_mac_mularcU_U51_n_37,
      PCIN(9) => gaussian_mac_mularcU_U51_n_38,
      PCIN(8) => gaussian_mac_mularcU_U51_n_39,
      PCIN(7) => gaussian_mac_mularcU_U51_n_40,
      PCIN(6) => gaussian_mac_mularcU_U51_n_41,
      PCIN(5) => gaussian_mac_mularcU_U51_n_42,
      PCIN(4) => gaussian_mac_mularcU_U51_n_43,
      PCIN(3) => gaussian_mac_mularcU_U51_n_44,
      PCIN(2) => gaussian_mac_mularcU_U51_n_45,
      PCIN(1) => gaussian_mac_mularcU_U51_n_46,
      PCIN(0) => gaussian_mac_mularcU_U51_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_0_0_1_reg_5654_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_0_0_1_reg_5654_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_75_0_0_1_reg_5654_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \exitcond389_i_reg_5464_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => k_buf_2_val_9_U_n_35,
      I3 => or_cond_i_reg_5502_pp0_iter1_reg,
      O => p_Val2_75_0_0_1_reg_56540
    );
p_Val2_75_0_1_2_reg_5837_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_0_1_2_reg_5837_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_0_va_12_fu_314(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_0_1_2_reg_5837_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_0_1_2_reg_5837_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_37_reg_57470,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_0_1_2_reg_5837_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_0_1_2_reg_5837_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_Val2_75_0_1_2_reg_5837_reg_P_UNCONNECTED(47 downto 20),
      P(19) => p_Val2_75_0_1_2_reg_5837_reg_n_86,
      P(18) => p_Val2_75_0_1_2_reg_5837_reg_n_87,
      P(17) => p_Val2_75_0_1_2_reg_5837_reg_n_88,
      P(16) => p_Val2_75_0_1_2_reg_5837_reg_n_89,
      P(15) => p_Val2_75_0_1_2_reg_5837_reg_n_90,
      P(14) => p_Val2_75_0_1_2_reg_5837_reg_n_91,
      P(13) => p_Val2_75_0_1_2_reg_5837_reg_n_92,
      P(12) => p_Val2_75_0_1_2_reg_5837_reg_n_93,
      P(11) => p_Val2_75_0_1_2_reg_5837_reg_n_94,
      P(10) => p_Val2_75_0_1_2_reg_5837_reg_n_95,
      P(9) => p_Val2_75_0_1_2_reg_5837_reg_n_96,
      P(8) => p_Val2_75_0_1_2_reg_5837_reg_n_97,
      P(7) => p_Val2_75_0_1_2_reg_5837_reg_n_98,
      P(6) => p_Val2_75_0_1_2_reg_5837_reg_n_99,
      P(5) => p_Val2_75_0_1_2_reg_5837_reg_n_100,
      P(4) => p_Val2_75_0_1_2_reg_5837_reg_n_101,
      P(3) => p_Val2_75_0_1_2_reg_5837_reg_n_102,
      P(2) => p_Val2_75_0_1_2_reg_5837_reg_n_103,
      P(1) => p_Val2_75_0_1_2_reg_5837_reg_n_104,
      P(0) => p_Val2_75_0_1_2_reg_5837_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_0_1_2_reg_5837_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaudo_U63_n_0,
      PCIN(46) => gaussian_mac_mulaudo_U63_n_1,
      PCIN(45) => gaussian_mac_mulaudo_U63_n_2,
      PCIN(44) => gaussian_mac_mulaudo_U63_n_3,
      PCIN(43) => gaussian_mac_mulaudo_U63_n_4,
      PCIN(42) => gaussian_mac_mulaudo_U63_n_5,
      PCIN(41) => gaussian_mac_mulaudo_U63_n_6,
      PCIN(40) => gaussian_mac_mulaudo_U63_n_7,
      PCIN(39) => gaussian_mac_mulaudo_U63_n_8,
      PCIN(38) => gaussian_mac_mulaudo_U63_n_9,
      PCIN(37) => gaussian_mac_mulaudo_U63_n_10,
      PCIN(36) => gaussian_mac_mulaudo_U63_n_11,
      PCIN(35) => gaussian_mac_mulaudo_U63_n_12,
      PCIN(34) => gaussian_mac_mulaudo_U63_n_13,
      PCIN(33) => gaussian_mac_mulaudo_U63_n_14,
      PCIN(32) => gaussian_mac_mulaudo_U63_n_15,
      PCIN(31) => gaussian_mac_mulaudo_U63_n_16,
      PCIN(30) => gaussian_mac_mulaudo_U63_n_17,
      PCIN(29) => gaussian_mac_mulaudo_U63_n_18,
      PCIN(28) => gaussian_mac_mulaudo_U63_n_19,
      PCIN(27) => gaussian_mac_mulaudo_U63_n_20,
      PCIN(26) => gaussian_mac_mulaudo_U63_n_21,
      PCIN(25) => gaussian_mac_mulaudo_U63_n_22,
      PCIN(24) => gaussian_mac_mulaudo_U63_n_23,
      PCIN(23) => gaussian_mac_mulaudo_U63_n_24,
      PCIN(22) => gaussian_mac_mulaudo_U63_n_25,
      PCIN(21) => gaussian_mac_mulaudo_U63_n_26,
      PCIN(20) => gaussian_mac_mulaudo_U63_n_27,
      PCIN(19) => gaussian_mac_mulaudo_U63_n_28,
      PCIN(18) => gaussian_mac_mulaudo_U63_n_29,
      PCIN(17) => gaussian_mac_mulaudo_U63_n_30,
      PCIN(16) => gaussian_mac_mulaudo_U63_n_31,
      PCIN(15) => gaussian_mac_mulaudo_U63_n_32,
      PCIN(14) => gaussian_mac_mulaudo_U63_n_33,
      PCIN(13) => gaussian_mac_mulaudo_U63_n_34,
      PCIN(12) => gaussian_mac_mulaudo_U63_n_35,
      PCIN(11) => gaussian_mac_mulaudo_U63_n_36,
      PCIN(10) => gaussian_mac_mulaudo_U63_n_37,
      PCIN(9) => gaussian_mac_mulaudo_U63_n_38,
      PCIN(8) => gaussian_mac_mulaudo_U63_n_39,
      PCIN(7) => gaussian_mac_mulaudo_U63_n_40,
      PCIN(6) => gaussian_mac_mulaudo_U63_n_41,
      PCIN(5) => gaussian_mac_mulaudo_U63_n_42,
      PCIN(4) => gaussian_mac_mulaudo_U63_n_43,
      PCIN(3) => gaussian_mac_mulaudo_U63_n_44,
      PCIN(2) => gaussian_mac_mulaudo_U63_n_45,
      PCIN(1) => gaussian_mac_mulaudo_U63_n_46,
      PCIN(0) => gaussian_mac_mulaudo_U63_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_0_1_2_reg_5837_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_0_1_2_reg_5837_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_75_1_0_1_reg_5698_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_1_0_1_reg_5698_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_1_va_16_fu_410(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_1_0_1_reg_5698_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_1_0_1_reg_5698_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => gaussian_mac_mularcU_U51_n_48,
      CEB2 => gaussian_mac_mularcU_U51_n_48,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_0_1_reg_56540,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_1_0_1_reg_5698_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_1_0_1_reg_5698_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_Val2_75_1_0_1_reg_5698_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_Val2_75_1_0_1_reg_5698_reg_n_89,
      P(15) => p_Val2_75_1_0_1_reg_5698_reg_n_90,
      P(14) => p_Val2_75_1_0_1_reg_5698_reg_n_91,
      P(13) => p_Val2_75_1_0_1_reg_5698_reg_n_92,
      P(12) => p_Val2_75_1_0_1_reg_5698_reg_n_93,
      P(11) => p_Val2_75_1_0_1_reg_5698_reg_n_94,
      P(10) => p_Val2_75_1_0_1_reg_5698_reg_n_95,
      P(9) => p_Val2_75_1_0_1_reg_5698_reg_n_96,
      P(8) => p_Val2_75_1_0_1_reg_5698_reg_n_97,
      P(7) => p_Val2_75_1_0_1_reg_5698_reg_n_98,
      P(6) => p_Val2_75_1_0_1_reg_5698_reg_n_99,
      P(5) => p_Val2_75_1_0_1_reg_5698_reg_n_100,
      P(4) => p_Val2_75_1_0_1_reg_5698_reg_n_101,
      P(3) => p_Val2_75_1_0_1_reg_5698_reg_n_102,
      P(2) => p_Val2_75_1_0_1_reg_5698_reg_n_103,
      P(1) => p_Val2_75_1_0_1_reg_5698_reg_n_104,
      P(0) => p_Val2_75_1_0_1_reg_5698_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_1_0_1_reg_5698_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U52_n_0,
      PCIN(46) => gaussian_mac_mularcU_U52_n_1,
      PCIN(45) => gaussian_mac_mularcU_U52_n_2,
      PCIN(44) => gaussian_mac_mularcU_U52_n_3,
      PCIN(43) => gaussian_mac_mularcU_U52_n_4,
      PCIN(42) => gaussian_mac_mularcU_U52_n_5,
      PCIN(41) => gaussian_mac_mularcU_U52_n_6,
      PCIN(40) => gaussian_mac_mularcU_U52_n_7,
      PCIN(39) => gaussian_mac_mularcU_U52_n_8,
      PCIN(38) => gaussian_mac_mularcU_U52_n_9,
      PCIN(37) => gaussian_mac_mularcU_U52_n_10,
      PCIN(36) => gaussian_mac_mularcU_U52_n_11,
      PCIN(35) => gaussian_mac_mularcU_U52_n_12,
      PCIN(34) => gaussian_mac_mularcU_U52_n_13,
      PCIN(33) => gaussian_mac_mularcU_U52_n_14,
      PCIN(32) => gaussian_mac_mularcU_U52_n_15,
      PCIN(31) => gaussian_mac_mularcU_U52_n_16,
      PCIN(30) => gaussian_mac_mularcU_U52_n_17,
      PCIN(29) => gaussian_mac_mularcU_U52_n_18,
      PCIN(28) => gaussian_mac_mularcU_U52_n_19,
      PCIN(27) => gaussian_mac_mularcU_U52_n_20,
      PCIN(26) => gaussian_mac_mularcU_U52_n_21,
      PCIN(25) => gaussian_mac_mularcU_U52_n_22,
      PCIN(24) => gaussian_mac_mularcU_U52_n_23,
      PCIN(23) => gaussian_mac_mularcU_U52_n_24,
      PCIN(22) => gaussian_mac_mularcU_U52_n_25,
      PCIN(21) => gaussian_mac_mularcU_U52_n_26,
      PCIN(20) => gaussian_mac_mularcU_U52_n_27,
      PCIN(19) => gaussian_mac_mularcU_U52_n_28,
      PCIN(18) => gaussian_mac_mularcU_U52_n_29,
      PCIN(17) => gaussian_mac_mularcU_U52_n_30,
      PCIN(16) => gaussian_mac_mularcU_U52_n_31,
      PCIN(15) => gaussian_mac_mularcU_U52_n_32,
      PCIN(14) => gaussian_mac_mularcU_U52_n_33,
      PCIN(13) => gaussian_mac_mularcU_U52_n_34,
      PCIN(12) => gaussian_mac_mularcU_U52_n_35,
      PCIN(11) => gaussian_mac_mularcU_U52_n_36,
      PCIN(10) => gaussian_mac_mularcU_U52_n_37,
      PCIN(9) => gaussian_mac_mularcU_U52_n_38,
      PCIN(8) => gaussian_mac_mularcU_U52_n_39,
      PCIN(7) => gaussian_mac_mularcU_U52_n_40,
      PCIN(6) => gaussian_mac_mularcU_U52_n_41,
      PCIN(5) => gaussian_mac_mularcU_U52_n_42,
      PCIN(4) => gaussian_mac_mularcU_U52_n_43,
      PCIN(3) => gaussian_mac_mularcU_U52_n_44,
      PCIN(2) => gaussian_mac_mularcU_U52_n_45,
      PCIN(1) => gaussian_mac_mularcU_U52_n_46,
      PCIN(0) => gaussian_mac_mularcU_U52_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_1_0_1_reg_5698_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_1_0_1_reg_5698_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_75_1_1_2_reg_5862_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_1_1_2_reg_5862_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_1_va_12_fu_394(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_1_1_2_reg_5862_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_1_1_2_reg_5862_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_37_reg_57470,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_1_1_2_reg_5862_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_1_1_2_reg_5862_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_Val2_75_1_1_2_reg_5862_reg_P_UNCONNECTED(47 downto 20),
      P(19) => p_Val2_75_1_1_2_reg_5862_reg_n_86,
      P(18) => p_Val2_75_1_1_2_reg_5862_reg_n_87,
      P(17) => p_Val2_75_1_1_2_reg_5862_reg_n_88,
      P(16) => p_Val2_75_1_1_2_reg_5862_reg_n_89,
      P(15) => p_Val2_75_1_1_2_reg_5862_reg_n_90,
      P(14) => p_Val2_75_1_1_2_reg_5862_reg_n_91,
      P(13) => p_Val2_75_1_1_2_reg_5862_reg_n_92,
      P(12) => p_Val2_75_1_1_2_reg_5862_reg_n_93,
      P(11) => p_Val2_75_1_1_2_reg_5862_reg_n_94,
      P(10) => p_Val2_75_1_1_2_reg_5862_reg_n_95,
      P(9) => p_Val2_75_1_1_2_reg_5862_reg_n_96,
      P(8) => p_Val2_75_1_1_2_reg_5862_reg_n_97,
      P(7) => p_Val2_75_1_1_2_reg_5862_reg_n_98,
      P(6) => p_Val2_75_1_1_2_reg_5862_reg_n_99,
      P(5) => p_Val2_75_1_1_2_reg_5862_reg_n_100,
      P(4) => p_Val2_75_1_1_2_reg_5862_reg_n_101,
      P(3) => p_Val2_75_1_1_2_reg_5862_reg_n_102,
      P(2) => p_Val2_75_1_1_2_reg_5862_reg_n_103,
      P(1) => p_Val2_75_1_1_2_reg_5862_reg_n_104,
      P(0) => p_Val2_75_1_1_2_reg_5862_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_1_1_2_reg_5862_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaudo_U66_n_0,
      PCIN(46) => gaussian_mac_mulaudo_U66_n_1,
      PCIN(45) => gaussian_mac_mulaudo_U66_n_2,
      PCIN(44) => gaussian_mac_mulaudo_U66_n_3,
      PCIN(43) => gaussian_mac_mulaudo_U66_n_4,
      PCIN(42) => gaussian_mac_mulaudo_U66_n_5,
      PCIN(41) => gaussian_mac_mulaudo_U66_n_6,
      PCIN(40) => gaussian_mac_mulaudo_U66_n_7,
      PCIN(39) => gaussian_mac_mulaudo_U66_n_8,
      PCIN(38) => gaussian_mac_mulaudo_U66_n_9,
      PCIN(37) => gaussian_mac_mulaudo_U66_n_10,
      PCIN(36) => gaussian_mac_mulaudo_U66_n_11,
      PCIN(35) => gaussian_mac_mulaudo_U66_n_12,
      PCIN(34) => gaussian_mac_mulaudo_U66_n_13,
      PCIN(33) => gaussian_mac_mulaudo_U66_n_14,
      PCIN(32) => gaussian_mac_mulaudo_U66_n_15,
      PCIN(31) => gaussian_mac_mulaudo_U66_n_16,
      PCIN(30) => gaussian_mac_mulaudo_U66_n_17,
      PCIN(29) => gaussian_mac_mulaudo_U66_n_18,
      PCIN(28) => gaussian_mac_mulaudo_U66_n_19,
      PCIN(27) => gaussian_mac_mulaudo_U66_n_20,
      PCIN(26) => gaussian_mac_mulaudo_U66_n_21,
      PCIN(25) => gaussian_mac_mulaudo_U66_n_22,
      PCIN(24) => gaussian_mac_mulaudo_U66_n_23,
      PCIN(23) => gaussian_mac_mulaudo_U66_n_24,
      PCIN(22) => gaussian_mac_mulaudo_U66_n_25,
      PCIN(21) => gaussian_mac_mulaudo_U66_n_26,
      PCIN(20) => gaussian_mac_mulaudo_U66_n_27,
      PCIN(19) => gaussian_mac_mulaudo_U66_n_28,
      PCIN(18) => gaussian_mac_mulaudo_U66_n_29,
      PCIN(17) => gaussian_mac_mulaudo_U66_n_30,
      PCIN(16) => gaussian_mac_mulaudo_U66_n_31,
      PCIN(15) => gaussian_mac_mulaudo_U66_n_32,
      PCIN(14) => gaussian_mac_mulaudo_U66_n_33,
      PCIN(13) => gaussian_mac_mulaudo_U66_n_34,
      PCIN(12) => gaussian_mac_mulaudo_U66_n_35,
      PCIN(11) => gaussian_mac_mulaudo_U66_n_36,
      PCIN(10) => gaussian_mac_mulaudo_U66_n_37,
      PCIN(9) => gaussian_mac_mulaudo_U66_n_38,
      PCIN(8) => gaussian_mac_mulaudo_U66_n_39,
      PCIN(7) => gaussian_mac_mulaudo_U66_n_40,
      PCIN(6) => gaussian_mac_mulaudo_U66_n_41,
      PCIN(5) => gaussian_mac_mulaudo_U66_n_42,
      PCIN(4) => gaussian_mac_mulaudo_U66_n_43,
      PCIN(3) => gaussian_mac_mulaudo_U66_n_44,
      PCIN(2) => gaussian_mac_mulaudo_U66_n_45,
      PCIN(1) => gaussian_mac_mulaudo_U66_n_46,
      PCIN(0) => gaussian_mac_mulaudo_U66_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_1_1_2_reg_5862_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_1_1_2_reg_5862_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_75_2_0_1_reg_5742_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_2_0_1_reg_5742_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_2_va_16_fu_490(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_2_0_1_reg_5742_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_2_0_1_reg_5742_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => gaussian_mac_mularcU_U51_n_48,
      CEB2 => gaussian_mac_mularcU_U51_n_48,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_0_1_reg_56540,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_2_0_1_reg_5742_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_2_0_1_reg_5742_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_Val2_75_2_0_1_reg_5742_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_Val2_75_2_0_1_reg_5742_reg_n_89,
      P(15) => p_Val2_75_2_0_1_reg_5742_reg_n_90,
      P(14) => p_Val2_75_2_0_1_reg_5742_reg_n_91,
      P(13) => p_Val2_75_2_0_1_reg_5742_reg_n_92,
      P(12) => p_Val2_75_2_0_1_reg_5742_reg_n_93,
      P(11) => p_Val2_75_2_0_1_reg_5742_reg_n_94,
      P(10) => p_Val2_75_2_0_1_reg_5742_reg_n_95,
      P(9) => p_Val2_75_2_0_1_reg_5742_reg_n_96,
      P(8) => p_Val2_75_2_0_1_reg_5742_reg_n_97,
      P(7) => p_Val2_75_2_0_1_reg_5742_reg_n_98,
      P(6) => p_Val2_75_2_0_1_reg_5742_reg_n_99,
      P(5) => p_Val2_75_2_0_1_reg_5742_reg_n_100,
      P(4) => p_Val2_75_2_0_1_reg_5742_reg_n_101,
      P(3) => p_Val2_75_2_0_1_reg_5742_reg_n_102,
      P(2) => p_Val2_75_2_0_1_reg_5742_reg_n_103,
      P(1) => p_Val2_75_2_0_1_reg_5742_reg_n_104,
      P(0) => p_Val2_75_2_0_1_reg_5742_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_2_0_1_reg_5742_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U53_n_0,
      PCIN(46) => gaussian_mac_mularcU_U53_n_1,
      PCIN(45) => gaussian_mac_mularcU_U53_n_2,
      PCIN(44) => gaussian_mac_mularcU_U53_n_3,
      PCIN(43) => gaussian_mac_mularcU_U53_n_4,
      PCIN(42) => gaussian_mac_mularcU_U53_n_5,
      PCIN(41) => gaussian_mac_mularcU_U53_n_6,
      PCIN(40) => gaussian_mac_mularcU_U53_n_7,
      PCIN(39) => gaussian_mac_mularcU_U53_n_8,
      PCIN(38) => gaussian_mac_mularcU_U53_n_9,
      PCIN(37) => gaussian_mac_mularcU_U53_n_10,
      PCIN(36) => gaussian_mac_mularcU_U53_n_11,
      PCIN(35) => gaussian_mac_mularcU_U53_n_12,
      PCIN(34) => gaussian_mac_mularcU_U53_n_13,
      PCIN(33) => gaussian_mac_mularcU_U53_n_14,
      PCIN(32) => gaussian_mac_mularcU_U53_n_15,
      PCIN(31) => gaussian_mac_mularcU_U53_n_16,
      PCIN(30) => gaussian_mac_mularcU_U53_n_17,
      PCIN(29) => gaussian_mac_mularcU_U53_n_18,
      PCIN(28) => gaussian_mac_mularcU_U53_n_19,
      PCIN(27) => gaussian_mac_mularcU_U53_n_20,
      PCIN(26) => gaussian_mac_mularcU_U53_n_21,
      PCIN(25) => gaussian_mac_mularcU_U53_n_22,
      PCIN(24) => gaussian_mac_mularcU_U53_n_23,
      PCIN(23) => gaussian_mac_mularcU_U53_n_24,
      PCIN(22) => gaussian_mac_mularcU_U53_n_25,
      PCIN(21) => gaussian_mac_mularcU_U53_n_26,
      PCIN(20) => gaussian_mac_mularcU_U53_n_27,
      PCIN(19) => gaussian_mac_mularcU_U53_n_28,
      PCIN(18) => gaussian_mac_mularcU_U53_n_29,
      PCIN(17) => gaussian_mac_mularcU_U53_n_30,
      PCIN(16) => gaussian_mac_mularcU_U53_n_31,
      PCIN(15) => gaussian_mac_mularcU_U53_n_32,
      PCIN(14) => gaussian_mac_mularcU_U53_n_33,
      PCIN(13) => gaussian_mac_mularcU_U53_n_34,
      PCIN(12) => gaussian_mac_mularcU_U53_n_35,
      PCIN(11) => gaussian_mac_mularcU_U53_n_36,
      PCIN(10) => gaussian_mac_mularcU_U53_n_37,
      PCIN(9) => gaussian_mac_mularcU_U53_n_38,
      PCIN(8) => gaussian_mac_mularcU_U53_n_39,
      PCIN(7) => gaussian_mac_mularcU_U53_n_40,
      PCIN(6) => gaussian_mac_mularcU_U53_n_41,
      PCIN(5) => gaussian_mac_mularcU_U53_n_42,
      PCIN(4) => gaussian_mac_mularcU_U53_n_43,
      PCIN(3) => gaussian_mac_mularcU_U53_n_44,
      PCIN(2) => gaussian_mac_mularcU_U53_n_45,
      PCIN(1) => gaussian_mac_mularcU_U53_n_46,
      PCIN(0) => gaussian_mac_mularcU_U53_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_2_0_1_reg_5742_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_2_0_1_reg_5742_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_75_2_1_2_reg_5887_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_75_2_1_2_reg_5887_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_2_va_12_fu_474(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_75_2_1_2_reg_5887_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_75_2_1_2_reg_5887_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_37_reg_57470,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_75_2_1_2_reg_5887_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_75_2_1_2_reg_5887_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_Val2_75_2_1_2_reg_5887_reg_P_UNCONNECTED(47 downto 20),
      P(19) => p_Val2_75_2_1_2_reg_5887_reg_n_86,
      P(18) => p_Val2_75_2_1_2_reg_5887_reg_n_87,
      P(17) => p_Val2_75_2_1_2_reg_5887_reg_n_88,
      P(16) => p_Val2_75_2_1_2_reg_5887_reg_n_89,
      P(15) => p_Val2_75_2_1_2_reg_5887_reg_n_90,
      P(14) => p_Val2_75_2_1_2_reg_5887_reg_n_91,
      P(13) => p_Val2_75_2_1_2_reg_5887_reg_n_92,
      P(12) => p_Val2_75_2_1_2_reg_5887_reg_n_93,
      P(11) => p_Val2_75_2_1_2_reg_5887_reg_n_94,
      P(10) => p_Val2_75_2_1_2_reg_5887_reg_n_95,
      P(9) => p_Val2_75_2_1_2_reg_5887_reg_n_96,
      P(8) => p_Val2_75_2_1_2_reg_5887_reg_n_97,
      P(7) => p_Val2_75_2_1_2_reg_5887_reg_n_98,
      P(6) => p_Val2_75_2_1_2_reg_5887_reg_n_99,
      P(5) => p_Val2_75_2_1_2_reg_5887_reg_n_100,
      P(4) => p_Val2_75_2_1_2_reg_5887_reg_n_101,
      P(3) => p_Val2_75_2_1_2_reg_5887_reg_n_102,
      P(2) => p_Val2_75_2_1_2_reg_5887_reg_n_103,
      P(1) => p_Val2_75_2_1_2_reg_5887_reg_n_104,
      P(0) => p_Val2_75_2_1_2_reg_5887_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_75_2_1_2_reg_5887_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaudo_U69_n_0,
      PCIN(46) => gaussian_mac_mulaudo_U69_n_1,
      PCIN(45) => gaussian_mac_mulaudo_U69_n_2,
      PCIN(44) => gaussian_mac_mulaudo_U69_n_3,
      PCIN(43) => gaussian_mac_mulaudo_U69_n_4,
      PCIN(42) => gaussian_mac_mulaudo_U69_n_5,
      PCIN(41) => gaussian_mac_mulaudo_U69_n_6,
      PCIN(40) => gaussian_mac_mulaudo_U69_n_7,
      PCIN(39) => gaussian_mac_mulaudo_U69_n_8,
      PCIN(38) => gaussian_mac_mulaudo_U69_n_9,
      PCIN(37) => gaussian_mac_mulaudo_U69_n_10,
      PCIN(36) => gaussian_mac_mulaudo_U69_n_11,
      PCIN(35) => gaussian_mac_mulaudo_U69_n_12,
      PCIN(34) => gaussian_mac_mulaudo_U69_n_13,
      PCIN(33) => gaussian_mac_mulaudo_U69_n_14,
      PCIN(32) => gaussian_mac_mulaudo_U69_n_15,
      PCIN(31) => gaussian_mac_mulaudo_U69_n_16,
      PCIN(30) => gaussian_mac_mulaudo_U69_n_17,
      PCIN(29) => gaussian_mac_mulaudo_U69_n_18,
      PCIN(28) => gaussian_mac_mulaudo_U69_n_19,
      PCIN(27) => gaussian_mac_mulaudo_U69_n_20,
      PCIN(26) => gaussian_mac_mulaudo_U69_n_21,
      PCIN(25) => gaussian_mac_mulaudo_U69_n_22,
      PCIN(24) => gaussian_mac_mulaudo_U69_n_23,
      PCIN(23) => gaussian_mac_mulaudo_U69_n_24,
      PCIN(22) => gaussian_mac_mulaudo_U69_n_25,
      PCIN(21) => gaussian_mac_mulaudo_U69_n_26,
      PCIN(20) => gaussian_mac_mulaudo_U69_n_27,
      PCIN(19) => gaussian_mac_mulaudo_U69_n_28,
      PCIN(18) => gaussian_mac_mulaudo_U69_n_29,
      PCIN(17) => gaussian_mac_mulaudo_U69_n_30,
      PCIN(16) => gaussian_mac_mulaudo_U69_n_31,
      PCIN(15) => gaussian_mac_mulaudo_U69_n_32,
      PCIN(14) => gaussian_mac_mulaudo_U69_n_33,
      PCIN(13) => gaussian_mac_mulaudo_U69_n_34,
      PCIN(12) => gaussian_mac_mulaudo_U69_n_35,
      PCIN(11) => gaussian_mac_mulaudo_U69_n_36,
      PCIN(10) => gaussian_mac_mulaudo_U69_n_37,
      PCIN(9) => gaussian_mac_mulaudo_U69_n_38,
      PCIN(8) => gaussian_mac_mulaudo_U69_n_39,
      PCIN(7) => gaussian_mac_mulaudo_U69_n_40,
      PCIN(6) => gaussian_mac_mulaudo_U69_n_41,
      PCIN(5) => gaussian_mac_mulaudo_U69_n_42,
      PCIN(4) => gaussian_mac_mulaudo_U69_n_43,
      PCIN(3) => gaussian_mac_mulaudo_U69_n_44,
      PCIN(2) => gaussian_mac_mulaudo_U69_n_45,
      PCIN(1) => gaussian_mac_mulaudo_U69_n_46,
      PCIN(0) => gaussian_mac_mulaudo_U69_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_75_2_1_2_reg_5887_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_75_2_1_2_reg_5887_reg_UNDERFLOW_UNCONNECTED
    );
p_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_93,
      I1 => tmp38_reg_5767_reg_n_93,
      O => p_i_10_n_0
    );
\p_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_5,
      I1 => gaussian_mac_mulaxdS_U72_n_3,
      O => \p_i_10__0_n_0\
    );
\p_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_93,
      I1 => tmp57_reg_5792_reg_n_93,
      O => \p_i_10__1_n_0\
    );
\p_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_5,
      I1 => gaussian_mac_mulaxdS_U78_n_3,
      O => \p_i_10__2_n_0\
    );
\p_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_93,
      I1 => tmp76_reg_5817_reg_n_93,
      O => \p_i_10__3_n_0\
    );
\p_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_5,
      I1 => gaussian_mac_mulaxdS_U84_n_3,
      O => \p_i_10__4_n_0\
    );
p_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_94,
      I1 => tmp38_reg_5767_reg_n_94,
      O => p_i_11_n_0
    );
\p_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_6,
      I1 => gaussian_mac_mulaxdS_U72_n_4,
      O => \p_i_11__0_n_0\
    );
\p_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_94,
      I1 => tmp57_reg_5792_reg_n_94,
      O => \p_i_11__1_n_0\
    );
\p_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_6,
      I1 => gaussian_mac_mulaxdS_U78_n_4,
      O => \p_i_11__2_n_0\
    );
\p_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_94,
      I1 => tmp76_reg_5817_reg_n_94,
      O => \p_i_11__3_n_0\
    );
\p_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_6,
      I1 => gaussian_mac_mulaxdS_U84_n_4,
      O => \p_i_11__4_n_0\
    );
p_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_95,
      I1 => tmp38_reg_5767_reg_n_95,
      O => p_i_12_n_0
    );
\p_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_7,
      I1 => gaussian_mac_mulaxdS_U72_n_5,
      O => \p_i_12__0_n_0\
    );
\p_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_95,
      I1 => tmp57_reg_5792_reg_n_95,
      O => \p_i_12__1_n_0\
    );
\p_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_7,
      I1 => gaussian_mac_mulaxdS_U78_n_5,
      O => \p_i_12__2_n_0\
    );
\p_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_95,
      I1 => tmp76_reg_5817_reg_n_95,
      O => \p_i_12__3_n_0\
    );
\p_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_7,
      I1 => gaussian_mac_mulaxdS_U84_n_5,
      O => \p_i_12__4_n_0\
    );
p_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_96,
      I1 => tmp38_reg_5767_reg_n_96,
      O => p_i_13_n_0
    );
\p_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_8,
      I1 => gaussian_mac_mulaxdS_U72_n_6,
      O => \p_i_13__0_n_0\
    );
\p_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_96,
      I1 => tmp57_reg_5792_reg_n_96,
      O => \p_i_13__1_n_0\
    );
\p_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_8,
      I1 => gaussian_mac_mulaxdS_U78_n_6,
      O => \p_i_13__2_n_0\
    );
\p_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_96,
      I1 => tmp76_reg_5817_reg_n_96,
      O => \p_i_13__3_n_0\
    );
\p_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_8,
      I1 => gaussian_mac_mulaxdS_U84_n_6,
      O => \p_i_13__4_n_0\
    );
p_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_97,
      I1 => tmp38_reg_5767_reg_n_97,
      O => p_i_14_n_0
    );
\p_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_9,
      I1 => gaussian_mac_mulaxdS_U72_n_7,
      O => \p_i_14__0_n_0\
    );
\p_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_97,
      I1 => tmp57_reg_5792_reg_n_97,
      O => \p_i_14__1_n_0\
    );
\p_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_9,
      I1 => gaussian_mac_mulaxdS_U78_n_7,
      O => \p_i_14__2_n_0\
    );
\p_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_97,
      I1 => tmp76_reg_5817_reg_n_97,
      O => \p_i_14__3_n_0\
    );
\p_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_9,
      I1 => gaussian_mac_mulaxdS_U84_n_7,
      O => \p_i_14__4_n_0\
    );
p_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_98,
      I1 => tmp38_reg_5767_reg_n_98,
      O => p_i_15_n_0
    );
\p_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_10,
      I1 => gaussian_mac_mulaxdS_U72_n_8,
      O => \p_i_15__0_n_0\
    );
\p_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_98,
      I1 => tmp57_reg_5792_reg_n_98,
      O => \p_i_15__1_n_0\
    );
\p_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_10,
      I1 => gaussian_mac_mulaxdS_U78_n_8,
      O => \p_i_15__2_n_0\
    );
\p_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_98,
      I1 => tmp76_reg_5817_reg_n_98,
      O => \p_i_15__3_n_0\
    );
\p_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_10,
      I1 => gaussian_mac_mulaxdS_U84_n_8,
      O => \p_i_15__4_n_0\
    );
p_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_99,
      I1 => tmp38_reg_5767_reg_n_99,
      O => p_i_16_n_0
    );
\p_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_11,
      I1 => gaussian_mac_mulaxdS_U72_n_9,
      O => \p_i_16__0_n_0\
    );
\p_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_99,
      I1 => tmp57_reg_5792_reg_n_99,
      O => \p_i_16__1_n_0\
    );
\p_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_11,
      I1 => gaussian_mac_mulaxdS_U78_n_9,
      O => \p_i_16__2_n_0\
    );
\p_i_16__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_99,
      I1 => tmp76_reg_5817_reg_n_99,
      O => \p_i_16__3_n_0\
    );
\p_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_11,
      I1 => gaussian_mac_mulaxdS_U84_n_9,
      O => \p_i_16__4_n_0\
    );
p_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_100,
      I1 => tmp38_reg_5767_reg_n_100,
      O => p_i_17_n_0
    );
\p_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_12,
      I1 => gaussian_mac_mulaxdS_U72_n_10,
      O => \p_i_17__0_n_0\
    );
\p_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_100,
      I1 => tmp57_reg_5792_reg_n_100,
      O => \p_i_17__1_n_0\
    );
\p_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_12,
      I1 => gaussian_mac_mulaxdS_U78_n_10,
      O => \p_i_17__2_n_0\
    );
\p_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_100,
      I1 => tmp76_reg_5817_reg_n_100,
      O => \p_i_17__3_n_0\
    );
\p_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_12,
      I1 => gaussian_mac_mulaxdS_U84_n_10,
      O => \p_i_17__4_n_0\
    );
p_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_101,
      I1 => tmp38_reg_5767_reg_n_101,
      O => p_i_18_n_0
    );
\p_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_13,
      I1 => gaussian_mac_mulaxdS_U72_n_11,
      O => \p_i_18__0_n_0\
    );
\p_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_101,
      I1 => tmp57_reg_5792_reg_n_101,
      O => \p_i_18__1_n_0\
    );
\p_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_13,
      I1 => gaussian_mac_mulaxdS_U78_n_11,
      O => \p_i_18__2_n_0\
    );
\p_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_101,
      I1 => tmp76_reg_5817_reg_n_101,
      O => \p_i_18__3_n_0\
    );
\p_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_13,
      I1 => gaussian_mac_mulaxdS_U84_n_11,
      O => \p_i_18__4_n_0\
    );
p_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_102,
      I1 => tmp38_reg_5767_reg_n_102,
      O => p_i_19_n_0
    );
\p_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_14,
      I1 => gaussian_mac_mulaxdS_U72_n_12,
      O => \p_i_19__0_n_0\
    );
\p_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_102,
      I1 => tmp57_reg_5792_reg_n_102,
      O => \p_i_19__1_n_0\
    );
\p_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_14,
      I1 => gaussian_mac_mulaxdS_U78_n_12,
      O => \p_i_19__2_n_0\
    );
\p_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_102,
      I1 => tmp76_reg_5817_reg_n_102,
      O => \p_i_19__3_n_0\
    );
\p_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_14,
      I1 => gaussian_mac_mulaxdS_U84_n_12,
      O => \p_i_19__4_n_0\
    );
\p_i_1__0__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_2__0_n_0\,
      CO(3 downto 0) => \NLW_p_i_1__0__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_1__0__0_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_75_0_2_1_fu_3404_p2(20),
      S(3 downto 1) => B"000",
      S(0) => gaussian_mac_mulayd2_U73_n_0
    );
\p_i_1__1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_p_i_1__1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_1__1__0_n_2\,
      CO(0) => \p_i_1__1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp56_reg_5787_reg_n_89,
      O(3) => \NLW_p_i_1__1__0_O_UNCONNECTED\(3),
      O(2) => \p_i_1__1__0_n_5\,
      O(1) => \p_i_1__1__0_n_6\,
      O(0) => \p_i_1__1__0_n_7\,
      S(3) => '0',
      S(2) => tmp56_reg_5787_reg_n_87,
      S(1) => tmp56_reg_5787_reg_n_88,
      S(0) => \p_i_6__1_n_0\
    );
\p_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_2_n_0,
      CO(3 downto 2) => \NLW_p_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_1__2_n_2\,
      CO(0) => \p_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp37_reg_5762_reg_n_89,
      O(3) => \NLW_p_i_1__2_O_UNCONNECTED\(3),
      O(2) => \p_i_1__2_n_5\,
      O(1) => \p_i_1__2_n_6\,
      O(0) => \p_i_1__2_n_7\,
      S(3) => '0',
      S(2) => tmp37_reg_5762_reg_n_87,
      S(1) => tmp37_reg_5762_reg_n_88,
      S(0) => p_i_6_n_0
    );
\p_i_1__2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_2__2_n_0\,
      CO(3 downto 0) => \NLW_p_i_1__2__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_1__2__0_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_75_1_2_1_fu_3476_p2(20),
      S(3 downto 1) => B"000",
      S(0) => gaussian_mac_mulayd2_U79_n_0
    );
\p_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_2__3_n_0\,
      CO(3 downto 2) => \NLW_p_i_1__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_i_1__3_n_2\,
      CO(0) => \p_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp75_reg_5812_reg_n_89,
      O(3) => \NLW_p_i_1__3_O_UNCONNECTED\(3),
      O(2) => \p_i_1__3_n_5\,
      O(1) => \p_i_1__3_n_6\,
      O(0) => \p_i_1__3_n_7\,
      S(3) => '0',
      S(2) => tmp75_reg_5812_reg_n_87,
      S(1) => tmp75_reg_5812_reg_n_88,
      S(0) => \p_i_6__3_n_0\
    );
\p_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_2__4_n_0\,
      CO(3 downto 0) => \NLW_p_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => p_Val2_75_2_2_1_fu_3548_p2(20),
      S(3 downto 1) => B"000",
      S(0) => gaussian_mac_mulayd2_U85_n_0
    );
p_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_3_n_0,
      CO(3) => p_i_2_n_0,
      CO(2) => p_i_2_n_1,
      CO(1) => p_i_2_n_2,
      CO(0) => p_i_2_n_3,
      CYINIT => '0',
      DI(3) => tmp37_reg_5762_reg_n_90,
      DI(2) => tmp37_reg_5762_reg_n_91,
      DI(1) => tmp37_reg_5762_reg_n_92,
      DI(0) => tmp37_reg_5762_reg_n_93,
      O(3) => p_i_2_n_4,
      O(2) => p_i_2_n_5,
      O(1) => p_i_2_n_6,
      O(0) => p_i_2_n_7,
      S(3) => p_i_7_n_0,
      S(2) => p_i_8_n_0,
      S(1) => p_i_9_n_0,
      S(0) => p_i_10_n_0
    );
p_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_103,
      I1 => tmp38_reg_5767_reg_n_103,
      O => p_i_20_n_0
    );
\p_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_15,
      I1 => gaussian_mac_mulaxdS_U72_n_13,
      O => \p_i_20__0_n_0\
    );
\p_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_103,
      I1 => tmp57_reg_5792_reg_n_103,
      O => \p_i_20__1_n_0\
    );
\p_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_15,
      I1 => gaussian_mac_mulaxdS_U78_n_13,
      O => \p_i_20__2_n_0\
    );
\p_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_103,
      I1 => tmp76_reg_5817_reg_n_103,
      O => \p_i_20__3_n_0\
    );
\p_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_15,
      I1 => gaussian_mac_mulaxdS_U84_n_13,
      O => \p_i_20__4_n_0\
    );
p_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_104,
      I1 => tmp38_reg_5767_reg_n_104,
      O => p_i_21_n_0
    );
\p_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_16,
      I1 => gaussian_mac_mulaxdS_U72_n_14,
      O => \p_i_21__0_n_0\
    );
\p_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_104,
      I1 => tmp57_reg_5792_reg_n_104,
      O => \p_i_21__1_n_0\
    );
\p_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_16,
      I1 => gaussian_mac_mulaxdS_U78_n_14,
      O => \p_i_21__2_n_0\
    );
\p_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_104,
      I1 => tmp76_reg_5817_reg_n_104,
      O => \p_i_21__3_n_0\
    );
\p_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_16,
      I1 => gaussian_mac_mulaxdS_U84_n_14,
      O => \p_i_21__4_n_0\
    );
p_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_105,
      I1 => tmp38_reg_5767_reg_n_105,
      O => p_i_22_n_0
    );
\p_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_17,
      I1 => gaussian_mac_mulaxdS_U72_n_15,
      O => \p_i_22__0_n_0\
    );
\p_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_105,
      I1 => tmp57_reg_5792_reg_n_105,
      O => \p_i_22__1_n_0\
    );
\p_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_17,
      I1 => gaussian_mac_mulaxdS_U78_n_15,
      O => \p_i_22__2_n_0\
    );
\p_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_105,
      I1 => tmp76_reg_5817_reg_n_105,
      O => \p_i_22__3_n_0\
    );
\p_i_22__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_17,
      I1 => gaussian_mac_mulaxdS_U84_n_15,
      O => \p_i_22__4_n_0\
    );
p_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_18,
      I1 => gaussian_mac_mulaxdS_U72_n_16,
      O => p_i_23_n_0
    );
\p_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_18,
      I1 => gaussian_mac_mulaxdS_U78_n_16,
      O => \p_i_23__0_n_0\
    );
\p_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_18,
      I1 => gaussian_mac_mulaxdS_U84_n_16,
      O => \p_i_23__1_n_0\
    );
p_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_19,
      I1 => gaussian_mac_mulaxdS_U72_n_17,
      O => p_i_24_n_0
    );
\p_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_19,
      I1 => gaussian_mac_mulaxdS_U78_n_17,
      O => \p_i_24__0_n_0\
    );
\p_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_19,
      I1 => gaussian_mac_mulaxdS_U84_n_17,
      O => \p_i_24__1_n_0\
    );
p_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_20,
      I1 => gaussian_mac_mulaxdS_U72_n_18,
      O => p_i_25_n_0
    );
\p_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_20,
      I1 => gaussian_mac_mulaxdS_U78_n_18,
      O => \p_i_25__0_n_0\
    );
\p_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_20,
      I1 => gaussian_mac_mulaxdS_U84_n_18,
      O => \p_i_25__1_n_0\
    );
\p_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_3__0_n_0\,
      CO(3) => \p_i_2__0_n_0\,
      CO(2) => \p_i_2__0_n_1\,
      CO(1) => \p_i_2__0_n_2\,
      CO(0) => \p_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulayd2_U73_n_2,
      DI(1) => gaussian_mac_mulayd2_U73_n_3,
      DI(0) => gaussian_mac_mulayd2_U73_n_4,
      O(3 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(19 downto 16),
      S(3) => gaussian_mac_mulayd2_U73_n_1,
      S(2) => \p_i_7__0_n_0\,
      S(1) => \p_i_8__0_n_0\,
      S(0) => \p_i_9__0_n_0\
    );
\p_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_3__1_n_0\,
      CO(3) => \p_i_2__1_n_0\,
      CO(2) => \p_i_2__1_n_1\,
      CO(1) => \p_i_2__1_n_2\,
      CO(0) => \p_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => tmp56_reg_5787_reg_n_90,
      DI(2) => tmp56_reg_5787_reg_n_91,
      DI(1) => tmp56_reg_5787_reg_n_92,
      DI(0) => tmp56_reg_5787_reg_n_93,
      O(3) => \p_i_2__1_n_4\,
      O(2) => \p_i_2__1_n_5\,
      O(1) => \p_i_2__1_n_6\,
      O(0) => \p_i_2__1_n_7\,
      S(3) => \p_i_7__1_n_0\,
      S(2) => \p_i_8__1_n_0\,
      S(1) => \p_i_9__1_n_0\,
      S(0) => \p_i_10__1_n_0\
    );
\p_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_3__2_n_0\,
      CO(3) => \p_i_2__2_n_0\,
      CO(2) => \p_i_2__2_n_1\,
      CO(1) => \p_i_2__2_n_2\,
      CO(0) => \p_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulayd2_U79_n_2,
      DI(1) => gaussian_mac_mulayd2_U79_n_3,
      DI(0) => gaussian_mac_mulayd2_U79_n_4,
      O(3 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(19 downto 16),
      S(3) => gaussian_mac_mulayd2_U79_n_1,
      S(2) => \p_i_7__2_n_0\,
      S(1) => \p_i_8__2_n_0\,
      S(0) => \p_i_9__2_n_0\
    );
\p_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_3__3_n_0\,
      CO(3) => \p_i_2__3_n_0\,
      CO(2) => \p_i_2__3_n_1\,
      CO(1) => \p_i_2__3_n_2\,
      CO(0) => \p_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => tmp75_reg_5812_reg_n_90,
      DI(2) => tmp75_reg_5812_reg_n_91,
      DI(1) => tmp75_reg_5812_reg_n_92,
      DI(0) => tmp75_reg_5812_reg_n_93,
      O(3) => \p_i_2__3_n_4\,
      O(2) => \p_i_2__3_n_5\,
      O(1) => \p_i_2__3_n_6\,
      O(0) => \p_i_2__3_n_7\,
      S(3) => \p_i_7__3_n_0\,
      S(2) => \p_i_8__3_n_0\,
      S(1) => \p_i_9__3_n_0\,
      S(0) => \p_i_10__3_n_0\
    );
\p_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_3__4_n_0\,
      CO(3) => \p_i_2__4_n_0\,
      CO(2) => \p_i_2__4_n_1\,
      CO(1) => \p_i_2__4_n_2\,
      CO(0) => \p_i_2__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulayd2_U85_n_2,
      DI(1) => gaussian_mac_mulayd2_U85_n_3,
      DI(0) => gaussian_mac_mulayd2_U85_n_4,
      O(3 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(19 downto 16),
      S(3) => gaussian_mac_mulayd2_U85_n_1,
      S(2) => \p_i_7__4_n_0\,
      S(1) => \p_i_8__4_n_0\,
      S(0) => \p_i_9__4_n_0\
    );
p_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_4_n_0,
      CO(3) => p_i_3_n_0,
      CO(2) => p_i_3_n_1,
      CO(1) => p_i_3_n_2,
      CO(0) => p_i_3_n_3,
      CYINIT => '0',
      DI(3) => tmp37_reg_5762_reg_n_94,
      DI(2) => tmp37_reg_5762_reg_n_95,
      DI(1) => tmp37_reg_5762_reg_n_96,
      DI(0) => tmp37_reg_5762_reg_n_97,
      O(3) => p_i_3_n_4,
      O(2) => p_i_3_n_5,
      O(1) => p_i_3_n_6,
      O(0) => p_i_3_n_7,
      S(3) => p_i_11_n_0,
      S(2) => p_i_12_n_0,
      S(1) => p_i_13_n_0,
      S(0) => p_i_14_n_0
    );
\p_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_4__0_n_0\,
      CO(3) => \p_i_3__0_n_0\,
      CO(2) => \p_i_3__0_n_1\,
      CO(1) => \p_i_3__0_n_2\,
      CO(0) => \p_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U73_n_5,
      DI(2) => gaussian_mac_mulayd2_U73_n_6,
      DI(1) => gaussian_mac_mulayd2_U73_n_7,
      DI(0) => gaussian_mac_mulayd2_U73_n_8,
      O(3 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(15 downto 12),
      S(3) => \p_i_10__0_n_0\,
      S(2) => \p_i_11__0_n_0\,
      S(1) => \p_i_12__0_n_0\,
      S(0) => \p_i_13__0_n_0\
    );
\p_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_4__1_n_0\,
      CO(3) => \p_i_3__1_n_0\,
      CO(2) => \p_i_3__1_n_1\,
      CO(1) => \p_i_3__1_n_2\,
      CO(0) => \p_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => tmp56_reg_5787_reg_n_94,
      DI(2) => tmp56_reg_5787_reg_n_95,
      DI(1) => tmp56_reg_5787_reg_n_96,
      DI(0) => tmp56_reg_5787_reg_n_97,
      O(3) => \p_i_3__1_n_4\,
      O(2) => \p_i_3__1_n_5\,
      O(1) => \p_i_3__1_n_6\,
      O(0) => \p_i_3__1_n_7\,
      S(3) => \p_i_11__1_n_0\,
      S(2) => \p_i_12__1_n_0\,
      S(1) => \p_i_13__1_n_0\,
      S(0) => \p_i_14__1_n_0\
    );
\p_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_4__2_n_0\,
      CO(3) => \p_i_3__2_n_0\,
      CO(2) => \p_i_3__2_n_1\,
      CO(1) => \p_i_3__2_n_2\,
      CO(0) => \p_i_3__2_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U79_n_5,
      DI(2) => gaussian_mac_mulayd2_U79_n_6,
      DI(1) => gaussian_mac_mulayd2_U79_n_7,
      DI(0) => gaussian_mac_mulayd2_U79_n_8,
      O(3 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(15 downto 12),
      S(3) => \p_i_10__2_n_0\,
      S(2) => \p_i_11__2_n_0\,
      S(1) => \p_i_12__2_n_0\,
      S(0) => \p_i_13__2_n_0\
    );
\p_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_4__3_n_0\,
      CO(3) => \p_i_3__3_n_0\,
      CO(2) => \p_i_3__3_n_1\,
      CO(1) => \p_i_3__3_n_2\,
      CO(0) => \p_i_3__3_n_3\,
      CYINIT => '0',
      DI(3) => tmp75_reg_5812_reg_n_94,
      DI(2) => tmp75_reg_5812_reg_n_95,
      DI(1) => tmp75_reg_5812_reg_n_96,
      DI(0) => tmp75_reg_5812_reg_n_97,
      O(3) => \p_i_3__3_n_4\,
      O(2) => \p_i_3__3_n_5\,
      O(1) => \p_i_3__3_n_6\,
      O(0) => \p_i_3__3_n_7\,
      S(3) => \p_i_11__3_n_0\,
      S(2) => \p_i_12__3_n_0\,
      S(1) => \p_i_13__3_n_0\,
      S(0) => \p_i_14__3_n_0\
    );
\p_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_4__4_n_0\,
      CO(3) => \p_i_3__4_n_0\,
      CO(2) => \p_i_3__4_n_1\,
      CO(1) => \p_i_3__4_n_2\,
      CO(0) => \p_i_3__4_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U85_n_5,
      DI(2) => gaussian_mac_mulayd2_U85_n_6,
      DI(1) => gaussian_mac_mulayd2_U85_n_7,
      DI(0) => gaussian_mac_mulayd2_U85_n_8,
      O(3 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(15 downto 12),
      S(3) => \p_i_10__4_n_0\,
      S(2) => \p_i_11__4_n_0\,
      S(1) => \p_i_12__4_n_0\,
      S(0) => \p_i_13__4_n_0\
    );
p_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_5_n_0,
      CO(3) => p_i_4_n_0,
      CO(2) => p_i_4_n_1,
      CO(1) => p_i_4_n_2,
      CO(0) => p_i_4_n_3,
      CYINIT => '0',
      DI(3) => tmp37_reg_5762_reg_n_98,
      DI(2) => tmp37_reg_5762_reg_n_99,
      DI(1) => tmp37_reg_5762_reg_n_100,
      DI(0) => tmp37_reg_5762_reg_n_101,
      O(3) => p_i_4_n_4,
      O(2) => p_i_4_n_5,
      O(1) => p_i_4_n_6,
      O(0) => p_i_4_n_7,
      S(3) => p_i_15_n_0,
      S(2) => p_i_16_n_0,
      S(1) => p_i_17_n_0,
      S(0) => p_i_18_n_0
    );
\p_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_5__0_n_0\,
      CO(3) => \p_i_4__0_n_0\,
      CO(2) => \p_i_4__0_n_1\,
      CO(1) => \p_i_4__0_n_2\,
      CO(0) => \p_i_4__0_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U73_n_9,
      DI(2) => gaussian_mac_mulayd2_U73_n_10,
      DI(1) => gaussian_mac_mulayd2_U73_n_11,
      DI(0) => gaussian_mac_mulayd2_U73_n_12,
      O(3 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(11 downto 8),
      S(3) => \p_i_14__0_n_0\,
      S(2) => \p_i_15__0_n_0\,
      S(1) => \p_i_16__0_n_0\,
      S(0) => \p_i_17__0_n_0\
    );
\p_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_5__1_n_0\,
      CO(3) => \p_i_4__1_n_0\,
      CO(2) => \p_i_4__1_n_1\,
      CO(1) => \p_i_4__1_n_2\,
      CO(0) => \p_i_4__1_n_3\,
      CYINIT => '0',
      DI(3) => tmp56_reg_5787_reg_n_98,
      DI(2) => tmp56_reg_5787_reg_n_99,
      DI(1) => tmp56_reg_5787_reg_n_100,
      DI(0) => tmp56_reg_5787_reg_n_101,
      O(3) => \p_i_4__1_n_4\,
      O(2) => \p_i_4__1_n_5\,
      O(1) => \p_i_4__1_n_6\,
      O(0) => \p_i_4__1_n_7\,
      S(3) => \p_i_15__1_n_0\,
      S(2) => \p_i_16__1_n_0\,
      S(1) => \p_i_17__1_n_0\,
      S(0) => \p_i_18__1_n_0\
    );
\p_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_5__2_n_0\,
      CO(3) => \p_i_4__2_n_0\,
      CO(2) => \p_i_4__2_n_1\,
      CO(1) => \p_i_4__2_n_2\,
      CO(0) => \p_i_4__2_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U79_n_9,
      DI(2) => gaussian_mac_mulayd2_U79_n_10,
      DI(1) => gaussian_mac_mulayd2_U79_n_11,
      DI(0) => gaussian_mac_mulayd2_U79_n_12,
      O(3 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(11 downto 8),
      S(3) => \p_i_14__2_n_0\,
      S(2) => \p_i_15__2_n_0\,
      S(1) => \p_i_16__2_n_0\,
      S(0) => \p_i_17__2_n_0\
    );
\p_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_5__3_n_0\,
      CO(3) => \p_i_4__3_n_0\,
      CO(2) => \p_i_4__3_n_1\,
      CO(1) => \p_i_4__3_n_2\,
      CO(0) => \p_i_4__3_n_3\,
      CYINIT => '0',
      DI(3) => tmp75_reg_5812_reg_n_98,
      DI(2) => tmp75_reg_5812_reg_n_99,
      DI(1) => tmp75_reg_5812_reg_n_100,
      DI(0) => tmp75_reg_5812_reg_n_101,
      O(3) => \p_i_4__3_n_4\,
      O(2) => \p_i_4__3_n_5\,
      O(1) => \p_i_4__3_n_6\,
      O(0) => \p_i_4__3_n_7\,
      S(3) => \p_i_15__3_n_0\,
      S(2) => \p_i_16__3_n_0\,
      S(1) => \p_i_17__3_n_0\,
      S(0) => \p_i_18__3_n_0\
    );
\p_i_4__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_5__4_n_0\,
      CO(3) => \p_i_4__4_n_0\,
      CO(2) => \p_i_4__4_n_1\,
      CO(1) => \p_i_4__4_n_2\,
      CO(0) => \p_i_4__4_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U85_n_9,
      DI(2) => gaussian_mac_mulayd2_U85_n_10,
      DI(1) => gaussian_mac_mulayd2_U85_n_11,
      DI(0) => gaussian_mac_mulayd2_U85_n_12,
      O(3 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(11 downto 8),
      S(3) => \p_i_14__4_n_0\,
      S(2) => \p_i_15__4_n_0\,
      S(1) => \p_i_16__4_n_0\,
      S(0) => \p_i_17__4_n_0\
    );
p_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_i_5_n_0,
      CO(2) => p_i_5_n_1,
      CO(1) => p_i_5_n_2,
      CO(0) => p_i_5_n_3,
      CYINIT => '0',
      DI(3) => tmp37_reg_5762_reg_n_102,
      DI(2) => tmp37_reg_5762_reg_n_103,
      DI(1) => tmp37_reg_5762_reg_n_104,
      DI(0) => tmp37_reg_5762_reg_n_105,
      O(3) => p_i_5_n_4,
      O(2) => p_i_5_n_5,
      O(1) => p_i_5_n_6,
      O(0) => p_i_5_n_7,
      S(3) => p_i_19_n_0,
      S(2) => p_i_20_n_0,
      S(1) => p_i_21_n_0,
      S(0) => p_i_22_n_0
    );
\p_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_6__0_n_0\,
      CO(3) => \p_i_5__0_n_0\,
      CO(2) => \p_i_5__0_n_1\,
      CO(1) => \p_i_5__0_n_2\,
      CO(0) => \p_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U73_n_13,
      DI(2) => gaussian_mac_mulayd2_U73_n_14,
      DI(1) => gaussian_mac_mulayd2_U73_n_15,
      DI(0) => gaussian_mac_mulayd2_U73_n_16,
      O(3 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(7 downto 4),
      S(3) => \p_i_18__0_n_0\,
      S(2) => \p_i_19__0_n_0\,
      S(1) => \p_i_20__0_n_0\,
      S(0) => \p_i_21__0_n_0\
    );
\p_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_5__1_n_0\,
      CO(2) => \p_i_5__1_n_1\,
      CO(1) => \p_i_5__1_n_2\,
      CO(0) => \p_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => tmp56_reg_5787_reg_n_102,
      DI(2) => tmp56_reg_5787_reg_n_103,
      DI(1) => tmp56_reg_5787_reg_n_104,
      DI(0) => tmp56_reg_5787_reg_n_105,
      O(3) => \p_i_5__1_n_4\,
      O(2) => \p_i_5__1_n_5\,
      O(1) => \p_i_5__1_n_6\,
      O(0) => \p_i_5__1_n_7\,
      S(3) => \p_i_19__1_n_0\,
      S(2) => \p_i_20__1_n_0\,
      S(1) => \p_i_21__1_n_0\,
      S(0) => \p_i_22__1_n_0\
    );
\p_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_6__2_n_0\,
      CO(3) => \p_i_5__2_n_0\,
      CO(2) => \p_i_5__2_n_1\,
      CO(1) => \p_i_5__2_n_2\,
      CO(0) => \p_i_5__2_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U79_n_13,
      DI(2) => gaussian_mac_mulayd2_U79_n_14,
      DI(1) => gaussian_mac_mulayd2_U79_n_15,
      DI(0) => gaussian_mac_mulayd2_U79_n_16,
      O(3 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(7 downto 4),
      S(3) => \p_i_18__2_n_0\,
      S(2) => \p_i_19__2_n_0\,
      S(1) => \p_i_20__2_n_0\,
      S(0) => \p_i_21__2_n_0\
    );
\p_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_5__3_n_0\,
      CO(2) => \p_i_5__3_n_1\,
      CO(1) => \p_i_5__3_n_2\,
      CO(0) => \p_i_5__3_n_3\,
      CYINIT => '0',
      DI(3) => tmp75_reg_5812_reg_n_102,
      DI(2) => tmp75_reg_5812_reg_n_103,
      DI(1) => tmp75_reg_5812_reg_n_104,
      DI(0) => tmp75_reg_5812_reg_n_105,
      O(3) => \p_i_5__3_n_4\,
      O(2) => \p_i_5__3_n_5\,
      O(1) => \p_i_5__3_n_6\,
      O(0) => \p_i_5__3_n_7\,
      S(3) => \p_i_19__3_n_0\,
      S(2) => \p_i_20__3_n_0\,
      S(1) => \p_i_21__3_n_0\,
      S(0) => \p_i_22__3_n_0\
    );
\p_i_5__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_i_6__4_n_0\,
      CO(3) => \p_i_5__4_n_0\,
      CO(2) => \p_i_5__4_n_1\,
      CO(1) => \p_i_5__4_n_2\,
      CO(0) => \p_i_5__4_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U85_n_13,
      DI(2) => gaussian_mac_mulayd2_U85_n_14,
      DI(1) => gaussian_mac_mulayd2_U85_n_15,
      DI(0) => gaussian_mac_mulayd2_U85_n_16,
      O(3 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(7 downto 4),
      S(3) => \p_i_18__4_n_0\,
      S(2) => \p_i_19__4_n_0\,
      S(1) => \p_i_20__4_n_0\,
      S(0) => \p_i_21__4_n_0\
    );
p_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_89,
      I1 => tmp38_reg_5767_reg_n_89,
      O => p_i_6_n_0
    );
\p_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_6__0_n_0\,
      CO(2) => \p_i_6__0_n_1\,
      CO(1) => \p_i_6__0_n_2\,
      CO(0) => \p_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U73_n_17,
      DI(2) => gaussian_mac_mulayd2_U73_n_18,
      DI(1) => gaussian_mac_mulayd2_U73_n_19,
      DI(0) => gaussian_mac_mulayd2_U73_n_20,
      O(3 downto 0) => p_Val2_75_0_2_1_fu_3404_p2(3 downto 0),
      S(3) => \p_i_22__0_n_0\,
      S(2) => p_i_23_n_0,
      S(1) => p_i_24_n_0,
      S(0) => p_i_25_n_0
    );
\p_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_89,
      I1 => tmp57_reg_5792_reg_n_89,
      O => \p_i_6__1_n_0\
    );
\p_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_6__2_n_0\,
      CO(2) => \p_i_6__2_n_1\,
      CO(1) => \p_i_6__2_n_2\,
      CO(0) => \p_i_6__2_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U79_n_17,
      DI(2) => gaussian_mac_mulayd2_U79_n_18,
      DI(1) => gaussian_mac_mulayd2_U79_n_19,
      DI(0) => gaussian_mac_mulayd2_U79_n_20,
      O(3 downto 0) => p_Val2_75_1_2_1_fu_3476_p2(3 downto 0),
      S(3) => \p_i_22__2_n_0\,
      S(2) => \p_i_23__0_n_0\,
      S(1) => \p_i_24__0_n_0\,
      S(0) => \p_i_25__0_n_0\
    );
\p_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_89,
      I1 => tmp76_reg_5817_reg_n_89,
      O => \p_i_6__3_n_0\
    );
\p_i_6__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_i_6__4_n_0\,
      CO(2) => \p_i_6__4_n_1\,
      CO(1) => \p_i_6__4_n_2\,
      CO(0) => \p_i_6__4_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulayd2_U85_n_17,
      DI(2) => gaussian_mac_mulayd2_U85_n_18,
      DI(1) => gaussian_mac_mulayd2_U85_n_19,
      DI(0) => gaussian_mac_mulayd2_U85_n_20,
      O(3 downto 0) => p_Val2_75_2_2_1_fu_3548_p2(3 downto 0),
      S(3) => \p_i_22__4_n_0\,
      S(2) => \p_i_23__1_n_0\,
      S(1) => \p_i_24__1_n_0\,
      S(0) => \p_i_25__1_n_0\
    );
p_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_90,
      I1 => tmp38_reg_5767_reg_n_90,
      O => p_i_7_n_0
    );
\p_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_2,
      I1 => gaussian_mac_mulaxdS_U72_n_0,
      O => \p_i_7__0_n_0\
    );
\p_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_90,
      I1 => tmp57_reg_5792_reg_n_90,
      O => \p_i_7__1_n_0\
    );
\p_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_2,
      I1 => gaussian_mac_mulaxdS_U78_n_0,
      O => \p_i_7__2_n_0\
    );
\p_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_90,
      I1 => tmp76_reg_5817_reg_n_90,
      O => \p_i_7__3_n_0\
    );
\p_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_2,
      I1 => gaussian_mac_mulaxdS_U84_n_0,
      O => \p_i_7__4_n_0\
    );
p_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_91,
      I1 => tmp38_reg_5767_reg_n_91,
      O => p_i_8_n_0
    );
\p_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_3,
      I1 => gaussian_mac_mulaxdS_U72_n_1,
      O => \p_i_8__0_n_0\
    );
\p_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_91,
      I1 => tmp57_reg_5792_reg_n_91,
      O => \p_i_8__1_n_0\
    );
\p_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_3,
      I1 => gaussian_mac_mulaxdS_U78_n_1,
      O => \p_i_8__2_n_0\
    );
\p_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_91,
      I1 => tmp76_reg_5817_reg_n_91,
      O => \p_i_8__3_n_0\
    );
\p_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_3,
      I1 => gaussian_mac_mulaxdS_U84_n_1,
      O => \p_i_8__4_n_0\
    );
p_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp37_reg_5762_reg_n_92,
      I1 => tmp38_reg_5767_reg_n_92,
      O => p_i_9_n_0
    );
\p_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U73_n_4,
      I1 => gaussian_mac_mulaxdS_U72_n_2,
      O => \p_i_9__0_n_0\
    );
\p_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp56_reg_5787_reg_n_92,
      I1 => tmp57_reg_5792_reg_n_92,
      O => \p_i_9__1_n_0\
    );
\p_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U79_n_4,
      I1 => gaussian_mac_mulaxdS_U78_n_2,
      O => \p_i_9__2_n_0\
    );
\p_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp75_reg_5812_reg_n_92,
      I1 => tmp76_reg_5817_reg_n_92,
      O => \p_i_9__3_n_0\
    );
\p_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulayd2_U85_n_4,
      I1 => gaussian_mac_mulaxdS_U84_n_2,
      O => \p_i_9__4_n_0\
    );
\p_neg394_i_reg_5322[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \p_neg394_i_reg_5322[1]_i_1_n_0\
    );
\p_neg394_i_reg_5322[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(2),
      I1 => \tmp_1_reg_5317_reg[31]_0\(0),
      I2 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => p_neg394_i_fu_1059_p2(2)
    );
\p_neg394_i_reg_5322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_neg394_i_reg_5322[1]_i_1_n_0\,
      Q => p_neg394_i_reg_5322(1),
      R => '0'
    );
\p_neg394_i_reg_5322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => p_neg394_i_fu_1059_p2(2),
      Q => p_neg394_i_reg_5322(2),
      R => '0'
    );
r_V_3_0_3_1_reg_5922_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000001111010011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_0_3_1_reg_5922_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => r_V_3_0_3_2_reg_5927_reg_n_6,
      BCIN(16) => r_V_3_0_3_2_reg_5927_reg_n_7,
      BCIN(15) => r_V_3_0_3_2_reg_5927_reg_n_8,
      BCIN(14) => r_V_3_0_3_2_reg_5927_reg_n_9,
      BCIN(13) => r_V_3_0_3_2_reg_5927_reg_n_10,
      BCIN(12) => r_V_3_0_3_2_reg_5927_reg_n_11,
      BCIN(11) => r_V_3_0_3_2_reg_5927_reg_n_12,
      BCIN(10) => r_V_3_0_3_2_reg_5927_reg_n_13,
      BCIN(9) => r_V_3_0_3_2_reg_5927_reg_n_14,
      BCIN(8) => r_V_3_0_3_2_reg_5927_reg_n_15,
      BCIN(7) => r_V_3_0_3_2_reg_5927_reg_n_16,
      BCIN(6) => r_V_3_0_3_2_reg_5927_reg_n_17,
      BCIN(5) => r_V_3_0_3_2_reg_5927_reg_n_18,
      BCIN(4) => r_V_3_0_3_2_reg_5927_reg_n_19,
      BCIN(3) => r_V_3_0_3_2_reg_5927_reg_n_20,
      BCIN(2) => r_V_3_0_3_2_reg_5927_reg_n_21,
      BCIN(1) => r_V_3_0_3_2_reg_5927_reg_n_22,
      BCIN(0) => r_V_3_0_3_2_reg_5927_reg_n_23,
      BCOUT(17 downto 0) => NLW_r_V_3_0_3_1_reg_5922_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_0_3_1_reg_5922_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_0_3_1_reg_5922_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_0_3_1_reg_5922_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_0_3_1_reg_5922_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_r_V_3_0_3_1_reg_5922_reg_P_UNCONNECTED(47 downto 18),
      P(17) => r_V_3_0_3_1_reg_5922_reg_n_88,
      P(16) => r_V_3_0_3_1_reg_5922_reg_n_89,
      P(15) => r_V_3_0_3_1_reg_5922_reg_n_90,
      P(14) => r_V_3_0_3_1_reg_5922_reg_n_91,
      P(13) => r_V_3_0_3_1_reg_5922_reg_n_92,
      P(12) => r_V_3_0_3_1_reg_5922_reg_n_93,
      P(11) => r_V_3_0_3_1_reg_5922_reg_n_94,
      P(10) => r_V_3_0_3_1_reg_5922_reg_n_95,
      P(9) => r_V_3_0_3_1_reg_5922_reg_n_96,
      P(8) => r_V_3_0_3_1_reg_5922_reg_n_97,
      P(7) => r_V_3_0_3_1_reg_5922_reg_n_98,
      P(6) => r_V_3_0_3_1_reg_5922_reg_n_99,
      P(5) => r_V_3_0_3_1_reg_5922_reg_n_100,
      P(4) => r_V_3_0_3_1_reg_5922_reg_n_101,
      P(3) => r_V_3_0_3_1_reg_5922_reg_n_102,
      P(2) => r_V_3_0_3_1_reg_5922_reg_n_103,
      P(1) => r_V_3_0_3_1_reg_5922_reg_n_104,
      P(0) => r_V_3_0_3_1_reg_5922_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_0_3_1_reg_5922_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_0_3_1_reg_5922_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_0_3_1_reg_5922_reg_UNDERFLOW_UNCONNECTED
    );
r_V_3_0_3_2_reg_5927_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_0_3_2_reg_5927_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => r_V_3_0_3_2_reg_5927_reg_n_6,
      BCOUT(16) => r_V_3_0_3_2_reg_5927_reg_n_7,
      BCOUT(15) => r_V_3_0_3_2_reg_5927_reg_n_8,
      BCOUT(14) => r_V_3_0_3_2_reg_5927_reg_n_9,
      BCOUT(13) => r_V_3_0_3_2_reg_5927_reg_n_10,
      BCOUT(12) => r_V_3_0_3_2_reg_5927_reg_n_11,
      BCOUT(11) => r_V_3_0_3_2_reg_5927_reg_n_12,
      BCOUT(10) => r_V_3_0_3_2_reg_5927_reg_n_13,
      BCOUT(9) => r_V_3_0_3_2_reg_5927_reg_n_14,
      BCOUT(8) => r_V_3_0_3_2_reg_5927_reg_n_15,
      BCOUT(7) => r_V_3_0_3_2_reg_5927_reg_n_16,
      BCOUT(6) => r_V_3_0_3_2_reg_5927_reg_n_17,
      BCOUT(5) => r_V_3_0_3_2_reg_5927_reg_n_18,
      BCOUT(4) => r_V_3_0_3_2_reg_5927_reg_n_19,
      BCOUT(3) => r_V_3_0_3_2_reg_5927_reg_n_20,
      BCOUT(2) => r_V_3_0_3_2_reg_5927_reg_n_21,
      BCOUT(1) => r_V_3_0_3_2_reg_5927_reg_n_22,
      BCOUT(0) => r_V_3_0_3_2_reg_5927_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_0_3_2_reg_5927_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_0_3_2_reg_5927_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_0_3_2_reg_5927_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_0_3_2_reg_5927_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_r_V_3_0_3_2_reg_5927_reg_P_UNCONNECTED(47 downto 19),
      P(18) => r_V_3_0_3_2_reg_5927_reg_n_87,
      P(17) => r_V_3_0_3_2_reg_5927_reg_n_88,
      P(16) => r_V_3_0_3_2_reg_5927_reg_n_89,
      P(15) => r_V_3_0_3_2_reg_5927_reg_n_90,
      P(14) => r_V_3_0_3_2_reg_5927_reg_n_91,
      P(13) => r_V_3_0_3_2_reg_5927_reg_n_92,
      P(12) => r_V_3_0_3_2_reg_5927_reg_n_93,
      P(11) => r_V_3_0_3_2_reg_5927_reg_n_94,
      P(10) => r_V_3_0_3_2_reg_5927_reg_n_95,
      P(9) => r_V_3_0_3_2_reg_5927_reg_n_96,
      P(8) => r_V_3_0_3_2_reg_5927_reg_n_97,
      P(7) => r_V_3_0_3_2_reg_5927_reg_n_98,
      P(6) => r_V_3_0_3_2_reg_5927_reg_n_99,
      P(5) => r_V_3_0_3_2_reg_5927_reg_n_100,
      P(4) => r_V_3_0_3_2_reg_5927_reg_n_101,
      P(3) => r_V_3_0_3_2_reg_5927_reg_n_102,
      P(2) => r_V_3_0_3_2_reg_5927_reg_n_103,
      P(1) => r_V_3_0_3_2_reg_5927_reg_n_104,
      P(0) => r_V_3_0_3_2_reg_5927_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_0_3_2_reg_5927_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_0_3_2_reg_5927_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_0_3_2_reg_5927_reg_UNDERFLOW_UNCONNECTED
    );
r_V_3_1_3_1_reg_5967_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000001111010011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_1_3_1_reg_5967_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => r_V_3_1_3_2_reg_5972_reg_n_6,
      BCIN(16) => r_V_3_1_3_2_reg_5972_reg_n_7,
      BCIN(15) => r_V_3_1_3_2_reg_5972_reg_n_8,
      BCIN(14) => r_V_3_1_3_2_reg_5972_reg_n_9,
      BCIN(13) => r_V_3_1_3_2_reg_5972_reg_n_10,
      BCIN(12) => r_V_3_1_3_2_reg_5972_reg_n_11,
      BCIN(11) => r_V_3_1_3_2_reg_5972_reg_n_12,
      BCIN(10) => r_V_3_1_3_2_reg_5972_reg_n_13,
      BCIN(9) => r_V_3_1_3_2_reg_5972_reg_n_14,
      BCIN(8) => r_V_3_1_3_2_reg_5972_reg_n_15,
      BCIN(7) => r_V_3_1_3_2_reg_5972_reg_n_16,
      BCIN(6) => r_V_3_1_3_2_reg_5972_reg_n_17,
      BCIN(5) => r_V_3_1_3_2_reg_5972_reg_n_18,
      BCIN(4) => r_V_3_1_3_2_reg_5972_reg_n_19,
      BCIN(3) => r_V_3_1_3_2_reg_5972_reg_n_20,
      BCIN(2) => r_V_3_1_3_2_reg_5972_reg_n_21,
      BCIN(1) => r_V_3_1_3_2_reg_5972_reg_n_22,
      BCIN(0) => r_V_3_1_3_2_reg_5972_reg_n_23,
      BCOUT(17 downto 0) => NLW_r_V_3_1_3_1_reg_5967_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_1_3_1_reg_5967_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_1_3_1_reg_5967_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_1_3_1_reg_5967_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_1_3_1_reg_5967_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_r_V_3_1_3_1_reg_5967_reg_P_UNCONNECTED(47 downto 18),
      P(17) => r_V_3_1_3_1_reg_5967_reg_n_88,
      P(16) => r_V_3_1_3_1_reg_5967_reg_n_89,
      P(15) => r_V_3_1_3_1_reg_5967_reg_n_90,
      P(14) => r_V_3_1_3_1_reg_5967_reg_n_91,
      P(13) => r_V_3_1_3_1_reg_5967_reg_n_92,
      P(12) => r_V_3_1_3_1_reg_5967_reg_n_93,
      P(11) => r_V_3_1_3_1_reg_5967_reg_n_94,
      P(10) => r_V_3_1_3_1_reg_5967_reg_n_95,
      P(9) => r_V_3_1_3_1_reg_5967_reg_n_96,
      P(8) => r_V_3_1_3_1_reg_5967_reg_n_97,
      P(7) => r_V_3_1_3_1_reg_5967_reg_n_98,
      P(6) => r_V_3_1_3_1_reg_5967_reg_n_99,
      P(5) => r_V_3_1_3_1_reg_5967_reg_n_100,
      P(4) => r_V_3_1_3_1_reg_5967_reg_n_101,
      P(3) => r_V_3_1_3_1_reg_5967_reg_n_102,
      P(2) => r_V_3_1_3_1_reg_5967_reg_n_103,
      P(1) => r_V_3_1_3_1_reg_5967_reg_n_104,
      P(0) => r_V_3_1_3_1_reg_5967_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_1_3_1_reg_5967_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_1_3_1_reg_5967_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_1_3_1_reg_5967_reg_UNDERFLOW_UNCONNECTED
    );
r_V_3_1_3_2_reg_5972_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_1_3_2_reg_5972_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => r_V_3_1_3_2_reg_5972_reg_n_6,
      BCOUT(16) => r_V_3_1_3_2_reg_5972_reg_n_7,
      BCOUT(15) => r_V_3_1_3_2_reg_5972_reg_n_8,
      BCOUT(14) => r_V_3_1_3_2_reg_5972_reg_n_9,
      BCOUT(13) => r_V_3_1_3_2_reg_5972_reg_n_10,
      BCOUT(12) => r_V_3_1_3_2_reg_5972_reg_n_11,
      BCOUT(11) => r_V_3_1_3_2_reg_5972_reg_n_12,
      BCOUT(10) => r_V_3_1_3_2_reg_5972_reg_n_13,
      BCOUT(9) => r_V_3_1_3_2_reg_5972_reg_n_14,
      BCOUT(8) => r_V_3_1_3_2_reg_5972_reg_n_15,
      BCOUT(7) => r_V_3_1_3_2_reg_5972_reg_n_16,
      BCOUT(6) => r_V_3_1_3_2_reg_5972_reg_n_17,
      BCOUT(5) => r_V_3_1_3_2_reg_5972_reg_n_18,
      BCOUT(4) => r_V_3_1_3_2_reg_5972_reg_n_19,
      BCOUT(3) => r_V_3_1_3_2_reg_5972_reg_n_20,
      BCOUT(2) => r_V_3_1_3_2_reg_5972_reg_n_21,
      BCOUT(1) => r_V_3_1_3_2_reg_5972_reg_n_22,
      BCOUT(0) => r_V_3_1_3_2_reg_5972_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_1_3_2_reg_5972_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_1_3_2_reg_5972_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_1_3_2_reg_5972_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_1_3_2_reg_5972_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_r_V_3_1_3_2_reg_5972_reg_P_UNCONNECTED(47 downto 19),
      P(18) => r_V_3_1_3_2_reg_5972_reg_n_87,
      P(17) => r_V_3_1_3_2_reg_5972_reg_n_88,
      P(16) => r_V_3_1_3_2_reg_5972_reg_n_89,
      P(15) => r_V_3_1_3_2_reg_5972_reg_n_90,
      P(14) => r_V_3_1_3_2_reg_5972_reg_n_91,
      P(13) => r_V_3_1_3_2_reg_5972_reg_n_92,
      P(12) => r_V_3_1_3_2_reg_5972_reg_n_93,
      P(11) => r_V_3_1_3_2_reg_5972_reg_n_94,
      P(10) => r_V_3_1_3_2_reg_5972_reg_n_95,
      P(9) => r_V_3_1_3_2_reg_5972_reg_n_96,
      P(8) => r_V_3_1_3_2_reg_5972_reg_n_97,
      P(7) => r_V_3_1_3_2_reg_5972_reg_n_98,
      P(6) => r_V_3_1_3_2_reg_5972_reg_n_99,
      P(5) => r_V_3_1_3_2_reg_5972_reg_n_100,
      P(4) => r_V_3_1_3_2_reg_5972_reg_n_101,
      P(3) => r_V_3_1_3_2_reg_5972_reg_n_102,
      P(2) => r_V_3_1_3_2_reg_5972_reg_n_103,
      P(1) => r_V_3_1_3_2_reg_5972_reg_n_104,
      P(0) => r_V_3_1_3_2_reg_5972_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_1_3_2_reg_5972_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_1_3_2_reg_5972_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_1_3_2_reg_5972_reg_UNDERFLOW_UNCONNECTED
    );
r_V_3_2_3_1_reg_6012_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "CASCADE",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000001111010011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_2_3_1_reg_6012_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17) => r_V_3_2_3_2_reg_6017_reg_n_6,
      BCIN(16) => r_V_3_2_3_2_reg_6017_reg_n_7,
      BCIN(15) => r_V_3_2_3_2_reg_6017_reg_n_8,
      BCIN(14) => r_V_3_2_3_2_reg_6017_reg_n_9,
      BCIN(13) => r_V_3_2_3_2_reg_6017_reg_n_10,
      BCIN(12) => r_V_3_2_3_2_reg_6017_reg_n_11,
      BCIN(11) => r_V_3_2_3_2_reg_6017_reg_n_12,
      BCIN(10) => r_V_3_2_3_2_reg_6017_reg_n_13,
      BCIN(9) => r_V_3_2_3_2_reg_6017_reg_n_14,
      BCIN(8) => r_V_3_2_3_2_reg_6017_reg_n_15,
      BCIN(7) => r_V_3_2_3_2_reg_6017_reg_n_16,
      BCIN(6) => r_V_3_2_3_2_reg_6017_reg_n_17,
      BCIN(5) => r_V_3_2_3_2_reg_6017_reg_n_18,
      BCIN(4) => r_V_3_2_3_2_reg_6017_reg_n_19,
      BCIN(3) => r_V_3_2_3_2_reg_6017_reg_n_20,
      BCIN(2) => r_V_3_2_3_2_reg_6017_reg_n_21,
      BCIN(1) => r_V_3_2_3_2_reg_6017_reg_n_22,
      BCIN(0) => r_V_3_2_3_2_reg_6017_reg_n_23,
      BCOUT(17 downto 0) => NLW_r_V_3_2_3_1_reg_6012_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_2_3_1_reg_6012_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_2_3_1_reg_6012_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_2_3_1_reg_6012_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_2_3_1_reg_6012_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_r_V_3_2_3_1_reg_6012_reg_P_UNCONNECTED(47 downto 18),
      P(17) => r_V_3_2_3_1_reg_6012_reg_n_88,
      P(16) => r_V_3_2_3_1_reg_6012_reg_n_89,
      P(15) => r_V_3_2_3_1_reg_6012_reg_n_90,
      P(14) => r_V_3_2_3_1_reg_6012_reg_n_91,
      P(13) => r_V_3_2_3_1_reg_6012_reg_n_92,
      P(12) => r_V_3_2_3_1_reg_6012_reg_n_93,
      P(11) => r_V_3_2_3_1_reg_6012_reg_n_94,
      P(10) => r_V_3_2_3_1_reg_6012_reg_n_95,
      P(9) => r_V_3_2_3_1_reg_6012_reg_n_96,
      P(8) => r_V_3_2_3_1_reg_6012_reg_n_97,
      P(7) => r_V_3_2_3_1_reg_6012_reg_n_98,
      P(6) => r_V_3_2_3_1_reg_6012_reg_n_99,
      P(5) => r_V_3_2_3_1_reg_6012_reg_n_100,
      P(4) => r_V_3_2_3_1_reg_6012_reg_n_101,
      P(3) => r_V_3_2_3_1_reg_6012_reg_n_102,
      P(2) => r_V_3_2_3_1_reg_6012_reg_n_103,
      P(1) => r_V_3_2_3_1_reg_6012_reg_n_104,
      P(0) => r_V_3_2_3_1_reg_6012_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_2_3_1_reg_6012_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_2_3_1_reg_6012_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_2_3_1_reg_6012_reg_UNDERFLOW_UNCONNECTED
    );
r_V_3_2_3_2_reg_6017_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000010111001000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_V_3_2_3_2_reg_6017_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17) => r_V_3_2_3_2_reg_6017_reg_n_6,
      BCOUT(16) => r_V_3_2_3_2_reg_6017_reg_n_7,
      BCOUT(15) => r_V_3_2_3_2_reg_6017_reg_n_8,
      BCOUT(14) => r_V_3_2_3_2_reg_6017_reg_n_9,
      BCOUT(13) => r_V_3_2_3_2_reg_6017_reg_n_10,
      BCOUT(12) => r_V_3_2_3_2_reg_6017_reg_n_11,
      BCOUT(11) => r_V_3_2_3_2_reg_6017_reg_n_12,
      BCOUT(10) => r_V_3_2_3_2_reg_6017_reg_n_13,
      BCOUT(9) => r_V_3_2_3_2_reg_6017_reg_n_14,
      BCOUT(8) => r_V_3_2_3_2_reg_6017_reg_n_15,
      BCOUT(7) => r_V_3_2_3_2_reg_6017_reg_n_16,
      BCOUT(6) => r_V_3_2_3_2_reg_6017_reg_n_17,
      BCOUT(5) => r_V_3_2_3_2_reg_6017_reg_n_18,
      BCOUT(4) => r_V_3_2_3_2_reg_6017_reg_n_19,
      BCOUT(3) => r_V_3_2_3_2_reg_6017_reg_n_20,
      BCOUT(2) => r_V_3_2_3_2_reg_6017_reg_n_21,
      BCOUT(1) => r_V_3_2_3_2_reg_6017_reg_n_22,
      BCOUT(0) => r_V_3_2_3_2_reg_6017_reg_n_23,
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_V_3_2_3_2_reg_6017_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_V_3_2_3_2_reg_6017_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_1_fu_2700,
      CEB2 => src_kernel_win_0_va_1_fu_2700,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_2_1_reg_59170,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_V_3_2_3_2_reg_6017_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_V_3_2_3_2_reg_6017_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_r_V_3_2_3_2_reg_6017_reg_P_UNCONNECTED(47 downto 19),
      P(18) => r_V_3_2_3_2_reg_6017_reg_n_87,
      P(17) => r_V_3_2_3_2_reg_6017_reg_n_88,
      P(16) => r_V_3_2_3_2_reg_6017_reg_n_89,
      P(15) => r_V_3_2_3_2_reg_6017_reg_n_90,
      P(14) => r_V_3_2_3_2_reg_6017_reg_n_91,
      P(13) => r_V_3_2_3_2_reg_6017_reg_n_92,
      P(12) => r_V_3_2_3_2_reg_6017_reg_n_93,
      P(11) => r_V_3_2_3_2_reg_6017_reg_n_94,
      P(10) => r_V_3_2_3_2_reg_6017_reg_n_95,
      P(9) => r_V_3_2_3_2_reg_6017_reg_n_96,
      P(8) => r_V_3_2_3_2_reg_6017_reg_n_97,
      P(7) => r_V_3_2_3_2_reg_6017_reg_n_98,
      P(6) => r_V_3_2_3_2_reg_6017_reg_n_99,
      P(5) => r_V_3_2_3_2_reg_6017_reg_n_100,
      P(4) => r_V_3_2_3_2_reg_6017_reg_n_101,
      P(3) => r_V_3_2_3_2_reg_6017_reg_n_102,
      P(2) => r_V_3_2_3_2_reg_6017_reg_n_103,
      P(1) => r_V_3_2_3_2_reg_6017_reg_n_104,
      P(0) => r_V_3_2_3_2_reg_6017_reg_n_105,
      PATTERNBDETECT => NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_V_3_2_3_2_reg_6017_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_V_3_2_3_2_reg_6017_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_r_V_3_2_3_2_reg_6017_reg_UNDERFLOW_UNCONNECTED
    );
\right_border_buf_0_10_fu_570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(0),
      Q => right_border_buf_0_10_fu_570(0),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(1),
      Q => right_border_buf_0_10_fu_570(1),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(2),
      Q => right_border_buf_0_10_fu_570(2),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(3),
      Q => right_border_buf_0_10_fu_570(3),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(4),
      Q => right_border_buf_0_10_fu_570(4),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(5),
      Q => right_border_buf_0_10_fu_570(5),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(6),
      Q => right_border_buf_0_10_fu_570(6),
      R => '0'
    );
\right_border_buf_0_10_fu_570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_9_fu_566(7),
      Q => right_border_buf_0_10_fu_570(7),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(0),
      Q => right_border_buf_0_11_fu_574(0),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(1),
      Q => right_border_buf_0_11_fu_574(1),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(2),
      Q => right_border_buf_0_11_fu_574(2),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(3),
      Q => right_border_buf_0_11_fu_574(3),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(4),
      Q => right_border_buf_0_11_fu_574(4),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(5),
      Q => right_border_buf_0_11_fu_574(5),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(6),
      Q => right_border_buf_0_11_fu_574(6),
      R => '0'
    );
\right_border_buf_0_11_fu_574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_10_fu_570(7),
      Q => right_border_buf_0_11_fu_574(7),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(0),
      Q => right_border_buf_0_12_fu_586(0),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(1),
      Q => right_border_buf_0_12_fu_586(1),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(2),
      Q => right_border_buf_0_12_fu_586(2),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(3),
      Q => right_border_buf_0_12_fu_586(3),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(4),
      Q => right_border_buf_0_12_fu_586(4),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(5),
      Q => right_border_buf_0_12_fu_586(5),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(6),
      Q => right_border_buf_0_12_fu_586(6),
      R => '0'
    );
\right_border_buf_0_12_fu_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_4_0_fu_1902_p3(7),
      Q => right_border_buf_0_12_fu_586(7),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(0),
      Q => right_border_buf_0_13_fu_590(0),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(1),
      Q => right_border_buf_0_13_fu_590(1),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(2),
      Q => right_border_buf_0_13_fu_590(2),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(3),
      Q => right_border_buf_0_13_fu_590(3),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(4),
      Q => right_border_buf_0_13_fu_590(4),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(5),
      Q => right_border_buf_0_13_fu_590(5),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(6),
      Q => right_border_buf_0_13_fu_590(6),
      R => '0'
    );
\right_border_buf_0_13_fu_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_12_fu_586(7),
      Q => right_border_buf_0_13_fu_590(7),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(0),
      Q => right_border_buf_0_14_fu_594(0),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(1),
      Q => right_border_buf_0_14_fu_594(1),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(2),
      Q => right_border_buf_0_14_fu_594(2),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(3),
      Q => right_border_buf_0_14_fu_594(3),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(4),
      Q => right_border_buf_0_14_fu_594(4),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(5),
      Q => right_border_buf_0_14_fu_594(5),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(6),
      Q => right_border_buf_0_14_fu_594(6),
      R => '0'
    );
\right_border_buf_0_14_fu_594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_13_fu_590(7),
      Q => right_border_buf_0_14_fu_594(7),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(0),
      Q => right_border_buf_0_1_fu_510(0),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(1),
      Q => right_border_buf_0_1_fu_510(1),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(2),
      Q => right_border_buf_0_1_fu_510(2),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(3),
      Q => right_border_buf_0_1_fu_510(3),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(4),
      Q => right_border_buf_0_1_fu_510(4),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(5),
      Q => right_border_buf_0_1_fu_510(5),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(6),
      Q => right_border_buf_0_1_fu_510(6),
      R => '0'
    );
\right_border_buf_0_1_fu_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_s_fu_506(7),
      Q => right_border_buf_0_1_fu_510(7),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(0),
      Q => right_border_buf_0_2_fu_514(0),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(1),
      Q => right_border_buf_0_2_fu_514(1),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(2),
      Q => right_border_buf_0_2_fu_514(2),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(3),
      Q => right_border_buf_0_2_fu_514(3),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(4),
      Q => right_border_buf_0_2_fu_514(4),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(5),
      Q => right_border_buf_0_2_fu_514(5),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(6),
      Q => right_border_buf_0_2_fu_514(6),
      R => '0'
    );
\right_border_buf_0_2_fu_514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_1_fu_510(7),
      Q => right_border_buf_0_2_fu_514(7),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(0),
      Q => right_border_buf_0_3_fu_526(0),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(1),
      Q => right_border_buf_0_3_fu_526(1),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(2),
      Q => right_border_buf_0_3_fu_526(2),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(3),
      Q => right_border_buf_0_3_fu_526(3),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(4),
      Q => right_border_buf_0_3_fu_526(4),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(5),
      Q => right_border_buf_0_3_fu_526(5),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(6),
      Q => right_border_buf_0_3_fu_526(6),
      R => '0'
    );
\right_border_buf_0_3_fu_526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_1_0_fu_1836_p3(7),
      Q => right_border_buf_0_3_fu_526(7),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(0),
      Q => right_border_buf_0_4_fu_530(0),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(1),
      Q => right_border_buf_0_4_fu_530(1),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(2),
      Q => right_border_buf_0_4_fu_530(2),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(3),
      Q => right_border_buf_0_4_fu_530(3),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(4),
      Q => right_border_buf_0_4_fu_530(4),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(5),
      Q => right_border_buf_0_4_fu_530(5),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(6),
      Q => right_border_buf_0_4_fu_530(6),
      R => '0'
    );
\right_border_buf_0_4_fu_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_3_fu_526(7),
      Q => right_border_buf_0_4_fu_530(7),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(0),
      Q => right_border_buf_0_5_fu_534(0),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(1),
      Q => right_border_buf_0_5_fu_534(1),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(2),
      Q => right_border_buf_0_5_fu_534(2),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(3),
      Q => right_border_buf_0_5_fu_534(3),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(4),
      Q => right_border_buf_0_5_fu_534(4),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(5),
      Q => right_border_buf_0_5_fu_534(5),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(6),
      Q => right_border_buf_0_5_fu_534(6),
      R => '0'
    );
\right_border_buf_0_5_fu_534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_4_fu_530(7),
      Q => right_border_buf_0_5_fu_534(7),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(0),
      Q => right_border_buf_0_6_fu_546(0),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(1),
      Q => right_border_buf_0_6_fu_546(1),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(2),
      Q => right_border_buf_0_6_fu_546(2),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(3),
      Q => right_border_buf_0_6_fu_546(3),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(4),
      Q => right_border_buf_0_6_fu_546(4),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(5),
      Q => right_border_buf_0_6_fu_546(5),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(6),
      Q => right_border_buf_0_6_fu_546(6),
      R => '0'
    );
\right_border_buf_0_6_fu_546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_2_0_fu_1858_p3(7),
      Q => right_border_buf_0_6_fu_546(7),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(0),
      Q => right_border_buf_0_7_fu_550(0),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(1),
      Q => right_border_buf_0_7_fu_550(1),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(2),
      Q => right_border_buf_0_7_fu_550(2),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(3),
      Q => right_border_buf_0_7_fu_550(3),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(4),
      Q => right_border_buf_0_7_fu_550(4),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(5),
      Q => right_border_buf_0_7_fu_550(5),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(6),
      Q => right_border_buf_0_7_fu_550(6),
      R => '0'
    );
\right_border_buf_0_7_fu_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_6_fu_546(7),
      Q => right_border_buf_0_7_fu_550(7),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(0),
      Q => right_border_buf_0_8_fu_554(0),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(1),
      Q => right_border_buf_0_8_fu_554(1),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(2),
      Q => right_border_buf_0_8_fu_554(2),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(3),
      Q => right_border_buf_0_8_fu_554(3),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(4),
      Q => right_border_buf_0_8_fu_554(4),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(5),
      Q => right_border_buf_0_8_fu_554(5),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(6),
      Q => right_border_buf_0_8_fu_554(6),
      R => '0'
    );
\right_border_buf_0_8_fu_554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_0_7_fu_550(7),
      Q => right_border_buf_0_8_fu_554(7),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(0),
      Q => right_border_buf_0_9_fu_566(0),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(1),
      Q => right_border_buf_0_9_fu_566(1),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(2),
      Q => right_border_buf_0_9_fu_566(2),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(3),
      Q => right_border_buf_0_9_fu_566(3),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(4),
      Q => right_border_buf_0_9_fu_566(4),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(5),
      Q => right_border_buf_0_9_fu_566(5),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(6),
      Q => right_border_buf_0_9_fu_566(6),
      R => '0'
    );
\right_border_buf_0_9_fu_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_3_0_fu_1880_p3(7),
      Q => right_border_buf_0_9_fu_566(7),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(0),
      Q => right_border_buf_0_s_fu_506(0),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(1),
      Q => right_border_buf_0_s_fu_506(1),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(2),
      Q => right_border_buf_0_s_fu_506(2),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(3),
      Q => right_border_buf_0_s_fu_506(3),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(4),
      Q => right_border_buf_0_s_fu_506(4),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(5),
      Q => right_border_buf_0_s_fu_506(5),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(6),
      Q => right_border_buf_0_s_fu_506(6),
      R => '0'
    );
\right_border_buf_0_s_fu_506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_0_val_0_0_fu_1814_p3(7),
      Q => right_border_buf_0_s_fu_506(7),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(0),
      Q => right_border_buf_1_10_fu_666(0),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(1),
      Q => right_border_buf_1_10_fu_666(1),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(2),
      Q => right_border_buf_1_10_fu_666(2),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(3),
      Q => right_border_buf_1_10_fu_666(3),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(4),
      Q => right_border_buf_1_10_fu_666(4),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(5),
      Q => right_border_buf_1_10_fu_666(5),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(6),
      Q => right_border_buf_1_10_fu_666(6),
      R => '0'
    );
\right_border_buf_1_10_fu_666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_3_0_fu_2270_p3(7),
      Q => right_border_buf_1_10_fu_666(7),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(0),
      Q => right_border_buf_1_11_fu_670(0),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(1),
      Q => right_border_buf_1_11_fu_670(1),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(2),
      Q => right_border_buf_1_11_fu_670(2),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(3),
      Q => right_border_buf_1_11_fu_670(3),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(4),
      Q => right_border_buf_1_11_fu_670(4),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(5),
      Q => right_border_buf_1_11_fu_670(5),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(6),
      Q => right_border_buf_1_11_fu_670(6),
      R => '0'
    );
\right_border_buf_1_11_fu_670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_10_fu_666(7),
      Q => right_border_buf_1_11_fu_670(7),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(0),
      Q => right_border_buf_1_12_fu_674(0),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(1),
      Q => right_border_buf_1_12_fu_674(1),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(2),
      Q => right_border_buf_1_12_fu_674(2),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(3),
      Q => right_border_buf_1_12_fu_674(3),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(4),
      Q => right_border_buf_1_12_fu_674(4),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(5),
      Q => right_border_buf_1_12_fu_674(5),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(6),
      Q => right_border_buf_1_12_fu_674(6),
      R => '0'
    );
\right_border_buf_1_12_fu_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_11_fu_670(7),
      Q => right_border_buf_1_12_fu_674(7),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(0),
      Q => right_border_buf_1_13_fu_678(0),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(1),
      Q => right_border_buf_1_13_fu_678(1),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(2),
      Q => right_border_buf_1_13_fu_678(2),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(3),
      Q => right_border_buf_1_13_fu_678(3),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(4),
      Q => right_border_buf_1_13_fu_678(4),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(5),
      Q => right_border_buf_1_13_fu_678(5),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(6),
      Q => right_border_buf_1_13_fu_678(6),
      R => '0'
    );
\right_border_buf_1_13_fu_678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_14_fu_682(7),
      Q => right_border_buf_1_13_fu_678(7),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(0),
      Q => right_border_buf_1_14_fu_682(0),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(1),
      Q => right_border_buf_1_14_fu_682(1),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(2),
      Q => right_border_buf_1_14_fu_682(2),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(3),
      Q => right_border_buf_1_14_fu_682(3),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(4),
      Q => right_border_buf_1_14_fu_682(4),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(5),
      Q => right_border_buf_1_14_fu_682(5),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(6),
      Q => right_border_buf_1_14_fu_682(6),
      R => '0'
    );
\right_border_buf_1_14_fu_682_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_4_0_fu_2292_p3(7),
      Q => right_border_buf_1_14_fu_682(7),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(0),
      Q => right_border_buf_1_1_fu_610(0),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(1),
      Q => right_border_buf_1_1_fu_610(1),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(2),
      Q => right_border_buf_1_1_fu_610(2),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(3),
      Q => right_border_buf_1_1_fu_610(3),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(4),
      Q => right_border_buf_1_1_fu_610(4),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(5),
      Q => right_border_buf_1_1_fu_610(5),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(6),
      Q => right_border_buf_1_1_fu_610(6),
      R => '0'
    );
\right_border_buf_1_1_fu_610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_s_fu_606(7),
      Q => right_border_buf_1_1_fu_610(7),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(0),
      Q => right_border_buf_1_2_fu_614(0),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(1),
      Q => right_border_buf_1_2_fu_614(1),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(2),
      Q => right_border_buf_1_2_fu_614(2),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(3),
      Q => right_border_buf_1_2_fu_614(3),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(4),
      Q => right_border_buf_1_2_fu_614(4),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(5),
      Q => right_border_buf_1_2_fu_614(5),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(6),
      Q => right_border_buf_1_2_fu_614(6),
      R => '0'
    );
\right_border_buf_1_2_fu_614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_1_fu_610(7),
      Q => right_border_buf_1_2_fu_614(7),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(0),
      Q => right_border_buf_1_3_fu_626(0),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(1),
      Q => right_border_buf_1_3_fu_626(1),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(2),
      Q => right_border_buf_1_3_fu_626(2),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(3),
      Q => right_border_buf_1_3_fu_626(3),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(4),
      Q => right_border_buf_1_3_fu_626(4),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(5),
      Q => right_border_buf_1_3_fu_626(5),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(6),
      Q => right_border_buf_1_3_fu_626(6),
      R => '0'
    );
\right_border_buf_1_3_fu_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_1_0_fu_2226_p3(7),
      Q => right_border_buf_1_3_fu_626(7),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(0),
      Q => right_border_buf_1_4_fu_630(0),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(1),
      Q => right_border_buf_1_4_fu_630(1),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(2),
      Q => right_border_buf_1_4_fu_630(2),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(3),
      Q => right_border_buf_1_4_fu_630(3),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(4),
      Q => right_border_buf_1_4_fu_630(4),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(5),
      Q => right_border_buf_1_4_fu_630(5),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(6),
      Q => right_border_buf_1_4_fu_630(6),
      R => '0'
    );
\right_border_buf_1_4_fu_630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_3_fu_626(7),
      Q => right_border_buf_1_4_fu_630(7),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(0),
      Q => right_border_buf_1_5_fu_634(0),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(1),
      Q => right_border_buf_1_5_fu_634(1),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(2),
      Q => right_border_buf_1_5_fu_634(2),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(3),
      Q => right_border_buf_1_5_fu_634(3),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(4),
      Q => right_border_buf_1_5_fu_634(4),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(5),
      Q => right_border_buf_1_5_fu_634(5),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(6),
      Q => right_border_buf_1_5_fu_634(6),
      R => '0'
    );
\right_border_buf_1_5_fu_634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_4_fu_630(7),
      Q => right_border_buf_1_5_fu_634(7),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(0),
      Q => right_border_buf_1_6_fu_646(0),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(1),
      Q => right_border_buf_1_6_fu_646(1),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(2),
      Q => right_border_buf_1_6_fu_646(2),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(3),
      Q => right_border_buf_1_6_fu_646(3),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(4),
      Q => right_border_buf_1_6_fu_646(4),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(5),
      Q => right_border_buf_1_6_fu_646(5),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(6),
      Q => right_border_buf_1_6_fu_646(6),
      R => '0'
    );
\right_border_buf_1_6_fu_646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_2_0_fu_2248_p3(7),
      Q => right_border_buf_1_6_fu_646(7),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(0),
      Q => right_border_buf_1_7_fu_650(0),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(1),
      Q => right_border_buf_1_7_fu_650(1),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(2),
      Q => right_border_buf_1_7_fu_650(2),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(3),
      Q => right_border_buf_1_7_fu_650(3),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(4),
      Q => right_border_buf_1_7_fu_650(4),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(5),
      Q => right_border_buf_1_7_fu_650(5),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(6),
      Q => right_border_buf_1_7_fu_650(6),
      R => '0'
    );
\right_border_buf_1_7_fu_650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_6_fu_646(7),
      Q => right_border_buf_1_7_fu_650(7),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(0),
      Q => right_border_buf_1_8_fu_654(0),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(1),
      Q => right_border_buf_1_8_fu_654(1),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(2),
      Q => right_border_buf_1_8_fu_654(2),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(3),
      Q => right_border_buf_1_8_fu_654(3),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(4),
      Q => right_border_buf_1_8_fu_654(4),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(5),
      Q => right_border_buf_1_8_fu_654(5),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(6),
      Q => right_border_buf_1_8_fu_654(6),
      R => '0'
    );
\right_border_buf_1_8_fu_654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_7_fu_650(7),
      Q => right_border_buf_1_8_fu_654(7),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(0),
      Q => right_border_buf_1_9_fu_662(0),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(1),
      Q => right_border_buf_1_9_fu_662(1),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(2),
      Q => right_border_buf_1_9_fu_662(2),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(3),
      Q => right_border_buf_1_9_fu_662(3),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(4),
      Q => right_border_buf_1_9_fu_662(4),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(5),
      Q => right_border_buf_1_9_fu_662(5),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(6),
      Q => right_border_buf_1_9_fu_662(6),
      R => '0'
    );
\right_border_buf_1_9_fu_662_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_1_13_fu_678(7),
      Q => right_border_buf_1_9_fu_662(7),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(0),
      Q => right_border_buf_1_s_fu_606(0),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(1),
      Q => right_border_buf_1_s_fu_606(1),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(2),
      Q => right_border_buf_1_s_fu_606(2),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(3),
      Q => right_border_buf_1_s_fu_606(3),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(4),
      Q => right_border_buf_1_s_fu_606(4),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(5),
      Q => right_border_buf_1_s_fu_606(5),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(6),
      Q => right_border_buf_1_s_fu_606(6),
      R => '0'
    );
\right_border_buf_1_s_fu_606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_1_val_0_0_fu_2204_p3(7),
      Q => right_border_buf_1_s_fu_606(7),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(0),
      Q => right_border_buf_2_10_fu_618(0),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(1),
      Q => right_border_buf_2_10_fu_618(1),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(2),
      Q => right_border_buf_2_10_fu_618(2),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(3),
      Q => right_border_buf_2_10_fu_618(3),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(4),
      Q => right_border_buf_2_10_fu_618(4),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(5),
      Q => right_border_buf_2_10_fu_618(5),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(6),
      Q => right_border_buf_2_10_fu_618(6),
      R => '0'
    );
\right_border_buf_2_10_fu_618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_11_fu_622(7),
      Q => right_border_buf_2_10_fu_618(7),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(0),
      Q => right_border_buf_2_11_fu_622(0),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(1),
      Q => right_border_buf_2_11_fu_622(1),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(2),
      Q => right_border_buf_2_11_fu_622(2),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(3),
      Q => right_border_buf_2_11_fu_622(3),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(4),
      Q => right_border_buf_2_11_fu_622(4),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(5),
      Q => right_border_buf_2_11_fu_622(5),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(6),
      Q => right_border_buf_2_11_fu_622(6),
      R => '0'
    );
\right_border_buf_2_11_fu_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_1_0_fu_2586_p3(7),
      Q => right_border_buf_2_11_fu_622(7),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(0),
      Q => right_border_buf_2_12_fu_638(0),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(1),
      Q => right_border_buf_2_12_fu_638(1),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(2),
      Q => right_border_buf_2_12_fu_638(2),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(3),
      Q => right_border_buf_2_12_fu_638(3),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(4),
      Q => right_border_buf_2_12_fu_638(4),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(5),
      Q => right_border_buf_2_12_fu_638(5),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(6),
      Q => right_border_buf_2_12_fu_638(6),
      R => '0'
    );
\right_border_buf_2_12_fu_638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_13_fu_642(7),
      Q => right_border_buf_2_12_fu_638(7),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(0),
      Q => right_border_buf_2_13_fu_642(0),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(1),
      Q => right_border_buf_2_13_fu_642(1),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(2),
      Q => right_border_buf_2_13_fu_642(2),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(3),
      Q => right_border_buf_2_13_fu_642(3),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(4),
      Q => right_border_buf_2_13_fu_642(4),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(5),
      Q => right_border_buf_2_13_fu_642(5),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(6),
      Q => right_border_buf_2_13_fu_642(6),
      R => '0'
    );
\right_border_buf_2_13_fu_642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_14_fu_658(7),
      Q => right_border_buf_2_13_fu_642(7),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(0),
      Q => right_border_buf_2_14_fu_658(0),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(1),
      Q => right_border_buf_2_14_fu_658(1),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(2),
      Q => right_border_buf_2_14_fu_658(2),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(3),
      Q => right_border_buf_2_14_fu_658(3),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(4),
      Q => right_border_buf_2_14_fu_658(4),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(5),
      Q => right_border_buf_2_14_fu_658(5),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(6),
      Q => right_border_buf_2_14_fu_658(6),
      R => '0'
    );
\right_border_buf_2_14_fu_658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_0_0_fu_2564_p3(7),
      Q => right_border_buf_2_14_fu_658(7),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(0),
      Q => right_border_buf_2_1_fu_522(0),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(1),
      Q => right_border_buf_2_1_fu_522(1),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(2),
      Q => right_border_buf_2_1_fu_522(2),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(3),
      Q => right_border_buf_2_1_fu_522(3),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(4),
      Q => right_border_buf_2_1_fu_522(4),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(5),
      Q => right_border_buf_2_1_fu_522(5),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(6),
      Q => right_border_buf_2_1_fu_522(6),
      R => '0'
    );
\right_border_buf_2_1_fu_522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_2_fu_538(7),
      Q => right_border_buf_2_1_fu_522(7),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(0),
      Q => right_border_buf_2_2_fu_538(0),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(1),
      Q => right_border_buf_2_2_fu_538(1),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(2),
      Q => right_border_buf_2_2_fu_538(2),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(3),
      Q => right_border_buf_2_2_fu_538(3),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(4),
      Q => right_border_buf_2_2_fu_538(4),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(5),
      Q => right_border_buf_2_2_fu_538(5),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(6),
      Q => right_border_buf_2_2_fu_538(6),
      R => '0'
    );
\right_border_buf_2_2_fu_538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_4_0_fu_2652_p3(7),
      Q => right_border_buf_2_2_fu_538(7),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(0),
      Q => right_border_buf_2_3_fu_542(0),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(1),
      Q => right_border_buf_2_3_fu_542(1),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(2),
      Q => right_border_buf_2_3_fu_542(2),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(3),
      Q => right_border_buf_2_3_fu_542(3),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(4),
      Q => right_border_buf_2_3_fu_542(4),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(5),
      Q => right_border_buf_2_3_fu_542(5),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(6),
      Q => right_border_buf_2_3_fu_542(6),
      R => '0'
    );
\right_border_buf_2_3_fu_542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_4_fu_558(7),
      Q => right_border_buf_2_3_fu_542(7),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(0),
      Q => right_border_buf_2_4_fu_558(0),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(1),
      Q => right_border_buf_2_4_fu_558(1),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(2),
      Q => right_border_buf_2_4_fu_558(2),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(3),
      Q => right_border_buf_2_4_fu_558(3),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(4),
      Q => right_border_buf_2_4_fu_558(4),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(5),
      Q => right_border_buf_2_4_fu_558(5),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(6),
      Q => right_border_buf_2_4_fu_558(6),
      R => '0'
    );
\right_border_buf_2_4_fu_558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_5_fu_562(7),
      Q => right_border_buf_2_4_fu_558(7),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(0),
      Q => right_border_buf_2_5_fu_562(0),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(1),
      Q => right_border_buf_2_5_fu_562(1),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(2),
      Q => right_border_buf_2_5_fu_562(2),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(3),
      Q => right_border_buf_2_5_fu_562(3),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(4),
      Q => right_border_buf_2_5_fu_562(4),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(5),
      Q => right_border_buf_2_5_fu_562(5),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(6),
      Q => right_border_buf_2_5_fu_562(6),
      R => '0'
    );
\right_border_buf_2_5_fu_562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_3_0_fu_2630_p3(7),
      Q => right_border_buf_2_5_fu_562(7),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(0),
      Q => right_border_buf_2_6_fu_578(0),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(1),
      Q => right_border_buf_2_6_fu_578(1),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(2),
      Q => right_border_buf_2_6_fu_578(2),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(3),
      Q => right_border_buf_2_6_fu_578(3),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(4),
      Q => right_border_buf_2_6_fu_578(4),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(5),
      Q => right_border_buf_2_6_fu_578(5),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(6),
      Q => right_border_buf_2_6_fu_578(6),
      R => '0'
    );
\right_border_buf_2_6_fu_578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_7_fu_582(7),
      Q => right_border_buf_2_6_fu_578(7),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(0),
      Q => right_border_buf_2_7_fu_582(0),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(1),
      Q => right_border_buf_2_7_fu_582(1),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(2),
      Q => right_border_buf_2_7_fu_582(2),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(3),
      Q => right_border_buf_2_7_fu_582(3),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(4),
      Q => right_border_buf_2_7_fu_582(4),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(5),
      Q => right_border_buf_2_7_fu_582(5),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(6),
      Q => right_border_buf_2_7_fu_582(6),
      R => '0'
    );
\right_border_buf_2_7_fu_582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_8_fu_598(7),
      Q => right_border_buf_2_7_fu_582(7),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(0),
      Q => right_border_buf_2_8_fu_598(0),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(1),
      Q => right_border_buf_2_8_fu_598(1),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(2),
      Q => right_border_buf_2_8_fu_598(2),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(3),
      Q => right_border_buf_2_8_fu_598(3),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(4),
      Q => right_border_buf_2_8_fu_598(4),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(5),
      Q => right_border_buf_2_8_fu_598(5),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(6),
      Q => right_border_buf_2_8_fu_598(6),
      R => '0'
    );
\right_border_buf_2_8_fu_598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => col_buf_2_val_2_0_fu_2608_p3(7),
      Q => right_border_buf_2_8_fu_598(7),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(0),
      Q => right_border_buf_2_9_fu_602(0),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(1),
      Q => right_border_buf_2_9_fu_602(1),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(2),
      Q => right_border_buf_2_9_fu_602(2),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(3),
      Q => right_border_buf_2_9_fu_602(3),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(4),
      Q => right_border_buf_2_9_fu_602(4),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(5),
      Q => right_border_buf_2_9_fu_602(5),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(6),
      Q => right_border_buf_2_9_fu_602(6),
      R => '0'
    );
\right_border_buf_2_9_fu_602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_10_fu_618(7),
      Q => right_border_buf_2_9_fu_602(7),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(0),
      Q => right_border_buf_2_s_fu_518(0),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(1),
      Q => right_border_buf_2_s_fu_518(1),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(2),
      Q => right_border_buf_2_s_fu_518(2),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(3),
      Q => right_border_buf_2_s_fu_518(3),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(4),
      Q => right_border_buf_2_s_fu_518(4),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(5),
      Q => right_border_buf_2_s_fu_518(5),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(6),
      Q => right_border_buf_2_s_fu_518(6),
      R => '0'
    );
\right_border_buf_2_s_fu_518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_border_buf_0_10_fu_5700,
      D => right_border_buf_2_1_fu_522(7),
      Q => right_border_buf_2_s_fu_518(7),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(0),
      Q => src_kernel_win_0_va_12_fu_314(0),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(1),
      Q => src_kernel_win_0_va_12_fu_314(1),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(2),
      Q => src_kernel_win_0_va_12_fu_314(2),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(3),
      Q => src_kernel_win_0_va_12_fu_314(3),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(4),
      Q => src_kernel_win_0_va_12_fu_314(4),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(5),
      Q => src_kernel_win_0_va_12_fu_314(5),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(6),
      Q => src_kernel_win_0_va_12_fu_314(6),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_23_reg_5633(7),
      Q => src_kernel_win_0_va_12_fu_314(7),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(0),
      Q => src_kernel_win_0_va_13_fu_318(0),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(1),
      Q => src_kernel_win_0_va_13_fu_318(1),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(2),
      Q => src_kernel_win_0_va_13_fu_318(2),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(3),
      Q => src_kernel_win_0_va_13_fu_318(3),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(4),
      Q => src_kernel_win_0_va_13_fu_318(4),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(5),
      Q => src_kernel_win_0_va_13_fu_318(5),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(6),
      Q => src_kernel_win_0_va_13_fu_318(6),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_0_va_12_fu_314(7),
      Q => src_kernel_win_0_va_13_fu_318(7),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(0),
      Q => src_kernel_win_0_va_16_fu_330(0),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(1),
      Q => src_kernel_win_0_va_16_fu_330(1),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(2),
      Q => src_kernel_win_0_va_16_fu_330(2),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(3),
      Q => src_kernel_win_0_va_16_fu_330(3),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(4),
      Q => src_kernel_win_0_va_16_fu_330(4),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(5),
      Q => src_kernel_win_0_va_16_fu_330(5),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(6),
      Q => src_kernel_win_0_va_16_fu_330(6),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_24_fu_2117_p3(7),
      Q => src_kernel_win_0_va_16_fu_330(7),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(0),
      Q => src_kernel_win_0_va_17_fu_334(0),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(1),
      Q => src_kernel_win_0_va_17_fu_334(1),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(2),
      Q => src_kernel_win_0_va_17_fu_334(2),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(3),
      Q => src_kernel_win_0_va_17_fu_334(3),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(4),
      Q => src_kernel_win_0_va_17_fu_334(4),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(5),
      Q => src_kernel_win_0_va_17_fu_334(5),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(6),
      Q => src_kernel_win_0_va_17_fu_334(6),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_0_va_16_fu_330(7),
      Q => src_kernel_win_0_va_17_fu_334(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(0),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(1),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(2),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(3),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(4),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(5),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(6),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615(7),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(0),
      Q => src_kernel_win_0_va_20_reg_5615(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(1),
      Q => src_kernel_win_0_va_20_reg_5615(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(2),
      Q => src_kernel_win_0_va_20_reg_5615(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(3),
      Q => src_kernel_win_0_va_20_reg_5615(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(4),
      Q => src_kernel_win_0_va_20_reg_5615(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(5),
      Q => src_kernel_win_0_va_20_reg_5615(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(6),
      Q => src_kernel_win_0_va_20_reg_5615(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_5615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_20_fu_2029_p3(7),
      Q => src_kernel_win_0_va_20_reg_5615(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(0),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(1),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(2),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(3),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(4),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(5),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(6),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621(7),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(0),
      Q => src_kernel_win_0_va_21_reg_5621(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(1),
      Q => src_kernel_win_0_va_21_reg_5621(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(2),
      Q => src_kernel_win_0_va_21_reg_5621(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(3),
      Q => src_kernel_win_0_va_21_reg_5621(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(4),
      Q => src_kernel_win_0_va_21_reg_5621(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(5),
      Q => src_kernel_win_0_va_21_reg_5621(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(6),
      Q => src_kernel_win_0_va_21_reg_5621(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_5621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_21_fu_2051_p3(7),
      Q => src_kernel_win_0_va_21_reg_5621(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(0),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(1),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(2),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(3),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(4),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(5),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(6),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_0_va_22_reg_5627(7),
      Q => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(0),
      Q => src_kernel_win_0_va_22_reg_5627(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(1),
      Q => src_kernel_win_0_va_22_reg_5627(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(2),
      Q => src_kernel_win_0_va_22_reg_5627(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(3),
      Q => src_kernel_win_0_va_22_reg_5627(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(4),
      Q => src_kernel_win_0_va_22_reg_5627(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(5),
      Q => src_kernel_win_0_va_22_reg_5627(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(6),
      Q => src_kernel_win_0_va_22_reg_5627(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_5627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_22_fu_2073_p3(7),
      Q => src_kernel_win_0_va_22_reg_5627(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(0),
      Q => src_kernel_win_0_va_23_reg_5633(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(1),
      Q => src_kernel_win_0_va_23_reg_5633(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(2),
      Q => src_kernel_win_0_va_23_reg_5633(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(3),
      Q => src_kernel_win_0_va_23_reg_5633(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(4),
      Q => src_kernel_win_0_va_23_reg_5633(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(5),
      Q => src_kernel_win_0_va_23_reg_5633(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(6),
      Q => src_kernel_win_0_va_23_reg_5633(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_5633_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_0_va_23_fu_2095_p3(7),
      Q => src_kernel_win_0_va_23_reg_5633(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_274_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(0),
      Q => \src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(1),
      Q => \src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(2),
      Q => \src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(3),
      Q => \src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(4),
      Q => \src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(5),
      Q => \src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(6),
      Q => \src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0\
    );
\src_kernel_win_0_va_2_fu_274_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_0_va_fu_266(7),
      Q => \src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0\
    );
\src_kernel_win_0_va_3_fu_278_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[0]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[1]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[2]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[3]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[4]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[5]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[6]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_278_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_0_va_2_fu_274_reg[7]_srl2_n_0\,
      Q => src_kernel_win_0_va_3_fu_278(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(0),
      Q => src_kernel_win_0_va_4_fu_282(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(1),
      Q => src_kernel_win_0_va_4_fu_282(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(2),
      Q => src_kernel_win_0_va_4_fu_282(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(3),
      Q => src_kernel_win_0_va_4_fu_282(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(4),
      Q => src_kernel_win_0_va_4_fu_282(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(5),
      Q => src_kernel_win_0_va_4_fu_282(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(6),
      Q => src_kernel_win_0_va_4_fu_282(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_21_reg_5621_pp0_iter4_reg(7),
      Q => src_kernel_win_0_va_4_fu_282(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(0),
      Q => src_kernel_win_0_va_5_fu_286(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(1),
      Q => src_kernel_win_0_va_5_fu_286(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(2),
      Q => src_kernel_win_0_va_5_fu_286(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(3),
      Q => src_kernel_win_0_va_5_fu_286(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(4),
      Q => src_kernel_win_0_va_5_fu_286(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(5),
      Q => src_kernel_win_0_va_5_fu_286(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(6),
      Q => src_kernel_win_0_va_5_fu_286(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_4_fu_282(7),
      Q => src_kernel_win_0_va_5_fu_286(7),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_8_fu_298(0),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_8_fu_298(1),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_8_fu_298(2),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_8_fu_298(3),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_8_fu_298(4),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_8_fu_298(5),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_8_fu_298(6),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_22_reg_5627_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_8_fu_298(7),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(0),
      Q => src_kernel_win_0_va_9_fu_302(0),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(1),
      Q => src_kernel_win_0_va_9_fu_302(1),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(2),
      Q => src_kernel_win_0_va_9_fu_302(2),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(3),
      Q => src_kernel_win_0_va_9_fu_302(3),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(4),
      Q => src_kernel_win_0_va_9_fu_302(4),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(5),
      Q => src_kernel_win_0_va_9_fu_302(5),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(6),
      Q => src_kernel_win_0_va_9_fu_302(6),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_0_va_8_fu_298(7),
      Q => src_kernel_win_0_va_9_fu_302(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(0),
      Q => src_kernel_win_0_va_fu_266(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(1),
      Q => src_kernel_win_0_va_fu_266(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(2),
      Q => src_kernel_win_0_va_fu_266(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(3),
      Q => src_kernel_win_0_va_fu_266(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(4),
      Q => src_kernel_win_0_va_fu_266(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(5),
      Q => src_kernel_win_0_va_fu_266(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(6),
      Q => src_kernel_win_0_va_fu_266(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_0_va_20_reg_5615_pp0_iter4_reg(7),
      Q => src_kernel_win_0_va_fu_266(7),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(0),
      Q => src_kernel_win_1_va_12_fu_394(0),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(1),
      Q => src_kernel_win_1_va_12_fu_394(1),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(2),
      Q => src_kernel_win_1_va_12_fu_394(2),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(3),
      Q => src_kernel_win_1_va_12_fu_394(3),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(4),
      Q => src_kernel_win_1_va_12_fu_394(4),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(5),
      Q => src_kernel_win_1_va_12_fu_394(5),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(6),
      Q => src_kernel_win_1_va_12_fu_394(6),
      R => '0'
    );
\src_kernel_win_1_va_12_fu_394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_23_reg_5677(7),
      Q => src_kernel_win_1_va_12_fu_394(7),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(0),
      Q => src_kernel_win_1_va_13_fu_398(0),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(1),
      Q => src_kernel_win_1_va_13_fu_398(1),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(2),
      Q => src_kernel_win_1_va_13_fu_398(2),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(3),
      Q => src_kernel_win_1_va_13_fu_398(3),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(4),
      Q => src_kernel_win_1_va_13_fu_398(4),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(5),
      Q => src_kernel_win_1_va_13_fu_398(5),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(6),
      Q => src_kernel_win_1_va_13_fu_398(6),
      R => '0'
    );
\src_kernel_win_1_va_13_fu_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_1_va_12_fu_394(7),
      Q => src_kernel_win_1_va_13_fu_398(7),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(0),
      Q => src_kernel_win_1_va_16_fu_410(0),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(1),
      Q => src_kernel_win_1_va_16_fu_410(1),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(2),
      Q => src_kernel_win_1_va_16_fu_410(2),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(3),
      Q => src_kernel_win_1_va_16_fu_410(3),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(4),
      Q => src_kernel_win_1_va_16_fu_410(4),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(5),
      Q => src_kernel_win_1_va_16_fu_410(5),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(6),
      Q => src_kernel_win_1_va_16_fu_410(6),
      R => '0'
    );
\src_kernel_win_1_va_16_fu_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_24_fu_2501_p3(7),
      Q => src_kernel_win_1_va_16_fu_410(7),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(0),
      Q => src_kernel_win_1_va_17_fu_414(0),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(1),
      Q => src_kernel_win_1_va_17_fu_414(1),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(2),
      Q => src_kernel_win_1_va_17_fu_414(2),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(3),
      Q => src_kernel_win_1_va_17_fu_414(3),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(4),
      Q => src_kernel_win_1_va_17_fu_414(4),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(5),
      Q => src_kernel_win_1_va_17_fu_414(5),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(6),
      Q => src_kernel_win_1_va_17_fu_414(6),
      R => '0'
    );
\src_kernel_win_1_va_17_fu_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_1_va_16_fu_410(7),
      Q => src_kernel_win_1_va_17_fu_414(7),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(0),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(1),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(2),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(3),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(4),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(5),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(6),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659(7),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(0),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(1),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(2),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(3),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(4),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(5),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(6),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter3_reg(7),
      Q => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(0),
      Q => src_kernel_win_1_va_20_reg_5659(0),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(1),
      Q => src_kernel_win_1_va_20_reg_5659(1),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(2),
      Q => src_kernel_win_1_va_20_reg_5659(2),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(3),
      Q => src_kernel_win_1_va_20_reg_5659(3),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(4),
      Q => src_kernel_win_1_va_20_reg_5659(4),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(5),
      Q => src_kernel_win_1_va_20_reg_5659(5),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(6),
      Q => src_kernel_win_1_va_20_reg_5659(6),
      R => '0'
    );
\src_kernel_win_1_va_20_reg_5659_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_20_fu_2413_p3(7),
      Q => src_kernel_win_1_va_20_reg_5659(7),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(0),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(1),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(2),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(3),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(4),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(5),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(6),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665(7),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(0),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(1),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(2),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(3),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(4),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(5),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(6),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(7),
      Q => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(0),
      Q => src_kernel_win_1_va_21_reg_5665(0),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(1),
      Q => src_kernel_win_1_va_21_reg_5665(1),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(2),
      Q => src_kernel_win_1_va_21_reg_5665(2),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(3),
      Q => src_kernel_win_1_va_21_reg_5665(3),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(4),
      Q => src_kernel_win_1_va_21_reg_5665(4),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(5),
      Q => src_kernel_win_1_va_21_reg_5665(5),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(6),
      Q => src_kernel_win_1_va_21_reg_5665(6),
      R => '0'
    );
\src_kernel_win_1_va_21_reg_5665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_21_fu_2435_p3(7),
      Q => src_kernel_win_1_va_21_reg_5665(7),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(0),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(1),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(2),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(3),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(4),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(5),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(6),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_1_va_22_reg_5671(7),
      Q => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(0),
      Q => src_kernel_win_1_va_22_reg_5671(0),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(1),
      Q => src_kernel_win_1_va_22_reg_5671(1),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(2),
      Q => src_kernel_win_1_va_22_reg_5671(2),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(3),
      Q => src_kernel_win_1_va_22_reg_5671(3),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(4),
      Q => src_kernel_win_1_va_22_reg_5671(4),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(5),
      Q => src_kernel_win_1_va_22_reg_5671(5),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(6),
      Q => src_kernel_win_1_va_22_reg_5671(6),
      R => '0'
    );
\src_kernel_win_1_va_22_reg_5671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_22_fu_2457_p3(7),
      Q => src_kernel_win_1_va_22_reg_5671(7),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(0),
      Q => src_kernel_win_1_va_23_reg_5677(0),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(1),
      Q => src_kernel_win_1_va_23_reg_5677(1),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(2),
      Q => src_kernel_win_1_va_23_reg_5677(2),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(3),
      Q => src_kernel_win_1_va_23_reg_5677(3),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(4),
      Q => src_kernel_win_1_va_23_reg_5677(4),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(5),
      Q => src_kernel_win_1_va_23_reg_5677(5),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(6),
      Q => src_kernel_win_1_va_23_reg_5677(6),
      R => '0'
    );
\src_kernel_win_1_va_23_reg_5677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_1_va_23_fu_2479_p3(7),
      Q => src_kernel_win_1_va_23_reg_5677(7),
      R => '0'
    );
\src_kernel_win_1_va_2_fu_354_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(0),
      Q => \src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(1),
      Q => \src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(2),
      Q => \src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(3),
      Q => \src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(4),
      Q => \src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(5),
      Q => \src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(6),
      Q => \src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0\
    );
\src_kernel_win_1_va_2_fu_354_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_1_va_fu_346(7),
      Q => \src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0\
    );
\src_kernel_win_1_va_3_fu_358_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[0]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(0),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[1]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(1),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[2]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(2),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[3]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(3),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[4]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(4),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[5]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(5),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[6]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(6),
      R => '0'
    );
\src_kernel_win_1_va_3_fu_358_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_1_va_2_fu_354_reg[7]_srl2_n_0\,
      Q => src_kernel_win_1_va_3_fu_358(7),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(0),
      Q => src_kernel_win_1_va_4_fu_362(0),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(1),
      Q => src_kernel_win_1_va_4_fu_362(1),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(2),
      Q => src_kernel_win_1_va_4_fu_362(2),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(3),
      Q => src_kernel_win_1_va_4_fu_362(3),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(4),
      Q => src_kernel_win_1_va_4_fu_362(4),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(5),
      Q => src_kernel_win_1_va_4_fu_362(5),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(6),
      Q => src_kernel_win_1_va_4_fu_362(6),
      R => '0'
    );
\src_kernel_win_1_va_4_fu_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_21_reg_5665_pp0_iter4_reg(7),
      Q => src_kernel_win_1_va_4_fu_362(7),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(0),
      Q => src_kernel_win_1_va_5_fu_366(0),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(1),
      Q => src_kernel_win_1_va_5_fu_366(1),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(2),
      Q => src_kernel_win_1_va_5_fu_366(2),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(3),
      Q => src_kernel_win_1_va_5_fu_366(3),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(4),
      Q => src_kernel_win_1_va_5_fu_366(4),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(5),
      Q => src_kernel_win_1_va_5_fu_366(5),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(6),
      Q => src_kernel_win_1_va_5_fu_366(6),
      R => '0'
    );
\src_kernel_win_1_va_5_fu_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_4_fu_362(7),
      Q => src_kernel_win_1_va_5_fu_366(7),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(0),
      Q => src_kernel_win_1_va_8_fu_378(0),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(1),
      Q => src_kernel_win_1_va_8_fu_378(1),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(2),
      Q => src_kernel_win_1_va_8_fu_378(2),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(3),
      Q => src_kernel_win_1_va_8_fu_378(3),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(4),
      Q => src_kernel_win_1_va_8_fu_378(4),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(5),
      Q => src_kernel_win_1_va_8_fu_378(5),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(6),
      Q => src_kernel_win_1_va_8_fu_378(6),
      R => '0'
    );
\src_kernel_win_1_va_8_fu_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_22_reg_5671_pp0_iter3_reg(7),
      Q => src_kernel_win_1_va_8_fu_378(7),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(0),
      Q => src_kernel_win_1_va_9_fu_382(0),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(1),
      Q => src_kernel_win_1_va_9_fu_382(1),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(2),
      Q => src_kernel_win_1_va_9_fu_382(2),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(3),
      Q => src_kernel_win_1_va_9_fu_382(3),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(4),
      Q => src_kernel_win_1_va_9_fu_382(4),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(5),
      Q => src_kernel_win_1_va_9_fu_382(5),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(6),
      Q => src_kernel_win_1_va_9_fu_382(6),
      R => '0'
    );
\src_kernel_win_1_va_9_fu_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_1_va_8_fu_378(7),
      Q => src_kernel_win_1_va_9_fu_382(7),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(0),
      Q => src_kernel_win_1_va_fu_346(0),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(1),
      Q => src_kernel_win_1_va_fu_346(1),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(2),
      Q => src_kernel_win_1_va_fu_346(2),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(3),
      Q => src_kernel_win_1_va_fu_346(3),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(4),
      Q => src_kernel_win_1_va_fu_346(4),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(5),
      Q => src_kernel_win_1_va_fu_346(5),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(6),
      Q => src_kernel_win_1_va_fu_346(6),
      R => '0'
    );
\src_kernel_win_1_va_fu_346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_1_va_20_reg_5659_pp0_iter4_reg(7),
      Q => src_kernel_win_1_va_fu_346(7),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(0),
      Q => src_kernel_win_2_va_12_fu_474(0),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(1),
      Q => src_kernel_win_2_va_12_fu_474(1),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(2),
      Q => src_kernel_win_2_va_12_fu_474(2),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(3),
      Q => src_kernel_win_2_va_12_fu_474(3),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(4),
      Q => src_kernel_win_2_va_12_fu_474(4),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(5),
      Q => src_kernel_win_2_va_12_fu_474(5),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(6),
      Q => src_kernel_win_2_va_12_fu_474(6),
      R => '0'
    );
\src_kernel_win_2_va_12_fu_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_38_reg_5721(7),
      Q => src_kernel_win_2_va_12_fu_474(7),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(0),
      Q => src_kernel_win_2_va_13_fu_478(0),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(1),
      Q => src_kernel_win_2_va_13_fu_478(1),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(2),
      Q => src_kernel_win_2_va_13_fu_478(2),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(3),
      Q => src_kernel_win_2_va_13_fu_478(3),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(4),
      Q => src_kernel_win_2_va_13_fu_478(4),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(5),
      Q => src_kernel_win_2_va_13_fu_478(5),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(6),
      Q => src_kernel_win_2_va_13_fu_478(6),
      R => '0'
    );
\src_kernel_win_2_va_13_fu_478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_3140,
      D => src_kernel_win_2_va_12_fu_474(7),
      Q => src_kernel_win_2_va_13_fu_478(7),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(0),
      Q => src_kernel_win_2_va_16_fu_490(0),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(1),
      Q => src_kernel_win_2_va_16_fu_490(1),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(2),
      Q => src_kernel_win_2_va_16_fu_490(2),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(3),
      Q => src_kernel_win_2_va_16_fu_490(3),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(4),
      Q => src_kernel_win_2_va_16_fu_490(4),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(5),
      Q => src_kernel_win_2_va_16_fu_490(5),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(6),
      Q => src_kernel_win_2_va_16_fu_490(6),
      R => '0'
    );
\src_kernel_win_2_va_16_fu_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_39_fu_2837_p3(7),
      Q => src_kernel_win_2_va_16_fu_490(7),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(0),
      Q => src_kernel_win_2_va_17_fu_494(0),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(1),
      Q => src_kernel_win_2_va_17_fu_494(1),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(2),
      Q => src_kernel_win_2_va_17_fu_494(2),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(3),
      Q => src_kernel_win_2_va_17_fu_494(3),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(4),
      Q => src_kernel_win_2_va_17_fu_494(4),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(5),
      Q => src_kernel_win_2_va_17_fu_494(5),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(6),
      Q => src_kernel_win_2_va_17_fu_494(6),
      R => '0'
    );
\src_kernel_win_2_va_17_fu_494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mularcU_U51_n_48,
      D => src_kernel_win_2_va_16_fu_490(7),
      Q => src_kernel_win_2_va_17_fu_494(7),
      R => '0'
    );
\src_kernel_win_2_va_2_fu_434_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(0),
      Q => \src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(1),
      Q => \src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(2),
      Q => \src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(3),
      Q => \src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(4),
      Q => \src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(5),
      Q => \src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(6),
      Q => \src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0\
    );
\src_kernel_win_2_va_2_fu_434_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => src_kernel_win_0_va_1_fu_2700,
      CLK => ap_clk,
      D => src_kernel_win_2_va_fu_426(7),
      Q => \src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0\
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(0),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(1),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(2),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(3),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(4),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(5),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(6),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703(7),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(0),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(1),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(2),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(3),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(4),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(5),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(6),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter3_reg(7),
      Q => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(0),
      Q => src_kernel_win_2_va_35_reg_5703(0),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(1),
      Q => src_kernel_win_2_va_35_reg_5703(1),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(2),
      Q => src_kernel_win_2_va_35_reg_5703(2),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(3),
      Q => src_kernel_win_2_va_35_reg_5703(3),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(4),
      Q => src_kernel_win_2_va_35_reg_5703(4),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(5),
      Q => src_kernel_win_2_va_35_reg_5703(5),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(6),
      Q => src_kernel_win_2_va_35_reg_5703(6),
      R => '0'
    );
\src_kernel_win_2_va_35_reg_5703_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_35_fu_2749_p3(7),
      Q => src_kernel_win_2_va_35_reg_5703(7),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(0),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(1),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(2),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(3),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(4),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(5),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(6),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709(7),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(0),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(0),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(1),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(1),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(2),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(2),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(3),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(3),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(4),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(4),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(5),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(5),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(6),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(6),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(7),
      Q => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(7),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(0),
      Q => src_kernel_win_2_va_36_reg_5709(0),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(1),
      Q => src_kernel_win_2_va_36_reg_5709(1),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(2),
      Q => src_kernel_win_2_va_36_reg_5709(2),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(3),
      Q => src_kernel_win_2_va_36_reg_5709(3),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(4),
      Q => src_kernel_win_2_va_36_reg_5709(4),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(5),
      Q => src_kernel_win_2_va_36_reg_5709(5),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(6),
      Q => src_kernel_win_2_va_36_reg_5709(6),
      R => '0'
    );
\src_kernel_win_2_va_36_reg_5709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_36_fu_2771_p3(7),
      Q => src_kernel_win_2_va_36_reg_5709(7),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(0),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(1),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(2),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(3),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(4),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(5),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(6),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone9_in,
      D => src_kernel_win_2_va_37_reg_5715(7),
      Q => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(0),
      Q => src_kernel_win_2_va_37_reg_5715(0),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(1),
      Q => src_kernel_win_2_va_37_reg_5715(1),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(2),
      Q => src_kernel_win_2_va_37_reg_5715(2),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(3),
      Q => src_kernel_win_2_va_37_reg_5715(3),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(4),
      Q => src_kernel_win_2_va_37_reg_5715(4),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(5),
      Q => src_kernel_win_2_va_37_reg_5715(5),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(6),
      Q => src_kernel_win_2_va_37_reg_5715(6),
      R => '0'
    );
\src_kernel_win_2_va_37_reg_5715_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_37_fu_2793_p3(7),
      Q => src_kernel_win_2_va_37_reg_5715(7),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(0),
      Q => src_kernel_win_2_va_38_reg_5721(0),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(1),
      Q => src_kernel_win_2_va_38_reg_5721(1),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(2),
      Q => src_kernel_win_2_va_38_reg_5721(2),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(3),
      Q => src_kernel_win_2_va_38_reg_5721(3),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(4),
      Q => src_kernel_win_2_va_38_reg_5721(4),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(5),
      Q => src_kernel_win_2_va_38_reg_5721(5),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(6),
      Q => src_kernel_win_2_va_38_reg_5721(6),
      R => '0'
    );
\src_kernel_win_2_va_38_reg_5721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gaussian_mac_mulasc4_U60_n_19,
      D => src_kernel_win_2_va_38_fu_2815_p3(7),
      Q => src_kernel_win_2_va_38_reg_5721(7),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[0]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(0),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[1]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(1),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[2]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(2),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[3]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(3),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[4]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(4),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[5]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(5),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[6]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(6),
      R => '0'
    );
\src_kernel_win_2_va_3_fu_438_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => \src_kernel_win_2_va_2_fu_434_reg[7]_srl2_n_0\,
      Q => src_kernel_win_2_va_3_fu_438(7),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(0),
      Q => src_kernel_win_2_va_4_fu_442(0),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(1),
      Q => src_kernel_win_2_va_4_fu_442(1),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(2),
      Q => src_kernel_win_2_va_4_fu_442(2),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(3),
      Q => src_kernel_win_2_va_4_fu_442(3),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(4),
      Q => src_kernel_win_2_va_4_fu_442(4),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(5),
      Q => src_kernel_win_2_va_4_fu_442(5),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(6),
      Q => src_kernel_win_2_va_4_fu_442(6),
      R => '0'
    );
\src_kernel_win_2_va_4_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_36_reg_5709_pp0_iter4_reg(7),
      Q => src_kernel_win_2_va_4_fu_442(7),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(0),
      Q => src_kernel_win_2_va_5_fu_446(0),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(1),
      Q => src_kernel_win_2_va_5_fu_446(1),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(2),
      Q => src_kernel_win_2_va_5_fu_446(2),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(3),
      Q => src_kernel_win_2_va_5_fu_446(3),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(4),
      Q => src_kernel_win_2_va_5_fu_446(4),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(5),
      Q => src_kernel_win_2_va_5_fu_446(5),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(6),
      Q => src_kernel_win_2_va_5_fu_446(6),
      R => '0'
    );
\src_kernel_win_2_va_5_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_4_fu_442(7),
      Q => src_kernel_win_2_va_5_fu_446(7),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(0),
      Q => src_kernel_win_2_va_8_fu_458(0),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(1),
      Q => src_kernel_win_2_va_8_fu_458(1),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(2),
      Q => src_kernel_win_2_va_8_fu_458(2),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(3),
      Q => src_kernel_win_2_va_8_fu_458(3),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(4),
      Q => src_kernel_win_2_va_8_fu_458(4),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(5),
      Q => src_kernel_win_2_va_8_fu_458(5),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(6),
      Q => src_kernel_win_2_va_8_fu_458(6),
      R => '0'
    );
\src_kernel_win_2_va_8_fu_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_37_reg_5715_pp0_iter3_reg(7),
      Q => src_kernel_win_2_va_8_fu_458(7),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(0),
      Q => src_kernel_win_2_va_9_fu_462(0),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(1),
      Q => src_kernel_win_2_va_9_fu_462(1),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(2),
      Q => src_kernel_win_2_va_9_fu_462(2),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(3),
      Q => src_kernel_win_2_va_9_fu_462(3),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(4),
      Q => src_kernel_win_2_va_9_fu_462(4),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(5),
      Q => src_kernel_win_2_va_9_fu_462(5),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(6),
      Q => src_kernel_win_2_va_9_fu_462(6),
      R => '0'
    );
\src_kernel_win_2_va_9_fu_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_3060,
      D => src_kernel_win_2_va_8_fu_458(7),
      Q => src_kernel_win_2_va_9_fu_462(7),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(0),
      Q => src_kernel_win_2_va_fu_426(0),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(1),
      Q => src_kernel_win_2_va_fu_426(1),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(2),
      Q => src_kernel_win_2_va_fu_426(2),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(3),
      Q => src_kernel_win_2_va_fu_426(3),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(4),
      Q => src_kernel_win_2_va_fu_426(4),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(5),
      Q => src_kernel_win_2_va_fu_426(5),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(6),
      Q => src_kernel_win_2_va_fu_426(6),
      R => '0'
    );
\src_kernel_win_2_va_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_2700,
      D => src_kernel_win_2_va_35_reg_5703_pp0_iter4_reg(7),
      Q => src_kernel_win_2_va_fu_426(7),
      R => '0'
    );
\t_V_2_reg_1026[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB00FF00"
    )
        port map (
      I0 => exitcond389_i_fu_1576_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_2_val_9_U_n_35,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter0,
      O => t_V_2_reg_1026
    );
\t_V_2_reg_1026[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => exitcond389_i_fu_1576_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_2_val_9_U_n_35,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_2_reg_10260
    );
\t_V_2_reg_1026[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_1026_reg__0\(0),
      O => \t_V_2_reg_1026[0]_i_4_n_0\
    );
\t_V_2_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[0]_i_3_n_7\,
      Q => \t_V_2_reg_1026_reg__0\(0),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_2_reg_1026_reg[0]_i_3_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[0]_i_3_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[0]_i_3_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_2_reg_1026_reg[0]_i_3_n_4\,
      O(2) => \t_V_2_reg_1026_reg[0]_i_3_n_5\,
      O(1) => \t_V_2_reg_1026_reg[0]_i_3_n_6\,
      O(0) => \t_V_2_reg_1026_reg[0]_i_3_n_7\,
      S(3 downto 2) => t_V_2_reg_1026_reg(3 downto 2),
      S(1) => \t_V_2_reg_1026_reg__0\(1),
      S(0) => \t_V_2_reg_1026[0]_i_4_n_0\
    );
\t_V_2_reg_1026_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[8]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(10),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[8]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(11),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[12]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(12),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[8]_i_1_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[12]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[12]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[12]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[12]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[12]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[12]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[12]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(15 downto 12)
    );
\t_V_2_reg_1026_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[12]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(13),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[12]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(14),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[12]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(15),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[16]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(16),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[12]_i_1_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[16]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[16]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[16]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[16]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[16]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[16]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[16]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(19 downto 16)
    );
\t_V_2_reg_1026_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[16]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(17),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[16]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(18),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[16]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(19),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[0]_i_3_n_6\,
      Q => \t_V_2_reg_1026_reg__0\(1),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[20]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(20),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[16]_i_1_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[20]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[20]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[20]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[20]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[20]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[20]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[20]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(23 downto 20)
    );
\t_V_2_reg_1026_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[20]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(21),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[20]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(22),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[20]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(23),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[24]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(24),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[20]_i_1_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[24]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[24]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[24]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[24]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[24]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[24]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[24]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(27 downto 24)
    );
\t_V_2_reg_1026_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[24]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(25),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[24]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(26),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[24]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(27),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[28]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(28),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[24]_i_1_n_0\,
      CO(3) => \NLW_t_V_2_reg_1026_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_2_reg_1026_reg[28]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[28]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[28]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[28]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[28]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[28]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(31 downto 28)
    );
\t_V_2_reg_1026_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[28]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(29),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[0]_i_3_n_5\,
      Q => t_V_2_reg_1026_reg(2),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[28]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(30),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[28]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(31),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[0]_i_3_n_4\,
      Q => t_V_2_reg_1026_reg(3),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[4]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(4),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[0]_i_3_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[4]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[4]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[4]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[4]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[4]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[4]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[4]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(7 downto 4)
    );
\t_V_2_reg_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[4]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(5),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[4]_i_1_n_5\,
      Q => t_V_2_reg_1026_reg(6),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[4]_i_1_n_4\,
      Q => t_V_2_reg_1026_reg(7),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[8]_i_1_n_7\,
      Q => t_V_2_reg_1026_reg(8),
      R => t_V_2_reg_1026
    );
\t_V_2_reg_1026_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_1026_reg[4]_i_1_n_0\,
      CO(3) => \t_V_2_reg_1026_reg[8]_i_1_n_0\,
      CO(2) => \t_V_2_reg_1026_reg[8]_i_1_n_1\,
      CO(1) => \t_V_2_reg_1026_reg[8]_i_1_n_2\,
      CO(0) => \t_V_2_reg_1026_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_2_reg_1026_reg[8]_i_1_n_4\,
      O(2) => \t_V_2_reg_1026_reg[8]_i_1_n_5\,
      O(1) => \t_V_2_reg_1026_reg[8]_i_1_n_6\,
      O(0) => \t_V_2_reg_1026_reg[8]_i_1_n_7\,
      S(3 downto 0) => t_V_2_reg_1026_reg(11 downto 8)
    );
\t_V_2_reg_1026_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_10260,
      D => \t_V_2_reg_1026_reg[8]_i_1_n_6\,
      Q => t_V_2_reg_1026_reg(9),
      R => t_V_2_reg_1026
    );
\t_V_reg_1015[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tmp_6_reg_1004(1),
      I1 => tmp_6_reg_1004(0),
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state14,
      O => t_V_reg_1015
    );
\t_V_reg_1015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(0),
      Q => \t_V_reg_1015_reg_n_0_[0]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(10),
      Q => \t_V_reg_1015_reg_n_0_[10]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(11),
      Q => \t_V_reg_1015_reg_n_0_[11]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(12),
      Q => \t_V_reg_1015_reg_n_0_[12]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(13),
      Q => \t_V_reg_1015_reg_n_0_[13]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(14),
      Q => \t_V_reg_1015_reg_n_0_[14]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(15),
      Q => \t_V_reg_1015_reg_n_0_[15]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(16),
      Q => \t_V_reg_1015_reg_n_0_[16]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(17),
      Q => \t_V_reg_1015_reg_n_0_[17]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(18),
      Q => \t_V_reg_1015_reg_n_0_[18]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(19),
      Q => \t_V_reg_1015_reg_n_0_[19]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(1),
      Q => \t_V_reg_1015_reg_n_0_[1]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(20),
      Q => \t_V_reg_1015_reg_n_0_[20]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(21),
      Q => \t_V_reg_1015_reg_n_0_[21]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(22),
      Q => \t_V_reg_1015_reg_n_0_[22]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(23),
      Q => \t_V_reg_1015_reg_n_0_[23]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(24),
      Q => \t_V_reg_1015_reg_n_0_[24]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(25),
      Q => \t_V_reg_1015_reg_n_0_[25]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(26),
      Q => \t_V_reg_1015_reg_n_0_[26]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(27),
      Q => \t_V_reg_1015_reg_n_0_[27]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(28),
      Q => \t_V_reg_1015_reg_n_0_[28]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(29),
      Q => \t_V_reg_1015_reg_n_0_[29]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(2),
      Q => \t_V_reg_1015_reg_n_0_[2]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(30),
      Q => \t_V_reg_1015_reg_n_0_[30]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(31),
      Q => \t_V_reg_1015_reg_n_0_[31]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(3),
      Q => \t_V_reg_1015_reg_n_0_[3]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(4),
      Q => \t_V_reg_1015_reg_n_0_[4]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(5),
      Q => \t_V_reg_1015_reg_n_0_[5]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(6),
      Q => \t_V_reg_1015_reg_n_0_[6]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(7),
      Q => \t_V_reg_1015_reg_n_0_[7]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(8),
      Q => \t_V_reg_1015_reg_n_0_[8]\,
      R => t_V_reg_1015
    );
\t_V_reg_1015_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => i_V_reg_5353(9),
      Q => \t_V_reg_1015_reg_n_0_[9]\,
      R => t_V_reg_1015
    );
tmp37_reg_5762_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_24_fu_2117_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp37_reg_5762_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp37_reg_5762_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17) => gaussian_mac_mulasc4_U54_n_0,
      C(16) => gaussian_mac_mulasc4_U54_n_1,
      C(15) => gaussian_mac_mulasc4_U54_n_2,
      C(14) => gaussian_mac_mulasc4_U54_n_3,
      C(13) => gaussian_mac_mulasc4_U54_n_4,
      C(12) => gaussian_mac_mulasc4_U54_n_5,
      C(11) => gaussian_mac_mulasc4_U54_n_6,
      C(10) => gaussian_mac_mulasc4_U54_n_7,
      C(9) => gaussian_mac_mulasc4_U54_n_8,
      C(8) => gaussian_mac_mulasc4_U54_n_9,
      C(7) => gaussian_mac_mulasc4_U54_n_10,
      C(6) => gaussian_mac_mulasc4_U54_n_11,
      C(5) => gaussian_mac_mulasc4_U54_n_12,
      C(4) => gaussian_mac_mulasc4_U54_n_13,
      C(3) => gaussian_mac_mulasc4_U54_n_14,
      C(2) => gaussian_mac_mulasc4_U54_n_15,
      C(1) => gaussian_mac_mulasc4_U54_n_16,
      C(0) => gaussian_mac_mulasc4_U54_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp37_reg_5762_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp37_reg_5762_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => gaussian_mac_mularcU_U51_n_48,
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp37_reg_5762_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp37_reg_5762_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_tmp37_reg_5762_reg_P_UNCONNECTED(47 downto 19),
      P(18) => tmp37_reg_5762_reg_n_87,
      P(17) => tmp37_reg_5762_reg_n_88,
      P(16) => tmp37_reg_5762_reg_n_89,
      P(15) => tmp37_reg_5762_reg_n_90,
      P(14) => tmp37_reg_5762_reg_n_91,
      P(13) => tmp37_reg_5762_reg_n_92,
      P(12) => tmp37_reg_5762_reg_n_93,
      P(11) => tmp37_reg_5762_reg_n_94,
      P(10) => tmp37_reg_5762_reg_n_95,
      P(9) => tmp37_reg_5762_reg_n_96,
      P(8) => tmp37_reg_5762_reg_n_97,
      P(7) => tmp37_reg_5762_reg_n_98,
      P(6) => tmp37_reg_5762_reg_n_99,
      P(5) => tmp37_reg_5762_reg_n_100,
      P(4) => tmp37_reg_5762_reg_n_101,
      P(3) => tmp37_reg_5762_reg_n_102,
      P(2) => tmp37_reg_5762_reg_n_103,
      P(1) => tmp37_reg_5762_reg_n_104,
      P(0) => tmp37_reg_5762_reg_n_105,
      PATTERNBDETECT => NLW_tmp37_reg_5762_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp37_reg_5762_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp37_reg_5762_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp37_reg_5762_reg_UNDERFLOW_UNCONNECTED
    );
tmp38_reg_5767_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp38_reg_5767_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_0_va_13_fu_318(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp38_reg_5767_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp38_reg_5767_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp38_reg_5767_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_12_fu_3140,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp38_reg_5767_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp38_reg_5767_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp38_reg_5767_reg_P_UNCONNECTED(47 downto 17),
      P(16) => tmp38_reg_5767_reg_n_89,
      P(15) => tmp38_reg_5767_reg_n_90,
      P(14) => tmp38_reg_5767_reg_n_91,
      P(13) => tmp38_reg_5767_reg_n_92,
      P(12) => tmp38_reg_5767_reg_n_93,
      P(11) => tmp38_reg_5767_reg_n_94,
      P(10) => tmp38_reg_5767_reg_n_95,
      P(9) => tmp38_reg_5767_reg_n_96,
      P(8) => tmp38_reg_5767_reg_n_97,
      P(7) => tmp38_reg_5767_reg_n_98,
      P(6) => tmp38_reg_5767_reg_n_99,
      P(5) => tmp38_reg_5767_reg_n_100,
      P(4) => tmp38_reg_5767_reg_n_101,
      P(3) => tmp38_reg_5767_reg_n_102,
      P(2) => tmp38_reg_5767_reg_n_103,
      P(1) => tmp38_reg_5767_reg_n_104,
      P(0) => tmp38_reg_5767_reg_n_105,
      PATTERNBDETECT => NLW_tmp38_reg_5767_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp38_reg_5767_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U56_n_0,
      PCIN(46) => gaussian_mac_mularcU_U56_n_1,
      PCIN(45) => gaussian_mac_mularcU_U56_n_2,
      PCIN(44) => gaussian_mac_mularcU_U56_n_3,
      PCIN(43) => gaussian_mac_mularcU_U56_n_4,
      PCIN(42) => gaussian_mac_mularcU_U56_n_5,
      PCIN(41) => gaussian_mac_mularcU_U56_n_6,
      PCIN(40) => gaussian_mac_mularcU_U56_n_7,
      PCIN(39) => gaussian_mac_mularcU_U56_n_8,
      PCIN(38) => gaussian_mac_mularcU_U56_n_9,
      PCIN(37) => gaussian_mac_mularcU_U56_n_10,
      PCIN(36) => gaussian_mac_mularcU_U56_n_11,
      PCIN(35) => gaussian_mac_mularcU_U56_n_12,
      PCIN(34) => gaussian_mac_mularcU_U56_n_13,
      PCIN(33) => gaussian_mac_mularcU_U56_n_14,
      PCIN(32) => gaussian_mac_mularcU_U56_n_15,
      PCIN(31) => gaussian_mac_mularcU_U56_n_16,
      PCIN(30) => gaussian_mac_mularcU_U56_n_17,
      PCIN(29) => gaussian_mac_mularcU_U56_n_18,
      PCIN(28) => gaussian_mac_mularcU_U56_n_19,
      PCIN(27) => gaussian_mac_mularcU_U56_n_20,
      PCIN(26) => gaussian_mac_mularcU_U56_n_21,
      PCIN(25) => gaussian_mac_mularcU_U56_n_22,
      PCIN(24) => gaussian_mac_mularcU_U56_n_23,
      PCIN(23) => gaussian_mac_mularcU_U56_n_24,
      PCIN(22) => gaussian_mac_mularcU_U56_n_25,
      PCIN(21) => gaussian_mac_mularcU_U56_n_26,
      PCIN(20) => gaussian_mac_mularcU_U56_n_27,
      PCIN(19) => gaussian_mac_mularcU_U56_n_28,
      PCIN(18) => gaussian_mac_mularcU_U56_n_29,
      PCIN(17) => gaussian_mac_mularcU_U56_n_30,
      PCIN(16) => gaussian_mac_mularcU_U56_n_31,
      PCIN(15) => gaussian_mac_mularcU_U56_n_32,
      PCIN(14) => gaussian_mac_mularcU_U56_n_33,
      PCIN(13) => gaussian_mac_mularcU_U56_n_34,
      PCIN(12) => gaussian_mac_mularcU_U56_n_35,
      PCIN(11) => gaussian_mac_mularcU_U56_n_36,
      PCIN(10) => gaussian_mac_mularcU_U56_n_37,
      PCIN(9) => gaussian_mac_mularcU_U56_n_38,
      PCIN(8) => gaussian_mac_mularcU_U56_n_39,
      PCIN(7) => gaussian_mac_mularcU_U56_n_40,
      PCIN(6) => gaussian_mac_mularcU_U56_n_41,
      PCIN(5) => gaussian_mac_mularcU_U56_n_42,
      PCIN(4) => gaussian_mac_mularcU_U56_n_43,
      PCIN(3) => gaussian_mac_mularcU_U56_n_44,
      PCIN(2) => gaussian_mac_mularcU_U56_n_45,
      PCIN(1) => gaussian_mac_mularcU_U56_n_46,
      PCIN(0) => gaussian_mac_mularcU_U56_n_47,
      PCOUT(47 downto 0) => NLW_tmp38_reg_5767_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp38_reg_5767_reg_UNDERFLOW_UNCONNECTED
    );
tmp38_reg_5767_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => k_buf_2_val_9_U_n_35,
      O => tmp37_reg_57620
    );
tmp41_reg_5842_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_9_fu_302(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp41_reg_5842_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp41_reg_5842_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U65_n_0,
      C(46) => gaussian_mac_mulawdI_U65_n_0,
      C(45) => gaussian_mac_mulawdI_U65_n_0,
      C(44) => gaussian_mac_mulawdI_U65_n_0,
      C(43) => gaussian_mac_mulawdI_U65_n_0,
      C(42) => gaussian_mac_mulawdI_U65_n_0,
      C(41) => gaussian_mac_mulawdI_U65_n_0,
      C(40) => gaussian_mac_mulawdI_U65_n_0,
      C(39) => gaussian_mac_mulawdI_U65_n_0,
      C(38) => gaussian_mac_mulawdI_U65_n_0,
      C(37) => gaussian_mac_mulawdI_U65_n_0,
      C(36) => gaussian_mac_mulawdI_U65_n_0,
      C(35) => gaussian_mac_mulawdI_U65_n_0,
      C(34) => gaussian_mac_mulawdI_U65_n_0,
      C(33) => gaussian_mac_mulawdI_U65_n_0,
      C(32) => gaussian_mac_mulawdI_U65_n_0,
      C(31) => gaussian_mac_mulawdI_U65_n_0,
      C(30) => gaussian_mac_mulawdI_U65_n_0,
      C(29) => gaussian_mac_mulawdI_U65_n_0,
      C(28) => gaussian_mac_mulawdI_U65_n_0,
      C(27) => gaussian_mac_mulawdI_U65_n_0,
      C(26) => gaussian_mac_mulawdI_U65_n_0,
      C(25) => gaussian_mac_mulawdI_U65_n_0,
      C(24) => gaussian_mac_mulawdI_U65_n_0,
      C(23) => gaussian_mac_mulawdI_U65_n_0,
      C(22) => gaussian_mac_mulawdI_U65_n_0,
      C(21) => gaussian_mac_mulawdI_U65_n_0,
      C(20) => gaussian_mac_mulawdI_U65_n_0,
      C(19) => gaussian_mac_mulawdI_U65_n_0,
      C(18) => gaussian_mac_mulawdI_U65_n_0,
      C(17) => gaussian_mac_mulawdI_U65_n_0,
      C(16) => gaussian_mac_mulawdI_U65_n_1,
      C(15) => gaussian_mac_mulawdI_U65_n_2,
      C(14) => gaussian_mac_mulawdI_U65_n_3,
      C(13) => gaussian_mac_mulawdI_U65_n_4,
      C(12) => gaussian_mac_mulawdI_U65_n_5,
      C(11) => gaussian_mac_mulawdI_U65_n_6,
      C(10) => gaussian_mac_mulawdI_U65_n_7,
      C(9) => gaussian_mac_mulawdI_U65_n_8,
      C(8) => gaussian_mac_mulawdI_U65_n_9,
      C(7) => gaussian_mac_mulawdI_U65_n_10,
      C(6) => gaussian_mac_mulawdI_U65_n_11,
      C(5) => gaussian_mac_mulawdI_U65_n_12,
      C(4) => gaussian_mac_mulawdI_U65_n_13,
      C(3) => gaussian_mac_mulawdI_U65_n_14,
      C(2) => gaussian_mac_mulawdI_U65_n_15,
      C(1) => gaussian_mac_mulawdI_U65_n_16,
      C(0) => gaussian_mac_mulawdI_U65_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp41_reg_5842_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp41_reg_5842_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_3060,
      CEA2 => src_kernel_win_0_va_10_fu_3060,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp41_reg_5842_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp41_reg_5842_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp41_reg_5842_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp41_reg_5842_reg_n_88,
      P(16) => tmp41_reg_5842_reg_n_89,
      P(15) => tmp41_reg_5842_reg_n_90,
      P(14) => tmp41_reg_5842_reg_n_91,
      P(13) => tmp41_reg_5842_reg_n_92,
      P(12) => tmp41_reg_5842_reg_n_93,
      P(11) => tmp41_reg_5842_reg_n_94,
      P(10) => tmp41_reg_5842_reg_n_95,
      P(9) => tmp41_reg_5842_reg_n_96,
      P(8) => tmp41_reg_5842_reg_n_97,
      P(7) => tmp41_reg_5842_reg_n_98,
      P(6) => tmp41_reg_5842_reg_n_99,
      P(5) => tmp41_reg_5842_reg_n_100,
      P(4) => tmp41_reg_5842_reg_n_101,
      P(3) => tmp41_reg_5842_reg_n_102,
      P(2) => tmp41_reg_5842_reg_n_103,
      P(1) => tmp41_reg_5842_reg_n_104,
      P(0) => tmp41_reg_5842_reg_n_105,
      PATTERNBDETECT => NLW_tmp41_reg_5842_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp41_reg_5842_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp41_reg_5842_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp41_reg_5842_reg_UNDERFLOW_UNCONNECTED
    );
tmp41_reg_5842_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => k_buf_2_val_9_U_n_35,
      O => p_Val2_75_0_1_2_reg_58370
    );
tmp44_reg_6032_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000100010111101",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp44_reg_6032_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_0_va_9_fu_302(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp44_reg_6032_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp44_reg_6032_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp44_reg_6032_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_18_in,
      CEB2 => ap_block_pp0_stage0_subdone9_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp44_reg_60320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp44_reg_6032_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp44_reg_6032_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp44_reg_6032_reg_P_UNCONNECTED(47 downto 22),
      P(21) => tmp44_reg_6032_reg_n_84,
      P(20) => tmp44_reg_6032_reg_n_85,
      P(19) => tmp44_reg_6032_reg_n_86,
      P(18) => tmp44_reg_6032_reg_n_87,
      P(17) => tmp44_reg_6032_reg_n_88,
      P(16) => tmp44_reg_6032_reg_n_89,
      P(15) => tmp44_reg_6032_reg_n_90,
      P(14) => tmp44_reg_6032_reg_n_91,
      P(13) => tmp44_reg_6032_reg_n_92,
      P(12) => tmp44_reg_6032_reg_n_93,
      P(11) => tmp44_reg_6032_reg_n_94,
      P(10) => tmp44_reg_6032_reg_n_95,
      P(9) => tmp44_reg_6032_reg_n_96,
      P(8) => tmp44_reg_6032_reg_n_97,
      P(7) => tmp44_reg_6032_reg_n_98,
      P(6) => tmp44_reg_6032_reg_n_99,
      P(5) => tmp44_reg_6032_reg_n_100,
      P(4) => tmp44_reg_6032_reg_n_101,
      P(3) => tmp44_reg_6032_reg_n_102,
      P(2) => tmp44_reg_6032_reg_n_103,
      P(1) => tmp44_reg_6032_reg_n_104,
      P(0) => tmp44_reg_6032_reg_n_105,
      PATTERNBDETECT => NLW_tmp44_reg_6032_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp44_reg_6032_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaDeQ_U91_n_0,
      PCIN(46) => gaussian_mac_mulaDeQ_U91_n_1,
      PCIN(45) => gaussian_mac_mulaDeQ_U91_n_2,
      PCIN(44) => gaussian_mac_mulaDeQ_U91_n_3,
      PCIN(43) => gaussian_mac_mulaDeQ_U91_n_4,
      PCIN(42) => gaussian_mac_mulaDeQ_U91_n_5,
      PCIN(41) => gaussian_mac_mulaDeQ_U91_n_6,
      PCIN(40) => gaussian_mac_mulaDeQ_U91_n_7,
      PCIN(39) => gaussian_mac_mulaDeQ_U91_n_8,
      PCIN(38) => gaussian_mac_mulaDeQ_U91_n_9,
      PCIN(37) => gaussian_mac_mulaDeQ_U91_n_10,
      PCIN(36) => gaussian_mac_mulaDeQ_U91_n_11,
      PCIN(35) => gaussian_mac_mulaDeQ_U91_n_12,
      PCIN(34) => gaussian_mac_mulaDeQ_U91_n_13,
      PCIN(33) => gaussian_mac_mulaDeQ_U91_n_14,
      PCIN(32) => gaussian_mac_mulaDeQ_U91_n_15,
      PCIN(31) => gaussian_mac_mulaDeQ_U91_n_16,
      PCIN(30) => gaussian_mac_mulaDeQ_U91_n_17,
      PCIN(29) => gaussian_mac_mulaDeQ_U91_n_18,
      PCIN(28) => gaussian_mac_mulaDeQ_U91_n_19,
      PCIN(27) => gaussian_mac_mulaDeQ_U91_n_20,
      PCIN(26) => gaussian_mac_mulaDeQ_U91_n_21,
      PCIN(25) => gaussian_mac_mulaDeQ_U91_n_22,
      PCIN(24) => gaussian_mac_mulaDeQ_U91_n_23,
      PCIN(23) => gaussian_mac_mulaDeQ_U91_n_24,
      PCIN(22) => gaussian_mac_mulaDeQ_U91_n_25,
      PCIN(21) => gaussian_mac_mulaDeQ_U91_n_26,
      PCIN(20) => gaussian_mac_mulaDeQ_U91_n_27,
      PCIN(19) => gaussian_mac_mulaDeQ_U91_n_28,
      PCIN(18) => gaussian_mac_mulaDeQ_U91_n_29,
      PCIN(17) => gaussian_mac_mulaDeQ_U91_n_30,
      PCIN(16) => gaussian_mac_mulaDeQ_U91_n_31,
      PCIN(15) => gaussian_mac_mulaDeQ_U91_n_32,
      PCIN(14) => gaussian_mac_mulaDeQ_U91_n_33,
      PCIN(13) => gaussian_mac_mulaDeQ_U91_n_34,
      PCIN(12) => gaussian_mac_mulaDeQ_U91_n_35,
      PCIN(11) => gaussian_mac_mulaDeQ_U91_n_36,
      PCIN(10) => gaussian_mac_mulaDeQ_U91_n_37,
      PCIN(9) => gaussian_mac_mulaDeQ_U91_n_38,
      PCIN(8) => gaussian_mac_mulaDeQ_U91_n_39,
      PCIN(7) => gaussian_mac_mulaDeQ_U91_n_40,
      PCIN(6) => gaussian_mac_mulaDeQ_U91_n_41,
      PCIN(5) => gaussian_mac_mulaDeQ_U91_n_42,
      PCIN(4) => gaussian_mac_mulaDeQ_U91_n_43,
      PCIN(3) => gaussian_mac_mulaDeQ_U91_n_44,
      PCIN(2) => gaussian_mac_mulaDeQ_U91_n_45,
      PCIN(1) => gaussian_mac_mulaDeQ_U91_n_46,
      PCIN(0) => gaussian_mac_mulaDeQ_U91_n_47,
      PCOUT(47 downto 0) => NLW_tmp44_reg_6032_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp44_reg_6032_reg_UNDERFLOW_UNCONNECTED
    );
tmp44_reg_6032_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter5_reg,
      I1 => k_buf_2_val_9_U_n_35,
      I2 => ap_enable_reg_pp0_iter6,
      O => tmp44_reg_60320
    );
\tmp47_reg_6037[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_8,
      I1 => gaussian_mac_mulaFfa_U94_n_7,
      O => \tmp47_reg_6037[11]_i_2_n_0\
    );
\tmp47_reg_6037[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_9,
      I1 => gaussian_mac_mulaFfa_U94_n_8,
      O => \tmp47_reg_6037[11]_i_3_n_0\
    );
\tmp47_reg_6037[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_10,
      I1 => gaussian_mac_mulaFfa_U94_n_9,
      O => \tmp47_reg_6037[11]_i_4_n_0\
    );
\tmp47_reg_6037[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_11,
      I1 => gaussian_mac_mulaFfa_U94_n_10,
      O => \tmp47_reg_6037[11]_i_5_n_0\
    );
\tmp47_reg_6037[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_4,
      I1 => gaussian_mac_mulaFfa_U94_n_3,
      O => \tmp47_reg_6037[15]_i_2_n_0\
    );
\tmp47_reg_6037[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_5,
      I1 => gaussian_mac_mulaFfa_U94_n_4,
      O => \tmp47_reg_6037[15]_i_3_n_0\
    );
\tmp47_reg_6037[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_6,
      I1 => gaussian_mac_mulaFfa_U94_n_5,
      O => \tmp47_reg_6037[15]_i_4_n_0\
    );
\tmp47_reg_6037[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_7,
      I1 => gaussian_mac_mulaFfa_U94_n_6,
      O => \tmp47_reg_6037[15]_i_5_n_0\
    );
\tmp47_reg_6037[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter5_reg,
      I1 => k_buf_2_val_9_U_n_35,
      O => p_10_in
    );
\tmp47_reg_6037[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_1,
      I1 => gaussian_mac_mulaFfa_U94_n_0,
      O => \tmp47_reg_6037[19]_i_3_n_0\
    );
\tmp47_reg_6037[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_2,
      I1 => gaussian_mac_mulaFfa_U94_n_1,
      O => \tmp47_reg_6037[19]_i_4_n_0\
    );
\tmp47_reg_6037[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_3,
      I1 => gaussian_mac_mulaFfa_U94_n_2,
      O => \tmp47_reg_6037[19]_i_5_n_0\
    );
\tmp47_reg_6037[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_16,
      I1 => gaussian_mac_mulaFfa_U94_n_15,
      O => \tmp47_reg_6037[3]_i_2_n_0\
    );
\tmp47_reg_6037[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_17,
      I1 => gaussian_mac_mulaFfa_U94_n_16,
      O => \tmp47_reg_6037[3]_i_3_n_0\
    );
\tmp47_reg_6037[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_18,
      I1 => gaussian_mac_mulaFfa_U94_n_17,
      O => \tmp47_reg_6037[3]_i_4_n_0\
    );
\tmp47_reg_6037[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_19,
      I1 => gaussian_mac_mulaFfa_U94_n_18,
      O => \tmp47_reg_6037[3]_i_5_n_0\
    );
\tmp47_reg_6037[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_12,
      I1 => gaussian_mac_mulaFfa_U94_n_11,
      O => \tmp47_reg_6037[7]_i_2_n_0\
    );
\tmp47_reg_6037[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_13,
      I1 => gaussian_mac_mulaFfa_U94_n_12,
      O => \tmp47_reg_6037[7]_i_3_n_0\
    );
\tmp47_reg_6037[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_14,
      I1 => gaussian_mac_mulaFfa_U94_n_13,
      O => \tmp47_reg_6037[7]_i_4_n_0\
    );
\tmp47_reg_6037[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U92_n_15,
      I1 => gaussian_mac_mulaFfa_U94_n_14,
      O => \tmp47_reg_6037[7]_i_5_n_0\
    );
\tmp47_reg_6037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(0),
      Q => tmp47_reg_6037(0),
      R => '0'
    );
\tmp47_reg_6037_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(10),
      Q => tmp47_reg_6037(10),
      R => '0'
    );
\tmp47_reg_6037_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(11),
      Q => tmp47_reg_6037(11),
      R => '0'
    );
\tmp47_reg_6037_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp47_reg_6037_reg[7]_i_1_n_0\,
      CO(3) => \tmp47_reg_6037_reg[11]_i_1_n_0\,
      CO(2) => \tmp47_reg_6037_reg[11]_i_1_n_1\,
      CO(1) => \tmp47_reg_6037_reg[11]_i_1_n_2\,
      CO(0) => \tmp47_reg_6037_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U92_n_8,
      DI(2) => gaussian_mac_mulaEe0_U92_n_9,
      DI(1) => gaussian_mac_mulaEe0_U92_n_10,
      DI(0) => gaussian_mac_mulaEe0_U92_n_11,
      O(3 downto 0) => tmp47_fu_3776_p2(11 downto 8),
      S(3) => \tmp47_reg_6037[11]_i_2_n_0\,
      S(2) => \tmp47_reg_6037[11]_i_3_n_0\,
      S(1) => \tmp47_reg_6037[11]_i_4_n_0\,
      S(0) => \tmp47_reg_6037[11]_i_5_n_0\
    );
\tmp47_reg_6037_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(12),
      Q => tmp47_reg_6037(12),
      R => '0'
    );
\tmp47_reg_6037_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(13),
      Q => tmp47_reg_6037(13),
      R => '0'
    );
\tmp47_reg_6037_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(14),
      Q => tmp47_reg_6037(14),
      R => '0'
    );
\tmp47_reg_6037_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(15),
      Q => tmp47_reg_6037(15),
      R => '0'
    );
\tmp47_reg_6037_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp47_reg_6037_reg[11]_i_1_n_0\,
      CO(3) => \tmp47_reg_6037_reg[15]_i_1_n_0\,
      CO(2) => \tmp47_reg_6037_reg[15]_i_1_n_1\,
      CO(1) => \tmp47_reg_6037_reg[15]_i_1_n_2\,
      CO(0) => \tmp47_reg_6037_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U92_n_4,
      DI(2) => gaussian_mac_mulaEe0_U92_n_5,
      DI(1) => gaussian_mac_mulaEe0_U92_n_6,
      DI(0) => gaussian_mac_mulaEe0_U92_n_7,
      O(3 downto 0) => tmp47_fu_3776_p2(15 downto 12),
      S(3) => \tmp47_reg_6037[15]_i_2_n_0\,
      S(2) => \tmp47_reg_6037[15]_i_3_n_0\,
      S(1) => \tmp47_reg_6037[15]_i_4_n_0\,
      S(0) => \tmp47_reg_6037[15]_i_5_n_0\
    );
\tmp47_reg_6037_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(16),
      Q => tmp47_reg_6037(16),
      R => '0'
    );
\tmp47_reg_6037_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(17),
      Q => tmp47_reg_6037(17),
      R => '0'
    );
\tmp47_reg_6037_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(18),
      Q => tmp47_reg_6037(18),
      R => '0'
    );
\tmp47_reg_6037_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(19),
      Q => tmp47_reg_6037(19),
      R => '0'
    );
\tmp47_reg_6037_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp47_reg_6037_reg[15]_i_1_n_0\,
      CO(3) => \NLW_tmp47_reg_6037_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp47_reg_6037_reg[19]_i_2_n_1\,
      CO(1) => \tmp47_reg_6037_reg[19]_i_2_n_2\,
      CO(0) => \tmp47_reg_6037_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulaEe0_U92_n_1,
      DI(1) => gaussian_mac_mulaEe0_U92_n_2,
      DI(0) => gaussian_mac_mulaEe0_U92_n_3,
      O(3 downto 0) => tmp47_fu_3776_p2(19 downto 16),
      S(3) => gaussian_mac_mulaEe0_U92_n_0,
      S(2) => \tmp47_reg_6037[19]_i_3_n_0\,
      S(1) => \tmp47_reg_6037[19]_i_4_n_0\,
      S(0) => \tmp47_reg_6037[19]_i_5_n_0\
    );
\tmp47_reg_6037_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(1),
      Q => tmp47_reg_6037(1),
      R => '0'
    );
\tmp47_reg_6037_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(2),
      Q => tmp47_reg_6037(2),
      R => '0'
    );
\tmp47_reg_6037_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(3),
      Q => tmp47_reg_6037(3),
      R => '0'
    );
\tmp47_reg_6037_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp47_reg_6037_reg[3]_i_1_n_0\,
      CO(2) => \tmp47_reg_6037_reg[3]_i_1_n_1\,
      CO(1) => \tmp47_reg_6037_reg[3]_i_1_n_2\,
      CO(0) => \tmp47_reg_6037_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U92_n_16,
      DI(2) => gaussian_mac_mulaEe0_U92_n_17,
      DI(1) => gaussian_mac_mulaEe0_U92_n_18,
      DI(0) => gaussian_mac_mulaEe0_U92_n_19,
      O(3 downto 0) => tmp47_fu_3776_p2(3 downto 0),
      S(3) => \tmp47_reg_6037[3]_i_2_n_0\,
      S(2) => \tmp47_reg_6037[3]_i_3_n_0\,
      S(1) => \tmp47_reg_6037[3]_i_4_n_0\,
      S(0) => \tmp47_reg_6037[3]_i_5_n_0\
    );
\tmp47_reg_6037_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(4),
      Q => tmp47_reg_6037(4),
      R => '0'
    );
\tmp47_reg_6037_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(5),
      Q => tmp47_reg_6037(5),
      R => '0'
    );
\tmp47_reg_6037_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(6),
      Q => tmp47_reg_6037(6),
      R => '0'
    );
\tmp47_reg_6037_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(7),
      Q => tmp47_reg_6037(7),
      R => '0'
    );
\tmp47_reg_6037_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp47_reg_6037_reg[3]_i_1_n_0\,
      CO(3) => \tmp47_reg_6037_reg[7]_i_1_n_0\,
      CO(2) => \tmp47_reg_6037_reg[7]_i_1_n_1\,
      CO(1) => \tmp47_reg_6037_reg[7]_i_1_n_2\,
      CO(0) => \tmp47_reg_6037_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U92_n_12,
      DI(2) => gaussian_mac_mulaEe0_U92_n_13,
      DI(1) => gaussian_mac_mulaEe0_U92_n_14,
      DI(0) => gaussian_mac_mulaEe0_U92_n_15,
      O(3 downto 0) => tmp47_fu_3776_p2(7 downto 4),
      S(3) => \tmp47_reg_6037[7]_i_2_n_0\,
      S(2) => \tmp47_reg_6037[7]_i_3_n_0\,
      S(1) => \tmp47_reg_6037[7]_i_4_n_0\,
      S(0) => \tmp47_reg_6037[7]_i_5_n_0\
    );
\tmp47_reg_6037_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(8),
      Q => tmp47_reg_6037(8),
      R => '0'
    );
\tmp47_reg_6037_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp47_fu_3776_p2(9),
      Q => tmp47_reg_6037(9),
      R => '0'
    );
tmp49_reg_5932_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_22_reg_5627(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp49_reg_5932_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp49_reg_5932_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U76_n_0,
      C(46) => gaussian_mac_mulawdI_U76_n_0,
      C(45) => gaussian_mac_mulawdI_U76_n_0,
      C(44) => gaussian_mac_mulawdI_U76_n_0,
      C(43) => gaussian_mac_mulawdI_U76_n_0,
      C(42) => gaussian_mac_mulawdI_U76_n_0,
      C(41) => gaussian_mac_mulawdI_U76_n_0,
      C(40) => gaussian_mac_mulawdI_U76_n_0,
      C(39) => gaussian_mac_mulawdI_U76_n_0,
      C(38) => gaussian_mac_mulawdI_U76_n_0,
      C(37) => gaussian_mac_mulawdI_U76_n_0,
      C(36) => gaussian_mac_mulawdI_U76_n_0,
      C(35) => gaussian_mac_mulawdI_U76_n_0,
      C(34) => gaussian_mac_mulawdI_U76_n_0,
      C(33) => gaussian_mac_mulawdI_U76_n_0,
      C(32) => gaussian_mac_mulawdI_U76_n_0,
      C(31) => gaussian_mac_mulawdI_U76_n_0,
      C(30) => gaussian_mac_mulawdI_U76_n_0,
      C(29) => gaussian_mac_mulawdI_U76_n_0,
      C(28) => gaussian_mac_mulawdI_U76_n_0,
      C(27) => gaussian_mac_mulawdI_U76_n_0,
      C(26) => gaussian_mac_mulawdI_U76_n_0,
      C(25) => gaussian_mac_mulawdI_U76_n_0,
      C(24) => gaussian_mac_mulawdI_U76_n_0,
      C(23) => gaussian_mac_mulawdI_U76_n_0,
      C(22) => gaussian_mac_mulawdI_U76_n_0,
      C(21) => gaussian_mac_mulawdI_U76_n_0,
      C(20) => gaussian_mac_mulawdI_U76_n_0,
      C(19) => gaussian_mac_mulawdI_U76_n_0,
      C(18) => gaussian_mac_mulawdI_U76_n_0,
      C(17) => gaussian_mac_mulawdI_U76_n_0,
      C(16) => gaussian_mac_mulawdI_U76_n_1,
      C(15) => gaussian_mac_mulawdI_U76_n_2,
      C(14) => gaussian_mac_mulawdI_U76_n_3,
      C(13) => gaussian_mac_mulawdI_U76_n_4,
      C(12) => gaussian_mac_mulawdI_U76_n_5,
      C(11) => gaussian_mac_mulawdI_U76_n_6,
      C(10) => gaussian_mac_mulawdI_U76_n_7,
      C(9) => gaussian_mac_mulawdI_U76_n_8,
      C(8) => gaussian_mac_mulawdI_U76_n_9,
      C(7) => gaussian_mac_mulawdI_U76_n_10,
      C(6) => gaussian_mac_mulawdI_U76_n_11,
      C(5) => gaussian_mac_mulawdI_U76_n_12,
      C(4) => gaussian_mac_mulawdI_U76_n_13,
      C(3) => gaussian_mac_mulawdI_U76_n_14,
      C(2) => gaussian_mac_mulawdI_U76_n_15,
      C(1) => gaussian_mac_mulawdI_U76_n_16,
      C(0) => gaussian_mac_mulawdI_U76_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp49_reg_5932_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp49_reg_5932_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone9_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp49_reg_5932_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp49_reg_5932_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp49_reg_5932_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp49_reg_5932_reg_n_88,
      P(16) => tmp49_reg_5932_reg_n_89,
      P(15) => tmp49_reg_5932_reg_n_90,
      P(14) => tmp49_reg_5932_reg_n_91,
      P(13) => tmp49_reg_5932_reg_n_92,
      P(12) => tmp49_reg_5932_reg_n_93,
      P(11) => tmp49_reg_5932_reg_n_94,
      P(10) => tmp49_reg_5932_reg_n_95,
      P(9) => tmp49_reg_5932_reg_n_96,
      P(8) => tmp49_reg_5932_reg_n_97,
      P(7) => tmp49_reg_5932_reg_n_98,
      P(6) => tmp49_reg_5932_reg_n_99,
      P(5) => tmp49_reg_5932_reg_n_100,
      P(4) => tmp49_reg_5932_reg_n_101,
      P(3) => tmp49_reg_5932_reg_n_102,
      P(2) => tmp49_reg_5932_reg_n_103,
      P(1) => tmp49_reg_5932_reg_n_104,
      P(0) => tmp49_reg_5932_reg_n_105,
      PATTERNBDETECT => NLW_tmp49_reg_5932_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp49_reg_5932_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp49_reg_5932_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp49_reg_5932_reg_UNDERFLOW_UNCONNECTED
    );
tmp51_reg_5937_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_5_fu_286(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp51_reg_5937_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp51_reg_5937_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp51_reg_5937_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp51_reg_5937_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => src_kernel_win_0_va_1_fu_2700,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => ap_block_pp0_stage0_subdone9_in,
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => src_kernel_win_0_va_21_reg_5621_pp0_iter3_reg(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp51_reg_5937_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp51_reg_5937_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp51_reg_5937_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp51_reg_5937_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp51_reg_5937_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp51_reg_5937_reg_n_106,
      PCOUT(46) => tmp51_reg_5937_reg_n_107,
      PCOUT(45) => tmp51_reg_5937_reg_n_108,
      PCOUT(44) => tmp51_reg_5937_reg_n_109,
      PCOUT(43) => tmp51_reg_5937_reg_n_110,
      PCOUT(42) => tmp51_reg_5937_reg_n_111,
      PCOUT(41) => tmp51_reg_5937_reg_n_112,
      PCOUT(40) => tmp51_reg_5937_reg_n_113,
      PCOUT(39) => tmp51_reg_5937_reg_n_114,
      PCOUT(38) => tmp51_reg_5937_reg_n_115,
      PCOUT(37) => tmp51_reg_5937_reg_n_116,
      PCOUT(36) => tmp51_reg_5937_reg_n_117,
      PCOUT(35) => tmp51_reg_5937_reg_n_118,
      PCOUT(34) => tmp51_reg_5937_reg_n_119,
      PCOUT(33) => tmp51_reg_5937_reg_n_120,
      PCOUT(32) => tmp51_reg_5937_reg_n_121,
      PCOUT(31) => tmp51_reg_5937_reg_n_122,
      PCOUT(30) => tmp51_reg_5937_reg_n_123,
      PCOUT(29) => tmp51_reg_5937_reg_n_124,
      PCOUT(28) => tmp51_reg_5937_reg_n_125,
      PCOUT(27) => tmp51_reg_5937_reg_n_126,
      PCOUT(26) => tmp51_reg_5937_reg_n_127,
      PCOUT(25) => tmp51_reg_5937_reg_n_128,
      PCOUT(24) => tmp51_reg_5937_reg_n_129,
      PCOUT(23) => tmp51_reg_5937_reg_n_130,
      PCOUT(22) => tmp51_reg_5937_reg_n_131,
      PCOUT(21) => tmp51_reg_5937_reg_n_132,
      PCOUT(20) => tmp51_reg_5937_reg_n_133,
      PCOUT(19) => tmp51_reg_5937_reg_n_134,
      PCOUT(18) => tmp51_reg_5937_reg_n_135,
      PCOUT(17) => tmp51_reg_5937_reg_n_136,
      PCOUT(16) => tmp51_reg_5937_reg_n_137,
      PCOUT(15) => tmp51_reg_5937_reg_n_138,
      PCOUT(14) => tmp51_reg_5937_reg_n_139,
      PCOUT(13) => tmp51_reg_5937_reg_n_140,
      PCOUT(12) => tmp51_reg_5937_reg_n_141,
      PCOUT(11) => tmp51_reg_5937_reg_n_142,
      PCOUT(10) => tmp51_reg_5937_reg_n_143,
      PCOUT(9) => tmp51_reg_5937_reg_n_144,
      PCOUT(8) => tmp51_reg_5937_reg_n_145,
      PCOUT(7) => tmp51_reg_5937_reg_n_146,
      PCOUT(6) => tmp51_reg_5937_reg_n_147,
      PCOUT(5) => tmp51_reg_5937_reg_n_148,
      PCOUT(4) => tmp51_reg_5937_reg_n_149,
      PCOUT(3) => tmp51_reg_5937_reg_n_150,
      PCOUT(2) => tmp51_reg_5937_reg_n_151,
      PCOUT(1) => tmp51_reg_5937_reg_n_152,
      PCOUT(0) => tmp51_reg_5937_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp51_reg_5937_reg_UNDERFLOW_UNCONNECTED
    );
tmp51_reg_5937_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => or_cond_i_reg_5502_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => k_buf_2_val_9_U_n_35,
      O => tmp49_reg_59320
    );
\tmp54_reg_6042[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_7,
      I1 => gaussian_ama_addmGfk_U95_n_6,
      O => \tmp54_reg_6042[11]_i_2_n_0\
    );
\tmp54_reg_6042[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_8,
      I1 => gaussian_ama_addmGfk_U95_n_7,
      O => \tmp54_reg_6042[11]_i_3_n_0\
    );
\tmp54_reg_6042[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_9,
      I1 => gaussian_ama_addmGfk_U95_n_8,
      O => \tmp54_reg_6042[11]_i_4_n_0\
    );
\tmp54_reg_6042[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_10,
      I1 => gaussian_ama_addmGfk_U95_n_9,
      O => \tmp54_reg_6042[11]_i_5_n_0\
    );
\tmp54_reg_6042[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_3,
      I1 => gaussian_ama_addmGfk_U95_n_2,
      O => \tmp54_reg_6042[15]_i_2_n_0\
    );
\tmp54_reg_6042[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_4,
      I1 => gaussian_ama_addmGfk_U95_n_3,
      O => \tmp54_reg_6042[15]_i_3_n_0\
    );
\tmp54_reg_6042[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_5,
      I1 => gaussian_ama_addmGfk_U95_n_4,
      O => \tmp54_reg_6042[15]_i_4_n_0\
    );
\tmp54_reg_6042[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_6,
      I1 => gaussian_ama_addmGfk_U95_n_5,
      O => \tmp54_reg_6042[15]_i_5_n_0\
    );
\tmp54_reg_6042[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_1,
      I1 => gaussian_ama_addmGfk_U95_n_0,
      O => \tmp54_reg_6042[18]_i_2_n_0\
    );
\tmp54_reg_6042[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_2,
      I1 => gaussian_ama_addmGfk_U95_n_1,
      O => \tmp54_reg_6042[18]_i_3_n_0\
    );
\tmp54_reg_6042[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_15,
      I1 => gaussian_ama_addmGfk_U95_n_14,
      O => \tmp54_reg_6042[3]_i_2_n_0\
    );
\tmp54_reg_6042[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_16,
      I1 => gaussian_ama_addmGfk_U95_n_15,
      O => \tmp54_reg_6042[3]_i_3_n_0\
    );
\tmp54_reg_6042[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_17,
      I1 => gaussian_ama_addmGfk_U95_n_16,
      O => \tmp54_reg_6042[3]_i_4_n_0\
    );
\tmp54_reg_6042[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_18,
      I1 => gaussian_ama_addmGfk_U95_n_17,
      O => \tmp54_reg_6042[3]_i_5_n_0\
    );
\tmp54_reg_6042[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_11,
      I1 => gaussian_ama_addmGfk_U95_n_10,
      O => \tmp54_reg_6042[7]_i_2_n_0\
    );
\tmp54_reg_6042[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_12,
      I1 => gaussian_ama_addmGfk_U95_n_11,
      O => \tmp54_reg_6042[7]_i_3_n_0\
    );
\tmp54_reg_6042[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_13,
      I1 => gaussian_ama_addmGfk_U95_n_12,
      O => \tmp54_reg_6042[7]_i_4_n_0\
    );
\tmp54_reg_6042[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U93_n_14,
      I1 => gaussian_ama_addmGfk_U95_n_13,
      O => \tmp54_reg_6042[7]_i_5_n_0\
    );
\tmp54_reg_6042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(0),
      Q => tmp54_reg_6042(0),
      R => '0'
    );
\tmp54_reg_6042_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(10),
      Q => tmp54_reg_6042(10),
      R => '0'
    );
\tmp54_reg_6042_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(11),
      Q => tmp54_reg_6042(11),
      R => '0'
    );
\tmp54_reg_6042_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp54_reg_6042_reg[7]_i_1_n_0\,
      CO(3) => \tmp54_reg_6042_reg[11]_i_1_n_0\,
      CO(2) => \tmp54_reg_6042_reg[11]_i_1_n_1\,
      CO(1) => \tmp54_reg_6042_reg[11]_i_1_n_2\,
      CO(0) => \tmp54_reg_6042_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U93_n_7,
      DI(2) => gaussian_mac_mulatde_U93_n_8,
      DI(1) => gaussian_mac_mulatde_U93_n_9,
      DI(0) => gaussian_mac_mulatde_U93_n_10,
      O(3 downto 0) => tmp54_fu_3787_p2(11 downto 8),
      S(3) => \tmp54_reg_6042[11]_i_2_n_0\,
      S(2) => \tmp54_reg_6042[11]_i_3_n_0\,
      S(1) => \tmp54_reg_6042[11]_i_4_n_0\,
      S(0) => \tmp54_reg_6042[11]_i_5_n_0\
    );
\tmp54_reg_6042_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(12),
      Q => tmp54_reg_6042(12),
      R => '0'
    );
\tmp54_reg_6042_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(13),
      Q => tmp54_reg_6042(13),
      R => '0'
    );
\tmp54_reg_6042_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(14),
      Q => tmp54_reg_6042(14),
      R => '0'
    );
\tmp54_reg_6042_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(15),
      Q => tmp54_reg_6042(15),
      R => '0'
    );
\tmp54_reg_6042_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp54_reg_6042_reg[11]_i_1_n_0\,
      CO(3) => \tmp54_reg_6042_reg[15]_i_1_n_0\,
      CO(2) => \tmp54_reg_6042_reg[15]_i_1_n_1\,
      CO(1) => \tmp54_reg_6042_reg[15]_i_1_n_2\,
      CO(0) => \tmp54_reg_6042_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U93_n_3,
      DI(2) => gaussian_mac_mulatde_U93_n_4,
      DI(1) => gaussian_mac_mulatde_U93_n_5,
      DI(0) => gaussian_mac_mulatde_U93_n_6,
      O(3 downto 0) => tmp54_fu_3787_p2(15 downto 12),
      S(3) => \tmp54_reg_6042[15]_i_2_n_0\,
      S(2) => \tmp54_reg_6042[15]_i_3_n_0\,
      S(1) => \tmp54_reg_6042[15]_i_4_n_0\,
      S(0) => \tmp54_reg_6042[15]_i_5_n_0\
    );
\tmp54_reg_6042_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(16),
      Q => tmp54_reg_6042(16),
      R => '0'
    );
\tmp54_reg_6042_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(17),
      Q => tmp54_reg_6042(17),
      R => '0'
    );
\tmp54_reg_6042_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(18),
      Q => tmp54_reg_6042(18),
      R => '0'
    );
\tmp54_reg_6042_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp54_reg_6042_reg[15]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp54_reg_6042_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp54_reg_6042_reg[18]_i_1_n_2\,
      CO(0) => \tmp54_reg_6042_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => gaussian_mac_mulatde_U93_n_1,
      DI(0) => gaussian_mac_mulatde_U93_n_2,
      O(3) => \NLW_tmp54_reg_6042_reg[18]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp54_fu_3787_p2(18 downto 16),
      S(3) => '0',
      S(2) => gaussian_mac_mulatde_U93_n_0,
      S(1) => \tmp54_reg_6042[18]_i_2_n_0\,
      S(0) => \tmp54_reg_6042[18]_i_3_n_0\
    );
\tmp54_reg_6042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(1),
      Q => tmp54_reg_6042(1),
      R => '0'
    );
\tmp54_reg_6042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(2),
      Q => tmp54_reg_6042(2),
      R => '0'
    );
\tmp54_reg_6042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(3),
      Q => tmp54_reg_6042(3),
      R => '0'
    );
\tmp54_reg_6042_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp54_reg_6042_reg[3]_i_1_n_0\,
      CO(2) => \tmp54_reg_6042_reg[3]_i_1_n_1\,
      CO(1) => \tmp54_reg_6042_reg[3]_i_1_n_2\,
      CO(0) => \tmp54_reg_6042_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U93_n_15,
      DI(2) => gaussian_mac_mulatde_U93_n_16,
      DI(1) => gaussian_mac_mulatde_U93_n_17,
      DI(0) => gaussian_mac_mulatde_U93_n_18,
      O(3 downto 0) => tmp54_fu_3787_p2(3 downto 0),
      S(3) => \tmp54_reg_6042[3]_i_2_n_0\,
      S(2) => \tmp54_reg_6042[3]_i_3_n_0\,
      S(1) => \tmp54_reg_6042[3]_i_4_n_0\,
      S(0) => \tmp54_reg_6042[3]_i_5_n_0\
    );
\tmp54_reg_6042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(4),
      Q => tmp54_reg_6042(4),
      R => '0'
    );
\tmp54_reg_6042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(5),
      Q => tmp54_reg_6042(5),
      R => '0'
    );
\tmp54_reg_6042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(6),
      Q => tmp54_reg_6042(6),
      R => '0'
    );
\tmp54_reg_6042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(7),
      Q => tmp54_reg_6042(7),
      R => '0'
    );
\tmp54_reg_6042_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp54_reg_6042_reg[3]_i_1_n_0\,
      CO(3) => \tmp54_reg_6042_reg[7]_i_1_n_0\,
      CO(2) => \tmp54_reg_6042_reg[7]_i_1_n_1\,
      CO(1) => \tmp54_reg_6042_reg[7]_i_1_n_2\,
      CO(0) => \tmp54_reg_6042_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U93_n_11,
      DI(2) => gaussian_mac_mulatde_U93_n_12,
      DI(1) => gaussian_mac_mulatde_U93_n_13,
      DI(0) => gaussian_mac_mulatde_U93_n_14,
      O(3 downto 0) => tmp54_fu_3787_p2(7 downto 4),
      S(3) => \tmp54_reg_6042[7]_i_2_n_0\,
      S(2) => \tmp54_reg_6042[7]_i_3_n_0\,
      S(1) => \tmp54_reg_6042[7]_i_4_n_0\,
      S(0) => \tmp54_reg_6042[7]_i_5_n_0\
    );
\tmp54_reg_6042_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(8),
      Q => tmp54_reg_6042(8),
      R => '0'
    );
\tmp54_reg_6042_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp54_fu_3787_p2(9),
      Q => tmp54_reg_6042(9),
      R => '0'
    );
tmp56_reg_5787_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_1_va_24_fu_2501_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp56_reg_5787_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp56_reg_5787_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17) => gaussian_mac_mulasc4_U57_n_0,
      C(16) => gaussian_mac_mulasc4_U57_n_1,
      C(15) => gaussian_mac_mulasc4_U57_n_2,
      C(14) => gaussian_mac_mulasc4_U57_n_3,
      C(13) => gaussian_mac_mulasc4_U57_n_4,
      C(12) => gaussian_mac_mulasc4_U57_n_5,
      C(11) => gaussian_mac_mulasc4_U57_n_6,
      C(10) => gaussian_mac_mulasc4_U57_n_7,
      C(9) => gaussian_mac_mulasc4_U57_n_8,
      C(8) => gaussian_mac_mulasc4_U57_n_9,
      C(7) => gaussian_mac_mulasc4_U57_n_10,
      C(6) => gaussian_mac_mulasc4_U57_n_11,
      C(5) => gaussian_mac_mulasc4_U57_n_12,
      C(4) => gaussian_mac_mulasc4_U57_n_13,
      C(3) => gaussian_mac_mulasc4_U57_n_14,
      C(2) => gaussian_mac_mulasc4_U57_n_15,
      C(1) => gaussian_mac_mulasc4_U57_n_16,
      C(0) => gaussian_mac_mulasc4_U57_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp56_reg_5787_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp56_reg_5787_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => gaussian_mac_mularcU_U51_n_48,
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp56_reg_5787_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp56_reg_5787_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_tmp56_reg_5787_reg_P_UNCONNECTED(47 downto 19),
      P(18) => tmp56_reg_5787_reg_n_87,
      P(17) => tmp56_reg_5787_reg_n_88,
      P(16) => tmp56_reg_5787_reg_n_89,
      P(15) => tmp56_reg_5787_reg_n_90,
      P(14) => tmp56_reg_5787_reg_n_91,
      P(13) => tmp56_reg_5787_reg_n_92,
      P(12) => tmp56_reg_5787_reg_n_93,
      P(11) => tmp56_reg_5787_reg_n_94,
      P(10) => tmp56_reg_5787_reg_n_95,
      P(9) => tmp56_reg_5787_reg_n_96,
      P(8) => tmp56_reg_5787_reg_n_97,
      P(7) => tmp56_reg_5787_reg_n_98,
      P(6) => tmp56_reg_5787_reg_n_99,
      P(5) => tmp56_reg_5787_reg_n_100,
      P(4) => tmp56_reg_5787_reg_n_101,
      P(3) => tmp56_reg_5787_reg_n_102,
      P(2) => tmp56_reg_5787_reg_n_103,
      P(1) => tmp56_reg_5787_reg_n_104,
      P(0) => tmp56_reg_5787_reg_n_105,
      PATTERNBDETECT => NLW_tmp56_reg_5787_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp56_reg_5787_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp56_reg_5787_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp56_reg_5787_reg_UNDERFLOW_UNCONNECTED
    );
tmp57_reg_5792_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp57_reg_5792_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_1_va_13_fu_398(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp57_reg_5792_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp57_reg_5792_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp57_reg_5792_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_12_fu_3140,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp57_reg_5792_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp57_reg_5792_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp57_reg_5792_reg_P_UNCONNECTED(47 downto 17),
      P(16) => tmp57_reg_5792_reg_n_89,
      P(15) => tmp57_reg_5792_reg_n_90,
      P(14) => tmp57_reg_5792_reg_n_91,
      P(13) => tmp57_reg_5792_reg_n_92,
      P(12) => tmp57_reg_5792_reg_n_93,
      P(11) => tmp57_reg_5792_reg_n_94,
      P(10) => tmp57_reg_5792_reg_n_95,
      P(9) => tmp57_reg_5792_reg_n_96,
      P(8) => tmp57_reg_5792_reg_n_97,
      P(7) => tmp57_reg_5792_reg_n_98,
      P(6) => tmp57_reg_5792_reg_n_99,
      P(5) => tmp57_reg_5792_reg_n_100,
      P(4) => tmp57_reg_5792_reg_n_101,
      P(3) => tmp57_reg_5792_reg_n_102,
      P(2) => tmp57_reg_5792_reg_n_103,
      P(1) => tmp57_reg_5792_reg_n_104,
      P(0) => tmp57_reg_5792_reg_n_105,
      PATTERNBDETECT => NLW_tmp57_reg_5792_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp57_reg_5792_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U59_n_0,
      PCIN(46) => gaussian_mac_mularcU_U59_n_1,
      PCIN(45) => gaussian_mac_mularcU_U59_n_2,
      PCIN(44) => gaussian_mac_mularcU_U59_n_3,
      PCIN(43) => gaussian_mac_mularcU_U59_n_4,
      PCIN(42) => gaussian_mac_mularcU_U59_n_5,
      PCIN(41) => gaussian_mac_mularcU_U59_n_6,
      PCIN(40) => gaussian_mac_mularcU_U59_n_7,
      PCIN(39) => gaussian_mac_mularcU_U59_n_8,
      PCIN(38) => gaussian_mac_mularcU_U59_n_9,
      PCIN(37) => gaussian_mac_mularcU_U59_n_10,
      PCIN(36) => gaussian_mac_mularcU_U59_n_11,
      PCIN(35) => gaussian_mac_mularcU_U59_n_12,
      PCIN(34) => gaussian_mac_mularcU_U59_n_13,
      PCIN(33) => gaussian_mac_mularcU_U59_n_14,
      PCIN(32) => gaussian_mac_mularcU_U59_n_15,
      PCIN(31) => gaussian_mac_mularcU_U59_n_16,
      PCIN(30) => gaussian_mac_mularcU_U59_n_17,
      PCIN(29) => gaussian_mac_mularcU_U59_n_18,
      PCIN(28) => gaussian_mac_mularcU_U59_n_19,
      PCIN(27) => gaussian_mac_mularcU_U59_n_20,
      PCIN(26) => gaussian_mac_mularcU_U59_n_21,
      PCIN(25) => gaussian_mac_mularcU_U59_n_22,
      PCIN(24) => gaussian_mac_mularcU_U59_n_23,
      PCIN(23) => gaussian_mac_mularcU_U59_n_24,
      PCIN(22) => gaussian_mac_mularcU_U59_n_25,
      PCIN(21) => gaussian_mac_mularcU_U59_n_26,
      PCIN(20) => gaussian_mac_mularcU_U59_n_27,
      PCIN(19) => gaussian_mac_mularcU_U59_n_28,
      PCIN(18) => gaussian_mac_mularcU_U59_n_29,
      PCIN(17) => gaussian_mac_mularcU_U59_n_30,
      PCIN(16) => gaussian_mac_mularcU_U59_n_31,
      PCIN(15) => gaussian_mac_mularcU_U59_n_32,
      PCIN(14) => gaussian_mac_mularcU_U59_n_33,
      PCIN(13) => gaussian_mac_mularcU_U59_n_34,
      PCIN(12) => gaussian_mac_mularcU_U59_n_35,
      PCIN(11) => gaussian_mac_mularcU_U59_n_36,
      PCIN(10) => gaussian_mac_mularcU_U59_n_37,
      PCIN(9) => gaussian_mac_mularcU_U59_n_38,
      PCIN(8) => gaussian_mac_mularcU_U59_n_39,
      PCIN(7) => gaussian_mac_mularcU_U59_n_40,
      PCIN(6) => gaussian_mac_mularcU_U59_n_41,
      PCIN(5) => gaussian_mac_mularcU_U59_n_42,
      PCIN(4) => gaussian_mac_mularcU_U59_n_43,
      PCIN(3) => gaussian_mac_mularcU_U59_n_44,
      PCIN(2) => gaussian_mac_mularcU_U59_n_45,
      PCIN(1) => gaussian_mac_mularcU_U59_n_46,
      PCIN(0) => gaussian_mac_mularcU_U59_n_47,
      PCOUT(47 downto 0) => NLW_tmp57_reg_5792_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp57_reg_5792_reg_UNDERFLOW_UNCONNECTED
    );
tmp60_reg_5867_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_1_va_9_fu_382(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp60_reg_5867_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp60_reg_5867_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U68_n_0,
      C(46) => gaussian_mac_mulawdI_U68_n_0,
      C(45) => gaussian_mac_mulawdI_U68_n_0,
      C(44) => gaussian_mac_mulawdI_U68_n_0,
      C(43) => gaussian_mac_mulawdI_U68_n_0,
      C(42) => gaussian_mac_mulawdI_U68_n_0,
      C(41) => gaussian_mac_mulawdI_U68_n_0,
      C(40) => gaussian_mac_mulawdI_U68_n_0,
      C(39) => gaussian_mac_mulawdI_U68_n_0,
      C(38) => gaussian_mac_mulawdI_U68_n_0,
      C(37) => gaussian_mac_mulawdI_U68_n_0,
      C(36) => gaussian_mac_mulawdI_U68_n_0,
      C(35) => gaussian_mac_mulawdI_U68_n_0,
      C(34) => gaussian_mac_mulawdI_U68_n_0,
      C(33) => gaussian_mac_mulawdI_U68_n_0,
      C(32) => gaussian_mac_mulawdI_U68_n_0,
      C(31) => gaussian_mac_mulawdI_U68_n_0,
      C(30) => gaussian_mac_mulawdI_U68_n_0,
      C(29) => gaussian_mac_mulawdI_U68_n_0,
      C(28) => gaussian_mac_mulawdI_U68_n_0,
      C(27) => gaussian_mac_mulawdI_U68_n_0,
      C(26) => gaussian_mac_mulawdI_U68_n_0,
      C(25) => gaussian_mac_mulawdI_U68_n_0,
      C(24) => gaussian_mac_mulawdI_U68_n_0,
      C(23) => gaussian_mac_mulawdI_U68_n_0,
      C(22) => gaussian_mac_mulawdI_U68_n_0,
      C(21) => gaussian_mac_mulawdI_U68_n_0,
      C(20) => gaussian_mac_mulawdI_U68_n_0,
      C(19) => gaussian_mac_mulawdI_U68_n_0,
      C(18) => gaussian_mac_mulawdI_U68_n_0,
      C(17) => gaussian_mac_mulawdI_U68_n_0,
      C(16) => gaussian_mac_mulawdI_U68_n_1,
      C(15) => gaussian_mac_mulawdI_U68_n_2,
      C(14) => gaussian_mac_mulawdI_U68_n_3,
      C(13) => gaussian_mac_mulawdI_U68_n_4,
      C(12) => gaussian_mac_mulawdI_U68_n_5,
      C(11) => gaussian_mac_mulawdI_U68_n_6,
      C(10) => gaussian_mac_mulawdI_U68_n_7,
      C(9) => gaussian_mac_mulawdI_U68_n_8,
      C(8) => gaussian_mac_mulawdI_U68_n_9,
      C(7) => gaussian_mac_mulawdI_U68_n_10,
      C(6) => gaussian_mac_mulawdI_U68_n_11,
      C(5) => gaussian_mac_mulawdI_U68_n_12,
      C(4) => gaussian_mac_mulawdI_U68_n_13,
      C(3) => gaussian_mac_mulawdI_U68_n_14,
      C(2) => gaussian_mac_mulawdI_U68_n_15,
      C(1) => gaussian_mac_mulawdI_U68_n_16,
      C(0) => gaussian_mac_mulawdI_U68_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp60_reg_5867_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp60_reg_5867_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_3060,
      CEA2 => src_kernel_win_0_va_10_fu_3060,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp60_reg_5867_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp60_reg_5867_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp60_reg_5867_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp60_reg_5867_reg_n_88,
      P(16) => tmp60_reg_5867_reg_n_89,
      P(15) => tmp60_reg_5867_reg_n_90,
      P(14) => tmp60_reg_5867_reg_n_91,
      P(13) => tmp60_reg_5867_reg_n_92,
      P(12) => tmp60_reg_5867_reg_n_93,
      P(11) => tmp60_reg_5867_reg_n_94,
      P(10) => tmp60_reg_5867_reg_n_95,
      P(9) => tmp60_reg_5867_reg_n_96,
      P(8) => tmp60_reg_5867_reg_n_97,
      P(7) => tmp60_reg_5867_reg_n_98,
      P(6) => tmp60_reg_5867_reg_n_99,
      P(5) => tmp60_reg_5867_reg_n_100,
      P(4) => tmp60_reg_5867_reg_n_101,
      P(3) => tmp60_reg_5867_reg_n_102,
      P(2) => tmp60_reg_5867_reg_n_103,
      P(1) => tmp60_reg_5867_reg_n_104,
      P(0) => tmp60_reg_5867_reg_n_105,
      PATTERNBDETECT => NLW_tmp60_reg_5867_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp60_reg_5867_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp60_reg_5867_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp60_reg_5867_reg_UNDERFLOW_UNCONNECTED
    );
tmp63_reg_6047_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000100010111101",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp63_reg_6047_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_1_va_9_fu_382(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp63_reg_6047_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp63_reg_6047_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp63_reg_6047_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_18_in,
      CEB2 => ap_block_pp0_stage0_subdone9_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp44_reg_60320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp63_reg_6047_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp63_reg_6047_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp63_reg_6047_reg_P_UNCONNECTED(47 downto 22),
      P(21) => tmp63_reg_6047_reg_n_84,
      P(20) => tmp63_reg_6047_reg_n_85,
      P(19) => tmp63_reg_6047_reg_n_86,
      P(18) => tmp63_reg_6047_reg_n_87,
      P(17) => tmp63_reg_6047_reg_n_88,
      P(16) => tmp63_reg_6047_reg_n_89,
      P(15) => tmp63_reg_6047_reg_n_90,
      P(14) => tmp63_reg_6047_reg_n_91,
      P(13) => tmp63_reg_6047_reg_n_92,
      P(12) => tmp63_reg_6047_reg_n_93,
      P(11) => tmp63_reg_6047_reg_n_94,
      P(10) => tmp63_reg_6047_reg_n_95,
      P(9) => tmp63_reg_6047_reg_n_96,
      P(8) => tmp63_reg_6047_reg_n_97,
      P(7) => tmp63_reg_6047_reg_n_98,
      P(6) => tmp63_reg_6047_reg_n_99,
      P(5) => tmp63_reg_6047_reg_n_100,
      P(4) => tmp63_reg_6047_reg_n_101,
      P(3) => tmp63_reg_6047_reg_n_102,
      P(2) => tmp63_reg_6047_reg_n_103,
      P(1) => tmp63_reg_6047_reg_n_104,
      P(0) => tmp63_reg_6047_reg_n_105,
      PATTERNBDETECT => NLW_tmp63_reg_6047_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp63_reg_6047_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaDeQ_U97_n_0,
      PCIN(46) => gaussian_mac_mulaDeQ_U97_n_1,
      PCIN(45) => gaussian_mac_mulaDeQ_U97_n_2,
      PCIN(44) => gaussian_mac_mulaDeQ_U97_n_3,
      PCIN(43) => gaussian_mac_mulaDeQ_U97_n_4,
      PCIN(42) => gaussian_mac_mulaDeQ_U97_n_5,
      PCIN(41) => gaussian_mac_mulaDeQ_U97_n_6,
      PCIN(40) => gaussian_mac_mulaDeQ_U97_n_7,
      PCIN(39) => gaussian_mac_mulaDeQ_U97_n_8,
      PCIN(38) => gaussian_mac_mulaDeQ_U97_n_9,
      PCIN(37) => gaussian_mac_mulaDeQ_U97_n_10,
      PCIN(36) => gaussian_mac_mulaDeQ_U97_n_11,
      PCIN(35) => gaussian_mac_mulaDeQ_U97_n_12,
      PCIN(34) => gaussian_mac_mulaDeQ_U97_n_13,
      PCIN(33) => gaussian_mac_mulaDeQ_U97_n_14,
      PCIN(32) => gaussian_mac_mulaDeQ_U97_n_15,
      PCIN(31) => gaussian_mac_mulaDeQ_U97_n_16,
      PCIN(30) => gaussian_mac_mulaDeQ_U97_n_17,
      PCIN(29) => gaussian_mac_mulaDeQ_U97_n_18,
      PCIN(28) => gaussian_mac_mulaDeQ_U97_n_19,
      PCIN(27) => gaussian_mac_mulaDeQ_U97_n_20,
      PCIN(26) => gaussian_mac_mulaDeQ_U97_n_21,
      PCIN(25) => gaussian_mac_mulaDeQ_U97_n_22,
      PCIN(24) => gaussian_mac_mulaDeQ_U97_n_23,
      PCIN(23) => gaussian_mac_mulaDeQ_U97_n_24,
      PCIN(22) => gaussian_mac_mulaDeQ_U97_n_25,
      PCIN(21) => gaussian_mac_mulaDeQ_U97_n_26,
      PCIN(20) => gaussian_mac_mulaDeQ_U97_n_27,
      PCIN(19) => gaussian_mac_mulaDeQ_U97_n_28,
      PCIN(18) => gaussian_mac_mulaDeQ_U97_n_29,
      PCIN(17) => gaussian_mac_mulaDeQ_U97_n_30,
      PCIN(16) => gaussian_mac_mulaDeQ_U97_n_31,
      PCIN(15) => gaussian_mac_mulaDeQ_U97_n_32,
      PCIN(14) => gaussian_mac_mulaDeQ_U97_n_33,
      PCIN(13) => gaussian_mac_mulaDeQ_U97_n_34,
      PCIN(12) => gaussian_mac_mulaDeQ_U97_n_35,
      PCIN(11) => gaussian_mac_mulaDeQ_U97_n_36,
      PCIN(10) => gaussian_mac_mulaDeQ_U97_n_37,
      PCIN(9) => gaussian_mac_mulaDeQ_U97_n_38,
      PCIN(8) => gaussian_mac_mulaDeQ_U97_n_39,
      PCIN(7) => gaussian_mac_mulaDeQ_U97_n_40,
      PCIN(6) => gaussian_mac_mulaDeQ_U97_n_41,
      PCIN(5) => gaussian_mac_mulaDeQ_U97_n_42,
      PCIN(4) => gaussian_mac_mulaDeQ_U97_n_43,
      PCIN(3) => gaussian_mac_mulaDeQ_U97_n_44,
      PCIN(2) => gaussian_mac_mulaDeQ_U97_n_45,
      PCIN(1) => gaussian_mac_mulaDeQ_U97_n_46,
      PCIN(0) => gaussian_mac_mulaDeQ_U97_n_47,
      PCOUT(47 downto 0) => NLW_tmp63_reg_6047_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp63_reg_6047_reg_UNDERFLOW_UNCONNECTED
    );
\tmp66_reg_6052[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_8,
      I1 => gaussian_mac_mulaFfa_U100_n_7,
      O => \tmp66_reg_6052[11]_i_2_n_0\
    );
\tmp66_reg_6052[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_9,
      I1 => gaussian_mac_mulaFfa_U100_n_8,
      O => \tmp66_reg_6052[11]_i_3_n_0\
    );
\tmp66_reg_6052[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_10,
      I1 => gaussian_mac_mulaFfa_U100_n_9,
      O => \tmp66_reg_6052[11]_i_4_n_0\
    );
\tmp66_reg_6052[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_11,
      I1 => gaussian_mac_mulaFfa_U100_n_10,
      O => \tmp66_reg_6052[11]_i_5_n_0\
    );
\tmp66_reg_6052[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_4,
      I1 => gaussian_mac_mulaFfa_U100_n_3,
      O => \tmp66_reg_6052[15]_i_2_n_0\
    );
\tmp66_reg_6052[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_5,
      I1 => gaussian_mac_mulaFfa_U100_n_4,
      O => \tmp66_reg_6052[15]_i_3_n_0\
    );
\tmp66_reg_6052[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_6,
      I1 => gaussian_mac_mulaFfa_U100_n_5,
      O => \tmp66_reg_6052[15]_i_4_n_0\
    );
\tmp66_reg_6052[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_7,
      I1 => gaussian_mac_mulaFfa_U100_n_6,
      O => \tmp66_reg_6052[15]_i_5_n_0\
    );
\tmp66_reg_6052[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_1,
      I1 => gaussian_mac_mulaFfa_U100_n_0,
      O => \tmp66_reg_6052[19]_i_2_n_0\
    );
\tmp66_reg_6052[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_2,
      I1 => gaussian_mac_mulaFfa_U100_n_1,
      O => \tmp66_reg_6052[19]_i_3_n_0\
    );
\tmp66_reg_6052[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_3,
      I1 => gaussian_mac_mulaFfa_U100_n_2,
      O => \tmp66_reg_6052[19]_i_4_n_0\
    );
\tmp66_reg_6052[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_16,
      I1 => gaussian_mac_mulaFfa_U100_n_15,
      O => \tmp66_reg_6052[3]_i_2_n_0\
    );
\tmp66_reg_6052[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_17,
      I1 => gaussian_mac_mulaFfa_U100_n_16,
      O => \tmp66_reg_6052[3]_i_3_n_0\
    );
\tmp66_reg_6052[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_18,
      I1 => gaussian_mac_mulaFfa_U100_n_17,
      O => \tmp66_reg_6052[3]_i_4_n_0\
    );
\tmp66_reg_6052[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_19,
      I1 => gaussian_mac_mulaFfa_U100_n_18,
      O => \tmp66_reg_6052[3]_i_5_n_0\
    );
\tmp66_reg_6052[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_12,
      I1 => gaussian_mac_mulaFfa_U100_n_11,
      O => \tmp66_reg_6052[7]_i_2_n_0\
    );
\tmp66_reg_6052[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_13,
      I1 => gaussian_mac_mulaFfa_U100_n_12,
      O => \tmp66_reg_6052[7]_i_3_n_0\
    );
\tmp66_reg_6052[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_14,
      I1 => gaussian_mac_mulaFfa_U100_n_13,
      O => \tmp66_reg_6052[7]_i_4_n_0\
    );
\tmp66_reg_6052[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U98_n_15,
      I1 => gaussian_mac_mulaFfa_U100_n_14,
      O => \tmp66_reg_6052[7]_i_5_n_0\
    );
\tmp66_reg_6052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(0),
      Q => tmp66_reg_6052(0),
      R => '0'
    );
\tmp66_reg_6052_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(10),
      Q => tmp66_reg_6052(10),
      R => '0'
    );
\tmp66_reg_6052_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(11),
      Q => tmp66_reg_6052(11),
      R => '0'
    );
\tmp66_reg_6052_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp66_reg_6052_reg[7]_i_1_n_0\,
      CO(3) => \tmp66_reg_6052_reg[11]_i_1_n_0\,
      CO(2) => \tmp66_reg_6052_reg[11]_i_1_n_1\,
      CO(1) => \tmp66_reg_6052_reg[11]_i_1_n_2\,
      CO(0) => \tmp66_reg_6052_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U98_n_8,
      DI(2) => gaussian_mac_mulaEe0_U98_n_9,
      DI(1) => gaussian_mac_mulaEe0_U98_n_10,
      DI(0) => gaussian_mac_mulaEe0_U98_n_11,
      O(3 downto 0) => tmp66_fu_3819_p2(11 downto 8),
      S(3) => \tmp66_reg_6052[11]_i_2_n_0\,
      S(2) => \tmp66_reg_6052[11]_i_3_n_0\,
      S(1) => \tmp66_reg_6052[11]_i_4_n_0\,
      S(0) => \tmp66_reg_6052[11]_i_5_n_0\
    );
\tmp66_reg_6052_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(12),
      Q => tmp66_reg_6052(12),
      R => '0'
    );
\tmp66_reg_6052_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(13),
      Q => tmp66_reg_6052(13),
      R => '0'
    );
\tmp66_reg_6052_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(14),
      Q => tmp66_reg_6052(14),
      R => '0'
    );
\tmp66_reg_6052_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(15),
      Q => tmp66_reg_6052(15),
      R => '0'
    );
\tmp66_reg_6052_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp66_reg_6052_reg[11]_i_1_n_0\,
      CO(3) => \tmp66_reg_6052_reg[15]_i_1_n_0\,
      CO(2) => \tmp66_reg_6052_reg[15]_i_1_n_1\,
      CO(1) => \tmp66_reg_6052_reg[15]_i_1_n_2\,
      CO(0) => \tmp66_reg_6052_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U98_n_4,
      DI(2) => gaussian_mac_mulaEe0_U98_n_5,
      DI(1) => gaussian_mac_mulaEe0_U98_n_6,
      DI(0) => gaussian_mac_mulaEe0_U98_n_7,
      O(3 downto 0) => tmp66_fu_3819_p2(15 downto 12),
      S(3) => \tmp66_reg_6052[15]_i_2_n_0\,
      S(2) => \tmp66_reg_6052[15]_i_3_n_0\,
      S(1) => \tmp66_reg_6052[15]_i_4_n_0\,
      S(0) => \tmp66_reg_6052[15]_i_5_n_0\
    );
\tmp66_reg_6052_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(16),
      Q => tmp66_reg_6052(16),
      R => '0'
    );
\tmp66_reg_6052_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(17),
      Q => tmp66_reg_6052(17),
      R => '0'
    );
\tmp66_reg_6052_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(18),
      Q => tmp66_reg_6052(18),
      R => '0'
    );
\tmp66_reg_6052_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(19),
      Q => tmp66_reg_6052(19),
      R => '0'
    );
\tmp66_reg_6052_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp66_reg_6052_reg[15]_i_1_n_0\,
      CO(3) => \NLW_tmp66_reg_6052_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp66_reg_6052_reg[19]_i_1_n_1\,
      CO(1) => \tmp66_reg_6052_reg[19]_i_1_n_2\,
      CO(0) => \tmp66_reg_6052_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulaEe0_U98_n_1,
      DI(1) => gaussian_mac_mulaEe0_U98_n_2,
      DI(0) => gaussian_mac_mulaEe0_U98_n_3,
      O(3 downto 0) => tmp66_fu_3819_p2(19 downto 16),
      S(3) => gaussian_mac_mulaEe0_U98_n_0,
      S(2) => \tmp66_reg_6052[19]_i_2_n_0\,
      S(1) => \tmp66_reg_6052[19]_i_3_n_0\,
      S(0) => \tmp66_reg_6052[19]_i_4_n_0\
    );
\tmp66_reg_6052_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(1),
      Q => tmp66_reg_6052(1),
      R => '0'
    );
\tmp66_reg_6052_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(2),
      Q => tmp66_reg_6052(2),
      R => '0'
    );
\tmp66_reg_6052_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(3),
      Q => tmp66_reg_6052(3),
      R => '0'
    );
\tmp66_reg_6052_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp66_reg_6052_reg[3]_i_1_n_0\,
      CO(2) => \tmp66_reg_6052_reg[3]_i_1_n_1\,
      CO(1) => \tmp66_reg_6052_reg[3]_i_1_n_2\,
      CO(0) => \tmp66_reg_6052_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U98_n_16,
      DI(2) => gaussian_mac_mulaEe0_U98_n_17,
      DI(1) => gaussian_mac_mulaEe0_U98_n_18,
      DI(0) => gaussian_mac_mulaEe0_U98_n_19,
      O(3 downto 0) => tmp66_fu_3819_p2(3 downto 0),
      S(3) => \tmp66_reg_6052[3]_i_2_n_0\,
      S(2) => \tmp66_reg_6052[3]_i_3_n_0\,
      S(1) => \tmp66_reg_6052[3]_i_4_n_0\,
      S(0) => \tmp66_reg_6052[3]_i_5_n_0\
    );
\tmp66_reg_6052_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(4),
      Q => tmp66_reg_6052(4),
      R => '0'
    );
\tmp66_reg_6052_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(5),
      Q => tmp66_reg_6052(5),
      R => '0'
    );
\tmp66_reg_6052_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(6),
      Q => tmp66_reg_6052(6),
      R => '0'
    );
\tmp66_reg_6052_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(7),
      Q => tmp66_reg_6052(7),
      R => '0'
    );
\tmp66_reg_6052_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp66_reg_6052_reg[3]_i_1_n_0\,
      CO(3) => \tmp66_reg_6052_reg[7]_i_1_n_0\,
      CO(2) => \tmp66_reg_6052_reg[7]_i_1_n_1\,
      CO(1) => \tmp66_reg_6052_reg[7]_i_1_n_2\,
      CO(0) => \tmp66_reg_6052_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U98_n_12,
      DI(2) => gaussian_mac_mulaEe0_U98_n_13,
      DI(1) => gaussian_mac_mulaEe0_U98_n_14,
      DI(0) => gaussian_mac_mulaEe0_U98_n_15,
      O(3 downto 0) => tmp66_fu_3819_p2(7 downto 4),
      S(3) => \tmp66_reg_6052[7]_i_2_n_0\,
      S(2) => \tmp66_reg_6052[7]_i_3_n_0\,
      S(1) => \tmp66_reg_6052[7]_i_4_n_0\,
      S(0) => \tmp66_reg_6052[7]_i_5_n_0\
    );
\tmp66_reg_6052_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(8),
      Q => tmp66_reg_6052(8),
      R => '0'
    );
\tmp66_reg_6052_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp66_fu_3819_p2(9),
      Q => tmp66_reg_6052(9),
      R => '0'
    );
tmp68_reg_5977_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_1_va_22_reg_5671(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp68_reg_5977_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp68_reg_5977_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U82_n_0,
      C(46) => gaussian_mac_mulawdI_U82_n_0,
      C(45) => gaussian_mac_mulawdI_U82_n_0,
      C(44) => gaussian_mac_mulawdI_U82_n_0,
      C(43) => gaussian_mac_mulawdI_U82_n_0,
      C(42) => gaussian_mac_mulawdI_U82_n_0,
      C(41) => gaussian_mac_mulawdI_U82_n_0,
      C(40) => gaussian_mac_mulawdI_U82_n_0,
      C(39) => gaussian_mac_mulawdI_U82_n_0,
      C(38) => gaussian_mac_mulawdI_U82_n_0,
      C(37) => gaussian_mac_mulawdI_U82_n_0,
      C(36) => gaussian_mac_mulawdI_U82_n_0,
      C(35) => gaussian_mac_mulawdI_U82_n_0,
      C(34) => gaussian_mac_mulawdI_U82_n_0,
      C(33) => gaussian_mac_mulawdI_U82_n_0,
      C(32) => gaussian_mac_mulawdI_U82_n_0,
      C(31) => gaussian_mac_mulawdI_U82_n_0,
      C(30) => gaussian_mac_mulawdI_U82_n_0,
      C(29) => gaussian_mac_mulawdI_U82_n_0,
      C(28) => gaussian_mac_mulawdI_U82_n_0,
      C(27) => gaussian_mac_mulawdI_U82_n_0,
      C(26) => gaussian_mac_mulawdI_U82_n_0,
      C(25) => gaussian_mac_mulawdI_U82_n_0,
      C(24) => gaussian_mac_mulawdI_U82_n_0,
      C(23) => gaussian_mac_mulawdI_U82_n_0,
      C(22) => gaussian_mac_mulawdI_U82_n_0,
      C(21) => gaussian_mac_mulawdI_U82_n_0,
      C(20) => gaussian_mac_mulawdI_U82_n_0,
      C(19) => gaussian_mac_mulawdI_U82_n_0,
      C(18) => gaussian_mac_mulawdI_U82_n_0,
      C(17) => gaussian_mac_mulawdI_U82_n_0,
      C(16) => gaussian_mac_mulawdI_U82_n_1,
      C(15) => gaussian_mac_mulawdI_U82_n_2,
      C(14) => gaussian_mac_mulawdI_U82_n_3,
      C(13) => gaussian_mac_mulawdI_U82_n_4,
      C(12) => gaussian_mac_mulawdI_U82_n_5,
      C(11) => gaussian_mac_mulawdI_U82_n_6,
      C(10) => gaussian_mac_mulawdI_U82_n_7,
      C(9) => gaussian_mac_mulawdI_U82_n_8,
      C(8) => gaussian_mac_mulawdI_U82_n_9,
      C(7) => gaussian_mac_mulawdI_U82_n_10,
      C(6) => gaussian_mac_mulawdI_U82_n_11,
      C(5) => gaussian_mac_mulawdI_U82_n_12,
      C(4) => gaussian_mac_mulawdI_U82_n_13,
      C(3) => gaussian_mac_mulawdI_U82_n_14,
      C(2) => gaussian_mac_mulawdI_U82_n_15,
      C(1) => gaussian_mac_mulawdI_U82_n_16,
      C(0) => gaussian_mac_mulawdI_U82_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp68_reg_5977_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp68_reg_5977_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone9_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp68_reg_5977_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp68_reg_5977_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp68_reg_5977_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp68_reg_5977_reg_n_88,
      P(16) => tmp68_reg_5977_reg_n_89,
      P(15) => tmp68_reg_5977_reg_n_90,
      P(14) => tmp68_reg_5977_reg_n_91,
      P(13) => tmp68_reg_5977_reg_n_92,
      P(12) => tmp68_reg_5977_reg_n_93,
      P(11) => tmp68_reg_5977_reg_n_94,
      P(10) => tmp68_reg_5977_reg_n_95,
      P(9) => tmp68_reg_5977_reg_n_96,
      P(8) => tmp68_reg_5977_reg_n_97,
      P(7) => tmp68_reg_5977_reg_n_98,
      P(6) => tmp68_reg_5977_reg_n_99,
      P(5) => tmp68_reg_5977_reg_n_100,
      P(4) => tmp68_reg_5977_reg_n_101,
      P(3) => tmp68_reg_5977_reg_n_102,
      P(2) => tmp68_reg_5977_reg_n_103,
      P(1) => tmp68_reg_5977_reg_n_104,
      P(0) => tmp68_reg_5977_reg_n_105,
      PATTERNBDETECT => NLW_tmp68_reg_5977_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp68_reg_5977_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp68_reg_5977_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp68_reg_5977_reg_UNDERFLOW_UNCONNECTED
    );
tmp70_reg_5982_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_1_va_5_fu_366(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp70_reg_5982_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp70_reg_5982_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp70_reg_5982_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp70_reg_5982_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => src_kernel_win_0_va_1_fu_2700,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => ap_block_pp0_stage0_subdone9_in,
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => src_kernel_win_1_va_21_reg_5665_pp0_iter3_reg(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp70_reg_5982_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp70_reg_5982_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp70_reg_5982_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp70_reg_5982_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp70_reg_5982_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp70_reg_5982_reg_n_106,
      PCOUT(46) => tmp70_reg_5982_reg_n_107,
      PCOUT(45) => tmp70_reg_5982_reg_n_108,
      PCOUT(44) => tmp70_reg_5982_reg_n_109,
      PCOUT(43) => tmp70_reg_5982_reg_n_110,
      PCOUT(42) => tmp70_reg_5982_reg_n_111,
      PCOUT(41) => tmp70_reg_5982_reg_n_112,
      PCOUT(40) => tmp70_reg_5982_reg_n_113,
      PCOUT(39) => tmp70_reg_5982_reg_n_114,
      PCOUT(38) => tmp70_reg_5982_reg_n_115,
      PCOUT(37) => tmp70_reg_5982_reg_n_116,
      PCOUT(36) => tmp70_reg_5982_reg_n_117,
      PCOUT(35) => tmp70_reg_5982_reg_n_118,
      PCOUT(34) => tmp70_reg_5982_reg_n_119,
      PCOUT(33) => tmp70_reg_5982_reg_n_120,
      PCOUT(32) => tmp70_reg_5982_reg_n_121,
      PCOUT(31) => tmp70_reg_5982_reg_n_122,
      PCOUT(30) => tmp70_reg_5982_reg_n_123,
      PCOUT(29) => tmp70_reg_5982_reg_n_124,
      PCOUT(28) => tmp70_reg_5982_reg_n_125,
      PCOUT(27) => tmp70_reg_5982_reg_n_126,
      PCOUT(26) => tmp70_reg_5982_reg_n_127,
      PCOUT(25) => tmp70_reg_5982_reg_n_128,
      PCOUT(24) => tmp70_reg_5982_reg_n_129,
      PCOUT(23) => tmp70_reg_5982_reg_n_130,
      PCOUT(22) => tmp70_reg_5982_reg_n_131,
      PCOUT(21) => tmp70_reg_5982_reg_n_132,
      PCOUT(20) => tmp70_reg_5982_reg_n_133,
      PCOUT(19) => tmp70_reg_5982_reg_n_134,
      PCOUT(18) => tmp70_reg_5982_reg_n_135,
      PCOUT(17) => tmp70_reg_5982_reg_n_136,
      PCOUT(16) => tmp70_reg_5982_reg_n_137,
      PCOUT(15) => tmp70_reg_5982_reg_n_138,
      PCOUT(14) => tmp70_reg_5982_reg_n_139,
      PCOUT(13) => tmp70_reg_5982_reg_n_140,
      PCOUT(12) => tmp70_reg_5982_reg_n_141,
      PCOUT(11) => tmp70_reg_5982_reg_n_142,
      PCOUT(10) => tmp70_reg_5982_reg_n_143,
      PCOUT(9) => tmp70_reg_5982_reg_n_144,
      PCOUT(8) => tmp70_reg_5982_reg_n_145,
      PCOUT(7) => tmp70_reg_5982_reg_n_146,
      PCOUT(6) => tmp70_reg_5982_reg_n_147,
      PCOUT(5) => tmp70_reg_5982_reg_n_148,
      PCOUT(4) => tmp70_reg_5982_reg_n_149,
      PCOUT(3) => tmp70_reg_5982_reg_n_150,
      PCOUT(2) => tmp70_reg_5982_reg_n_151,
      PCOUT(1) => tmp70_reg_5982_reg_n_152,
      PCOUT(0) => tmp70_reg_5982_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp70_reg_5982_reg_UNDERFLOW_UNCONNECTED
    );
\tmp73_reg_6057[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_7,
      I1 => gaussian_ama_addmGfk_U101_n_6,
      O => \tmp73_reg_6057[11]_i_2_n_0\
    );
\tmp73_reg_6057[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_8,
      I1 => gaussian_ama_addmGfk_U101_n_7,
      O => \tmp73_reg_6057[11]_i_3_n_0\
    );
\tmp73_reg_6057[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_9,
      I1 => gaussian_ama_addmGfk_U101_n_8,
      O => \tmp73_reg_6057[11]_i_4_n_0\
    );
\tmp73_reg_6057[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_10,
      I1 => gaussian_ama_addmGfk_U101_n_9,
      O => \tmp73_reg_6057[11]_i_5_n_0\
    );
\tmp73_reg_6057[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_3,
      I1 => gaussian_ama_addmGfk_U101_n_2,
      O => \tmp73_reg_6057[15]_i_2_n_0\
    );
\tmp73_reg_6057[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_4,
      I1 => gaussian_ama_addmGfk_U101_n_3,
      O => \tmp73_reg_6057[15]_i_3_n_0\
    );
\tmp73_reg_6057[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_5,
      I1 => gaussian_ama_addmGfk_U101_n_4,
      O => \tmp73_reg_6057[15]_i_4_n_0\
    );
\tmp73_reg_6057[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_6,
      I1 => gaussian_ama_addmGfk_U101_n_5,
      O => \tmp73_reg_6057[15]_i_5_n_0\
    );
\tmp73_reg_6057[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_1,
      I1 => gaussian_ama_addmGfk_U101_n_0,
      O => \tmp73_reg_6057[18]_i_2_n_0\
    );
\tmp73_reg_6057[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_2,
      I1 => gaussian_ama_addmGfk_U101_n_1,
      O => \tmp73_reg_6057[18]_i_3_n_0\
    );
\tmp73_reg_6057[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_15,
      I1 => gaussian_ama_addmGfk_U101_n_14,
      O => \tmp73_reg_6057[3]_i_2_n_0\
    );
\tmp73_reg_6057[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_16,
      I1 => gaussian_ama_addmGfk_U101_n_15,
      O => \tmp73_reg_6057[3]_i_3_n_0\
    );
\tmp73_reg_6057[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_17,
      I1 => gaussian_ama_addmGfk_U101_n_16,
      O => \tmp73_reg_6057[3]_i_4_n_0\
    );
\tmp73_reg_6057[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_18,
      I1 => gaussian_ama_addmGfk_U101_n_17,
      O => \tmp73_reg_6057[3]_i_5_n_0\
    );
\tmp73_reg_6057[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_11,
      I1 => gaussian_ama_addmGfk_U101_n_10,
      O => \tmp73_reg_6057[7]_i_2_n_0\
    );
\tmp73_reg_6057[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_12,
      I1 => gaussian_ama_addmGfk_U101_n_11,
      O => \tmp73_reg_6057[7]_i_3_n_0\
    );
\tmp73_reg_6057[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_13,
      I1 => gaussian_ama_addmGfk_U101_n_12,
      O => \tmp73_reg_6057[7]_i_4_n_0\
    );
\tmp73_reg_6057[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U99_n_14,
      I1 => gaussian_ama_addmGfk_U101_n_13,
      O => \tmp73_reg_6057[7]_i_5_n_0\
    );
\tmp73_reg_6057_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(0),
      Q => tmp73_reg_6057(0),
      R => '0'
    );
\tmp73_reg_6057_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(10),
      Q => tmp73_reg_6057(10),
      R => '0'
    );
\tmp73_reg_6057_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(11),
      Q => tmp73_reg_6057(11),
      R => '0'
    );
\tmp73_reg_6057_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp73_reg_6057_reg[7]_i_1_n_0\,
      CO(3) => \tmp73_reg_6057_reg[11]_i_1_n_0\,
      CO(2) => \tmp73_reg_6057_reg[11]_i_1_n_1\,
      CO(1) => \tmp73_reg_6057_reg[11]_i_1_n_2\,
      CO(0) => \tmp73_reg_6057_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U99_n_7,
      DI(2) => gaussian_mac_mulatde_U99_n_8,
      DI(1) => gaussian_mac_mulatde_U99_n_9,
      DI(0) => gaussian_mac_mulatde_U99_n_10,
      O(3 downto 0) => tmp73_fu_3830_p2(11 downto 8),
      S(3) => \tmp73_reg_6057[11]_i_2_n_0\,
      S(2) => \tmp73_reg_6057[11]_i_3_n_0\,
      S(1) => \tmp73_reg_6057[11]_i_4_n_0\,
      S(0) => \tmp73_reg_6057[11]_i_5_n_0\
    );
\tmp73_reg_6057_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(12),
      Q => tmp73_reg_6057(12),
      R => '0'
    );
\tmp73_reg_6057_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(13),
      Q => tmp73_reg_6057(13),
      R => '0'
    );
\tmp73_reg_6057_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(14),
      Q => tmp73_reg_6057(14),
      R => '0'
    );
\tmp73_reg_6057_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(15),
      Q => tmp73_reg_6057(15),
      R => '0'
    );
\tmp73_reg_6057_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp73_reg_6057_reg[11]_i_1_n_0\,
      CO(3) => \tmp73_reg_6057_reg[15]_i_1_n_0\,
      CO(2) => \tmp73_reg_6057_reg[15]_i_1_n_1\,
      CO(1) => \tmp73_reg_6057_reg[15]_i_1_n_2\,
      CO(0) => \tmp73_reg_6057_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U99_n_3,
      DI(2) => gaussian_mac_mulatde_U99_n_4,
      DI(1) => gaussian_mac_mulatde_U99_n_5,
      DI(0) => gaussian_mac_mulatde_U99_n_6,
      O(3 downto 0) => tmp73_fu_3830_p2(15 downto 12),
      S(3) => \tmp73_reg_6057[15]_i_2_n_0\,
      S(2) => \tmp73_reg_6057[15]_i_3_n_0\,
      S(1) => \tmp73_reg_6057[15]_i_4_n_0\,
      S(0) => \tmp73_reg_6057[15]_i_5_n_0\
    );
\tmp73_reg_6057_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(16),
      Q => tmp73_reg_6057(16),
      R => '0'
    );
\tmp73_reg_6057_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(17),
      Q => tmp73_reg_6057(17),
      R => '0'
    );
\tmp73_reg_6057_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(18),
      Q => tmp73_reg_6057(18),
      R => '0'
    );
\tmp73_reg_6057_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp73_reg_6057_reg[15]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp73_reg_6057_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp73_reg_6057_reg[18]_i_1_n_2\,
      CO(0) => \tmp73_reg_6057_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => gaussian_mac_mulatde_U99_n_1,
      DI(0) => gaussian_mac_mulatde_U99_n_2,
      O(3) => \NLW_tmp73_reg_6057_reg[18]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp73_fu_3830_p2(18 downto 16),
      S(3) => '0',
      S(2) => gaussian_mac_mulatde_U99_n_0,
      S(1) => \tmp73_reg_6057[18]_i_2_n_0\,
      S(0) => \tmp73_reg_6057[18]_i_3_n_0\
    );
\tmp73_reg_6057_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(1),
      Q => tmp73_reg_6057(1),
      R => '0'
    );
\tmp73_reg_6057_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(2),
      Q => tmp73_reg_6057(2),
      R => '0'
    );
\tmp73_reg_6057_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(3),
      Q => tmp73_reg_6057(3),
      R => '0'
    );
\tmp73_reg_6057_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp73_reg_6057_reg[3]_i_1_n_0\,
      CO(2) => \tmp73_reg_6057_reg[3]_i_1_n_1\,
      CO(1) => \tmp73_reg_6057_reg[3]_i_1_n_2\,
      CO(0) => \tmp73_reg_6057_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U99_n_15,
      DI(2) => gaussian_mac_mulatde_U99_n_16,
      DI(1) => gaussian_mac_mulatde_U99_n_17,
      DI(0) => gaussian_mac_mulatde_U99_n_18,
      O(3 downto 0) => tmp73_fu_3830_p2(3 downto 0),
      S(3) => \tmp73_reg_6057[3]_i_2_n_0\,
      S(2) => \tmp73_reg_6057[3]_i_3_n_0\,
      S(1) => \tmp73_reg_6057[3]_i_4_n_0\,
      S(0) => \tmp73_reg_6057[3]_i_5_n_0\
    );
\tmp73_reg_6057_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(4),
      Q => tmp73_reg_6057(4),
      R => '0'
    );
\tmp73_reg_6057_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(5),
      Q => tmp73_reg_6057(5),
      R => '0'
    );
\tmp73_reg_6057_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(6),
      Q => tmp73_reg_6057(6),
      R => '0'
    );
\tmp73_reg_6057_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(7),
      Q => tmp73_reg_6057(7),
      R => '0'
    );
\tmp73_reg_6057_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp73_reg_6057_reg[3]_i_1_n_0\,
      CO(3) => \tmp73_reg_6057_reg[7]_i_1_n_0\,
      CO(2) => \tmp73_reg_6057_reg[7]_i_1_n_1\,
      CO(1) => \tmp73_reg_6057_reg[7]_i_1_n_2\,
      CO(0) => \tmp73_reg_6057_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U99_n_11,
      DI(2) => gaussian_mac_mulatde_U99_n_12,
      DI(1) => gaussian_mac_mulatde_U99_n_13,
      DI(0) => gaussian_mac_mulatde_U99_n_14,
      O(3 downto 0) => tmp73_fu_3830_p2(7 downto 4),
      S(3) => \tmp73_reg_6057[7]_i_2_n_0\,
      S(2) => \tmp73_reg_6057[7]_i_3_n_0\,
      S(1) => \tmp73_reg_6057[7]_i_4_n_0\,
      S(0) => \tmp73_reg_6057[7]_i_5_n_0\
    );
\tmp73_reg_6057_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(8),
      Q => tmp73_reg_6057(8),
      R => '0'
    );
\tmp73_reg_6057_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp73_fu_3830_p2(9),
      Q => tmp73_reg_6057(9),
      R => '0'
    );
tmp75_reg_5812_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_2_va_39_fu_2837_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp75_reg_5812_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp75_reg_5812_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 18) => B"000000000000000000000000000000",
      C(17) => gaussian_mac_mulasc4_U60_n_0,
      C(16) => gaussian_mac_mulasc4_U60_n_1,
      C(15) => gaussian_mac_mulasc4_U60_n_2,
      C(14) => gaussian_mac_mulasc4_U60_n_3,
      C(13) => gaussian_mac_mulasc4_U60_n_4,
      C(12) => gaussian_mac_mulasc4_U60_n_5,
      C(11) => gaussian_mac_mulasc4_U60_n_6,
      C(10) => gaussian_mac_mulasc4_U60_n_7,
      C(9) => gaussian_mac_mulasc4_U60_n_8,
      C(8) => gaussian_mac_mulasc4_U60_n_9,
      C(7) => gaussian_mac_mulasc4_U60_n_10,
      C(6) => gaussian_mac_mulasc4_U60_n_11,
      C(5) => gaussian_mac_mulasc4_U60_n_12,
      C(4) => gaussian_mac_mulasc4_U60_n_13,
      C(3) => gaussian_mac_mulasc4_U60_n_14,
      C(2) => gaussian_mac_mulasc4_U60_n_15,
      C(1) => gaussian_mac_mulasc4_U60_n_16,
      C(0) => gaussian_mac_mulasc4_U60_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp75_reg_5812_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp75_reg_5812_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => gaussian_mac_mularcU_U51_n_48,
      CEA2 => p_19_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp75_reg_5812_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp75_reg_5812_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 19) => NLW_tmp75_reg_5812_reg_P_UNCONNECTED(47 downto 19),
      P(18) => tmp75_reg_5812_reg_n_87,
      P(17) => tmp75_reg_5812_reg_n_88,
      P(16) => tmp75_reg_5812_reg_n_89,
      P(15) => tmp75_reg_5812_reg_n_90,
      P(14) => tmp75_reg_5812_reg_n_91,
      P(13) => tmp75_reg_5812_reg_n_92,
      P(12) => tmp75_reg_5812_reg_n_93,
      P(11) => tmp75_reg_5812_reg_n_94,
      P(10) => tmp75_reg_5812_reg_n_95,
      P(9) => tmp75_reg_5812_reg_n_96,
      P(8) => tmp75_reg_5812_reg_n_97,
      P(7) => tmp75_reg_5812_reg_n_98,
      P(6) => tmp75_reg_5812_reg_n_99,
      P(5) => tmp75_reg_5812_reg_n_100,
      P(4) => tmp75_reg_5812_reg_n_101,
      P(3) => tmp75_reg_5812_reg_n_102,
      P(2) => tmp75_reg_5812_reg_n_103,
      P(1) => tmp75_reg_5812_reg_n_104,
      P(0) => tmp75_reg_5812_reg_n_105,
      PATTERNBDETECT => NLW_tmp75_reg_5812_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp75_reg_5812_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp75_reg_5812_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp75_reg_5812_reg_UNDERFLOW_UNCONNECTED
    );
tmp76_reg_5817_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000100011011",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp76_reg_5817_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_2_va_13_fu_478(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp76_reg_5817_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp76_reg_5817_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp76_reg_5817_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => src_kernel_win_0_va_12_fu_3140,
      CEB2 => src_kernel_win_0_va_12_fu_3140,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp37_reg_57620,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp76_reg_5817_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp76_reg_5817_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_tmp76_reg_5817_reg_P_UNCONNECTED(47 downto 17),
      P(16) => tmp76_reg_5817_reg_n_89,
      P(15) => tmp76_reg_5817_reg_n_90,
      P(14) => tmp76_reg_5817_reg_n_91,
      P(13) => tmp76_reg_5817_reg_n_92,
      P(12) => tmp76_reg_5817_reg_n_93,
      P(11) => tmp76_reg_5817_reg_n_94,
      P(10) => tmp76_reg_5817_reg_n_95,
      P(9) => tmp76_reg_5817_reg_n_96,
      P(8) => tmp76_reg_5817_reg_n_97,
      P(7) => tmp76_reg_5817_reg_n_98,
      P(6) => tmp76_reg_5817_reg_n_99,
      P(5) => tmp76_reg_5817_reg_n_100,
      P(4) => tmp76_reg_5817_reg_n_101,
      P(3) => tmp76_reg_5817_reg_n_102,
      P(2) => tmp76_reg_5817_reg_n_103,
      P(1) => tmp76_reg_5817_reg_n_104,
      P(0) => tmp76_reg_5817_reg_n_105,
      PATTERNBDETECT => NLW_tmp76_reg_5817_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp76_reg_5817_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mularcU_U62_n_0,
      PCIN(46) => gaussian_mac_mularcU_U62_n_1,
      PCIN(45) => gaussian_mac_mularcU_U62_n_2,
      PCIN(44) => gaussian_mac_mularcU_U62_n_3,
      PCIN(43) => gaussian_mac_mularcU_U62_n_4,
      PCIN(42) => gaussian_mac_mularcU_U62_n_5,
      PCIN(41) => gaussian_mac_mularcU_U62_n_6,
      PCIN(40) => gaussian_mac_mularcU_U62_n_7,
      PCIN(39) => gaussian_mac_mularcU_U62_n_8,
      PCIN(38) => gaussian_mac_mularcU_U62_n_9,
      PCIN(37) => gaussian_mac_mularcU_U62_n_10,
      PCIN(36) => gaussian_mac_mularcU_U62_n_11,
      PCIN(35) => gaussian_mac_mularcU_U62_n_12,
      PCIN(34) => gaussian_mac_mularcU_U62_n_13,
      PCIN(33) => gaussian_mac_mularcU_U62_n_14,
      PCIN(32) => gaussian_mac_mularcU_U62_n_15,
      PCIN(31) => gaussian_mac_mularcU_U62_n_16,
      PCIN(30) => gaussian_mac_mularcU_U62_n_17,
      PCIN(29) => gaussian_mac_mularcU_U62_n_18,
      PCIN(28) => gaussian_mac_mularcU_U62_n_19,
      PCIN(27) => gaussian_mac_mularcU_U62_n_20,
      PCIN(26) => gaussian_mac_mularcU_U62_n_21,
      PCIN(25) => gaussian_mac_mularcU_U62_n_22,
      PCIN(24) => gaussian_mac_mularcU_U62_n_23,
      PCIN(23) => gaussian_mac_mularcU_U62_n_24,
      PCIN(22) => gaussian_mac_mularcU_U62_n_25,
      PCIN(21) => gaussian_mac_mularcU_U62_n_26,
      PCIN(20) => gaussian_mac_mularcU_U62_n_27,
      PCIN(19) => gaussian_mac_mularcU_U62_n_28,
      PCIN(18) => gaussian_mac_mularcU_U62_n_29,
      PCIN(17) => gaussian_mac_mularcU_U62_n_30,
      PCIN(16) => gaussian_mac_mularcU_U62_n_31,
      PCIN(15) => gaussian_mac_mularcU_U62_n_32,
      PCIN(14) => gaussian_mac_mularcU_U62_n_33,
      PCIN(13) => gaussian_mac_mularcU_U62_n_34,
      PCIN(12) => gaussian_mac_mularcU_U62_n_35,
      PCIN(11) => gaussian_mac_mularcU_U62_n_36,
      PCIN(10) => gaussian_mac_mularcU_U62_n_37,
      PCIN(9) => gaussian_mac_mularcU_U62_n_38,
      PCIN(8) => gaussian_mac_mularcU_U62_n_39,
      PCIN(7) => gaussian_mac_mularcU_U62_n_40,
      PCIN(6) => gaussian_mac_mularcU_U62_n_41,
      PCIN(5) => gaussian_mac_mularcU_U62_n_42,
      PCIN(4) => gaussian_mac_mularcU_U62_n_43,
      PCIN(3) => gaussian_mac_mularcU_U62_n_44,
      PCIN(2) => gaussian_mac_mularcU_U62_n_45,
      PCIN(1) => gaussian_mac_mularcU_U62_n_46,
      PCIN(0) => gaussian_mac_mularcU_U62_n_47,
      PCOUT(47 downto 0) => NLW_tmp76_reg_5817_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp76_reg_5817_reg_UNDERFLOW_UNCONNECTED
    );
tmp79_reg_5892_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_2_va_9_fu_462(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp79_reg_5892_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp79_reg_5892_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U71_n_0,
      C(46) => gaussian_mac_mulawdI_U71_n_0,
      C(45) => gaussian_mac_mulawdI_U71_n_0,
      C(44) => gaussian_mac_mulawdI_U71_n_0,
      C(43) => gaussian_mac_mulawdI_U71_n_0,
      C(42) => gaussian_mac_mulawdI_U71_n_0,
      C(41) => gaussian_mac_mulawdI_U71_n_0,
      C(40) => gaussian_mac_mulawdI_U71_n_0,
      C(39) => gaussian_mac_mulawdI_U71_n_0,
      C(38) => gaussian_mac_mulawdI_U71_n_0,
      C(37) => gaussian_mac_mulawdI_U71_n_0,
      C(36) => gaussian_mac_mulawdI_U71_n_0,
      C(35) => gaussian_mac_mulawdI_U71_n_0,
      C(34) => gaussian_mac_mulawdI_U71_n_0,
      C(33) => gaussian_mac_mulawdI_U71_n_0,
      C(32) => gaussian_mac_mulawdI_U71_n_0,
      C(31) => gaussian_mac_mulawdI_U71_n_0,
      C(30) => gaussian_mac_mulawdI_U71_n_0,
      C(29) => gaussian_mac_mulawdI_U71_n_0,
      C(28) => gaussian_mac_mulawdI_U71_n_0,
      C(27) => gaussian_mac_mulawdI_U71_n_0,
      C(26) => gaussian_mac_mulawdI_U71_n_0,
      C(25) => gaussian_mac_mulawdI_U71_n_0,
      C(24) => gaussian_mac_mulawdI_U71_n_0,
      C(23) => gaussian_mac_mulawdI_U71_n_0,
      C(22) => gaussian_mac_mulawdI_U71_n_0,
      C(21) => gaussian_mac_mulawdI_U71_n_0,
      C(20) => gaussian_mac_mulawdI_U71_n_0,
      C(19) => gaussian_mac_mulawdI_U71_n_0,
      C(18) => gaussian_mac_mulawdI_U71_n_0,
      C(17) => gaussian_mac_mulawdI_U71_n_0,
      C(16) => gaussian_mac_mulawdI_U71_n_1,
      C(15) => gaussian_mac_mulawdI_U71_n_2,
      C(14) => gaussian_mac_mulawdI_U71_n_3,
      C(13) => gaussian_mac_mulawdI_U71_n_4,
      C(12) => gaussian_mac_mulawdI_U71_n_5,
      C(11) => gaussian_mac_mulawdI_U71_n_6,
      C(10) => gaussian_mac_mulawdI_U71_n_7,
      C(9) => gaussian_mac_mulawdI_U71_n_8,
      C(8) => gaussian_mac_mulawdI_U71_n_9,
      C(7) => gaussian_mac_mulawdI_U71_n_10,
      C(6) => gaussian_mac_mulawdI_U71_n_11,
      C(5) => gaussian_mac_mulawdI_U71_n_12,
      C(4) => gaussian_mac_mulawdI_U71_n_13,
      C(3) => gaussian_mac_mulawdI_U71_n_14,
      C(2) => gaussian_mac_mulawdI_U71_n_15,
      C(1) => gaussian_mac_mulawdI_U71_n_16,
      C(0) => gaussian_mac_mulawdI_U71_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp79_reg_5892_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp79_reg_5892_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_10_fu_3060,
      CEA2 => src_kernel_win_0_va_10_fu_3060,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_Val2_75_0_1_2_reg_58370,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp79_reg_5892_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp79_reg_5892_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp79_reg_5892_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp79_reg_5892_reg_n_88,
      P(16) => tmp79_reg_5892_reg_n_89,
      P(15) => tmp79_reg_5892_reg_n_90,
      P(14) => tmp79_reg_5892_reg_n_91,
      P(13) => tmp79_reg_5892_reg_n_92,
      P(12) => tmp79_reg_5892_reg_n_93,
      P(11) => tmp79_reg_5892_reg_n_94,
      P(10) => tmp79_reg_5892_reg_n_95,
      P(9) => tmp79_reg_5892_reg_n_96,
      P(8) => tmp79_reg_5892_reg_n_97,
      P(7) => tmp79_reg_5892_reg_n_98,
      P(6) => tmp79_reg_5892_reg_n_99,
      P(5) => tmp79_reg_5892_reg_n_100,
      P(4) => tmp79_reg_5892_reg_n_101,
      P(3) => tmp79_reg_5892_reg_n_102,
      P(2) => tmp79_reg_5892_reg_n_103,
      P(1) => tmp79_reg_5892_reg_n_104,
      P(0) => tmp79_reg_5892_reg_n_105,
      PATTERNBDETECT => NLW_tmp79_reg_5892_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp79_reg_5892_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp79_reg_5892_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp79_reg_5892_reg_UNDERFLOW_UNCONNECTED
    );
tmp82_reg_6062_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000100010111101",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp82_reg_6062_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => src_kernel_win_2_va_9_fu_462(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp82_reg_6062_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp82_reg_6062_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp82_reg_6062_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_18_in,
      CEB2 => ap_block_pp0_stage0_subdone9_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp44_reg_60320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp82_reg_6062_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp82_reg_6062_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_tmp82_reg_6062_reg_P_UNCONNECTED(47 downto 22),
      P(21) => tmp82_reg_6062_reg_n_84,
      P(20) => tmp82_reg_6062_reg_n_85,
      P(19) => tmp82_reg_6062_reg_n_86,
      P(18) => tmp82_reg_6062_reg_n_87,
      P(17) => tmp82_reg_6062_reg_n_88,
      P(16) => tmp82_reg_6062_reg_n_89,
      P(15) => tmp82_reg_6062_reg_n_90,
      P(14) => tmp82_reg_6062_reg_n_91,
      P(13) => tmp82_reg_6062_reg_n_92,
      P(12) => tmp82_reg_6062_reg_n_93,
      P(11) => tmp82_reg_6062_reg_n_94,
      P(10) => tmp82_reg_6062_reg_n_95,
      P(9) => tmp82_reg_6062_reg_n_96,
      P(8) => tmp82_reg_6062_reg_n_97,
      P(7) => tmp82_reg_6062_reg_n_98,
      P(6) => tmp82_reg_6062_reg_n_99,
      P(5) => tmp82_reg_6062_reg_n_100,
      P(4) => tmp82_reg_6062_reg_n_101,
      P(3) => tmp82_reg_6062_reg_n_102,
      P(2) => tmp82_reg_6062_reg_n_103,
      P(1) => tmp82_reg_6062_reg_n_104,
      P(0) => tmp82_reg_6062_reg_n_105,
      PATTERNBDETECT => NLW_tmp82_reg_6062_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp82_reg_6062_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => gaussian_mac_mulaDeQ_U103_n_0,
      PCIN(46) => gaussian_mac_mulaDeQ_U103_n_1,
      PCIN(45) => gaussian_mac_mulaDeQ_U103_n_2,
      PCIN(44) => gaussian_mac_mulaDeQ_U103_n_3,
      PCIN(43) => gaussian_mac_mulaDeQ_U103_n_4,
      PCIN(42) => gaussian_mac_mulaDeQ_U103_n_5,
      PCIN(41) => gaussian_mac_mulaDeQ_U103_n_6,
      PCIN(40) => gaussian_mac_mulaDeQ_U103_n_7,
      PCIN(39) => gaussian_mac_mulaDeQ_U103_n_8,
      PCIN(38) => gaussian_mac_mulaDeQ_U103_n_9,
      PCIN(37) => gaussian_mac_mulaDeQ_U103_n_10,
      PCIN(36) => gaussian_mac_mulaDeQ_U103_n_11,
      PCIN(35) => gaussian_mac_mulaDeQ_U103_n_12,
      PCIN(34) => gaussian_mac_mulaDeQ_U103_n_13,
      PCIN(33) => gaussian_mac_mulaDeQ_U103_n_14,
      PCIN(32) => gaussian_mac_mulaDeQ_U103_n_15,
      PCIN(31) => gaussian_mac_mulaDeQ_U103_n_16,
      PCIN(30) => gaussian_mac_mulaDeQ_U103_n_17,
      PCIN(29) => gaussian_mac_mulaDeQ_U103_n_18,
      PCIN(28) => gaussian_mac_mulaDeQ_U103_n_19,
      PCIN(27) => gaussian_mac_mulaDeQ_U103_n_20,
      PCIN(26) => gaussian_mac_mulaDeQ_U103_n_21,
      PCIN(25) => gaussian_mac_mulaDeQ_U103_n_22,
      PCIN(24) => gaussian_mac_mulaDeQ_U103_n_23,
      PCIN(23) => gaussian_mac_mulaDeQ_U103_n_24,
      PCIN(22) => gaussian_mac_mulaDeQ_U103_n_25,
      PCIN(21) => gaussian_mac_mulaDeQ_U103_n_26,
      PCIN(20) => gaussian_mac_mulaDeQ_U103_n_27,
      PCIN(19) => gaussian_mac_mulaDeQ_U103_n_28,
      PCIN(18) => gaussian_mac_mulaDeQ_U103_n_29,
      PCIN(17) => gaussian_mac_mulaDeQ_U103_n_30,
      PCIN(16) => gaussian_mac_mulaDeQ_U103_n_31,
      PCIN(15) => gaussian_mac_mulaDeQ_U103_n_32,
      PCIN(14) => gaussian_mac_mulaDeQ_U103_n_33,
      PCIN(13) => gaussian_mac_mulaDeQ_U103_n_34,
      PCIN(12) => gaussian_mac_mulaDeQ_U103_n_35,
      PCIN(11) => gaussian_mac_mulaDeQ_U103_n_36,
      PCIN(10) => gaussian_mac_mulaDeQ_U103_n_37,
      PCIN(9) => gaussian_mac_mulaDeQ_U103_n_38,
      PCIN(8) => gaussian_mac_mulaDeQ_U103_n_39,
      PCIN(7) => gaussian_mac_mulaDeQ_U103_n_40,
      PCIN(6) => gaussian_mac_mulaDeQ_U103_n_41,
      PCIN(5) => gaussian_mac_mulaDeQ_U103_n_42,
      PCIN(4) => gaussian_mac_mulaDeQ_U103_n_43,
      PCIN(3) => gaussian_mac_mulaDeQ_U103_n_44,
      PCIN(2) => gaussian_mac_mulaDeQ_U103_n_45,
      PCIN(1) => gaussian_mac_mulaDeQ_U103_n_46,
      PCIN(0) => gaussian_mac_mulaDeQ_U103_n_47,
      PCOUT(47 downto 0) => NLW_tmp82_reg_6062_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp82_reg_6062_reg_UNDERFLOW_UNCONNECTED
    );
\tmp85_reg_6067[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_8,
      I1 => gaussian_mac_mulaFfa_U106_n_7,
      O => \tmp85_reg_6067[11]_i_2_n_0\
    );
\tmp85_reg_6067[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_9,
      I1 => gaussian_mac_mulaFfa_U106_n_8,
      O => \tmp85_reg_6067[11]_i_3_n_0\
    );
\tmp85_reg_6067[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_10,
      I1 => gaussian_mac_mulaFfa_U106_n_9,
      O => \tmp85_reg_6067[11]_i_4_n_0\
    );
\tmp85_reg_6067[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_11,
      I1 => gaussian_mac_mulaFfa_U106_n_10,
      O => \tmp85_reg_6067[11]_i_5_n_0\
    );
\tmp85_reg_6067[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_4,
      I1 => gaussian_mac_mulaFfa_U106_n_3,
      O => \tmp85_reg_6067[15]_i_2_n_0\
    );
\tmp85_reg_6067[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_5,
      I1 => gaussian_mac_mulaFfa_U106_n_4,
      O => \tmp85_reg_6067[15]_i_3_n_0\
    );
\tmp85_reg_6067[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_6,
      I1 => gaussian_mac_mulaFfa_U106_n_5,
      O => \tmp85_reg_6067[15]_i_4_n_0\
    );
\tmp85_reg_6067[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_7,
      I1 => gaussian_mac_mulaFfa_U106_n_6,
      O => \tmp85_reg_6067[15]_i_5_n_0\
    );
\tmp85_reg_6067[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_1,
      I1 => gaussian_mac_mulaFfa_U106_n_0,
      O => \tmp85_reg_6067[19]_i_2_n_0\
    );
\tmp85_reg_6067[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_2,
      I1 => gaussian_mac_mulaFfa_U106_n_1,
      O => \tmp85_reg_6067[19]_i_3_n_0\
    );
\tmp85_reg_6067[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_3,
      I1 => gaussian_mac_mulaFfa_U106_n_2,
      O => \tmp85_reg_6067[19]_i_4_n_0\
    );
\tmp85_reg_6067[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_16,
      I1 => gaussian_mac_mulaFfa_U106_n_15,
      O => \tmp85_reg_6067[3]_i_2_n_0\
    );
\tmp85_reg_6067[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_17,
      I1 => gaussian_mac_mulaFfa_U106_n_16,
      O => \tmp85_reg_6067[3]_i_3_n_0\
    );
\tmp85_reg_6067[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_18,
      I1 => gaussian_mac_mulaFfa_U106_n_17,
      O => \tmp85_reg_6067[3]_i_4_n_0\
    );
\tmp85_reg_6067[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_19,
      I1 => gaussian_mac_mulaFfa_U106_n_18,
      O => \tmp85_reg_6067[3]_i_5_n_0\
    );
\tmp85_reg_6067[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_12,
      I1 => gaussian_mac_mulaFfa_U106_n_11,
      O => \tmp85_reg_6067[7]_i_2_n_0\
    );
\tmp85_reg_6067[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_13,
      I1 => gaussian_mac_mulaFfa_U106_n_12,
      O => \tmp85_reg_6067[7]_i_3_n_0\
    );
\tmp85_reg_6067[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_14,
      I1 => gaussian_mac_mulaFfa_U106_n_13,
      O => \tmp85_reg_6067[7]_i_4_n_0\
    );
\tmp85_reg_6067[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulaEe0_U104_n_15,
      I1 => gaussian_mac_mulaFfa_U106_n_14,
      O => \tmp85_reg_6067[7]_i_5_n_0\
    );
\tmp85_reg_6067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(0),
      Q => tmp85_reg_6067(0),
      R => '0'
    );
\tmp85_reg_6067_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(10),
      Q => tmp85_reg_6067(10),
      R => '0'
    );
\tmp85_reg_6067_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(11),
      Q => tmp85_reg_6067(11),
      R => '0'
    );
\tmp85_reg_6067_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp85_reg_6067_reg[7]_i_1_n_0\,
      CO(3) => \tmp85_reg_6067_reg[11]_i_1_n_0\,
      CO(2) => \tmp85_reg_6067_reg[11]_i_1_n_1\,
      CO(1) => \tmp85_reg_6067_reg[11]_i_1_n_2\,
      CO(0) => \tmp85_reg_6067_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U104_n_8,
      DI(2) => gaussian_mac_mulaEe0_U104_n_9,
      DI(1) => gaussian_mac_mulaEe0_U104_n_10,
      DI(0) => gaussian_mac_mulaEe0_U104_n_11,
      O(3 downto 0) => tmp85_fu_3862_p2(11 downto 8),
      S(3) => \tmp85_reg_6067[11]_i_2_n_0\,
      S(2) => \tmp85_reg_6067[11]_i_3_n_0\,
      S(1) => \tmp85_reg_6067[11]_i_4_n_0\,
      S(0) => \tmp85_reg_6067[11]_i_5_n_0\
    );
\tmp85_reg_6067_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(12),
      Q => tmp85_reg_6067(12),
      R => '0'
    );
\tmp85_reg_6067_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(13),
      Q => tmp85_reg_6067(13),
      R => '0'
    );
\tmp85_reg_6067_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(14),
      Q => tmp85_reg_6067(14),
      R => '0'
    );
\tmp85_reg_6067_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(15),
      Q => tmp85_reg_6067(15),
      R => '0'
    );
\tmp85_reg_6067_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp85_reg_6067_reg[11]_i_1_n_0\,
      CO(3) => \tmp85_reg_6067_reg[15]_i_1_n_0\,
      CO(2) => \tmp85_reg_6067_reg[15]_i_1_n_1\,
      CO(1) => \tmp85_reg_6067_reg[15]_i_1_n_2\,
      CO(0) => \tmp85_reg_6067_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U104_n_4,
      DI(2) => gaussian_mac_mulaEe0_U104_n_5,
      DI(1) => gaussian_mac_mulaEe0_U104_n_6,
      DI(0) => gaussian_mac_mulaEe0_U104_n_7,
      O(3 downto 0) => tmp85_fu_3862_p2(15 downto 12),
      S(3) => \tmp85_reg_6067[15]_i_2_n_0\,
      S(2) => \tmp85_reg_6067[15]_i_3_n_0\,
      S(1) => \tmp85_reg_6067[15]_i_4_n_0\,
      S(0) => \tmp85_reg_6067[15]_i_5_n_0\
    );
\tmp85_reg_6067_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(16),
      Q => tmp85_reg_6067(16),
      R => '0'
    );
\tmp85_reg_6067_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(17),
      Q => tmp85_reg_6067(17),
      R => '0'
    );
\tmp85_reg_6067_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(18),
      Q => tmp85_reg_6067(18),
      R => '0'
    );
\tmp85_reg_6067_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(19),
      Q => tmp85_reg_6067(19),
      R => '0'
    );
\tmp85_reg_6067_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp85_reg_6067_reg[15]_i_1_n_0\,
      CO(3) => \NLW_tmp85_reg_6067_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp85_reg_6067_reg[19]_i_1_n_1\,
      CO(1) => \tmp85_reg_6067_reg[19]_i_1_n_2\,
      CO(0) => \tmp85_reg_6067_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gaussian_mac_mulaEe0_U104_n_1,
      DI(1) => gaussian_mac_mulaEe0_U104_n_2,
      DI(0) => gaussian_mac_mulaEe0_U104_n_3,
      O(3 downto 0) => tmp85_fu_3862_p2(19 downto 16),
      S(3) => gaussian_mac_mulaEe0_U104_n_0,
      S(2) => \tmp85_reg_6067[19]_i_2_n_0\,
      S(1) => \tmp85_reg_6067[19]_i_3_n_0\,
      S(0) => \tmp85_reg_6067[19]_i_4_n_0\
    );
\tmp85_reg_6067_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(1),
      Q => tmp85_reg_6067(1),
      R => '0'
    );
\tmp85_reg_6067_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(2),
      Q => tmp85_reg_6067(2),
      R => '0'
    );
\tmp85_reg_6067_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(3),
      Q => tmp85_reg_6067(3),
      R => '0'
    );
\tmp85_reg_6067_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp85_reg_6067_reg[3]_i_1_n_0\,
      CO(2) => \tmp85_reg_6067_reg[3]_i_1_n_1\,
      CO(1) => \tmp85_reg_6067_reg[3]_i_1_n_2\,
      CO(0) => \tmp85_reg_6067_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U104_n_16,
      DI(2) => gaussian_mac_mulaEe0_U104_n_17,
      DI(1) => gaussian_mac_mulaEe0_U104_n_18,
      DI(0) => gaussian_mac_mulaEe0_U104_n_19,
      O(3 downto 0) => tmp85_fu_3862_p2(3 downto 0),
      S(3) => \tmp85_reg_6067[3]_i_2_n_0\,
      S(2) => \tmp85_reg_6067[3]_i_3_n_0\,
      S(1) => \tmp85_reg_6067[3]_i_4_n_0\,
      S(0) => \tmp85_reg_6067[3]_i_5_n_0\
    );
\tmp85_reg_6067_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(4),
      Q => tmp85_reg_6067(4),
      R => '0'
    );
\tmp85_reg_6067_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(5),
      Q => tmp85_reg_6067(5),
      R => '0'
    );
\tmp85_reg_6067_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(6),
      Q => tmp85_reg_6067(6),
      R => '0'
    );
\tmp85_reg_6067_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(7),
      Q => tmp85_reg_6067(7),
      R => '0'
    );
\tmp85_reg_6067_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp85_reg_6067_reg[3]_i_1_n_0\,
      CO(3) => \tmp85_reg_6067_reg[7]_i_1_n_0\,
      CO(2) => \tmp85_reg_6067_reg[7]_i_1_n_1\,
      CO(1) => \tmp85_reg_6067_reg[7]_i_1_n_2\,
      CO(0) => \tmp85_reg_6067_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulaEe0_U104_n_12,
      DI(2) => gaussian_mac_mulaEe0_U104_n_13,
      DI(1) => gaussian_mac_mulaEe0_U104_n_14,
      DI(0) => gaussian_mac_mulaEe0_U104_n_15,
      O(3 downto 0) => tmp85_fu_3862_p2(7 downto 4),
      S(3) => \tmp85_reg_6067[7]_i_2_n_0\,
      S(2) => \tmp85_reg_6067[7]_i_3_n_0\,
      S(1) => \tmp85_reg_6067[7]_i_4_n_0\,
      S(0) => \tmp85_reg_6067[7]_i_5_n_0\
    );
\tmp85_reg_6067_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(8),
      Q => tmp85_reg_6067(8),
      R => '0'
    );
\tmp85_reg_6067_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp85_fu_3862_p2(9),
      Q => tmp85_reg_6067(9),
      R => '0'
    );
tmp87_reg_6022_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_2_va_37_reg_5715(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp87_reg_6022_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp87_reg_6022_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => gaussian_mac_mulawdI_U88_n_0,
      C(46) => gaussian_mac_mulawdI_U88_n_0,
      C(45) => gaussian_mac_mulawdI_U88_n_0,
      C(44) => gaussian_mac_mulawdI_U88_n_0,
      C(43) => gaussian_mac_mulawdI_U88_n_0,
      C(42) => gaussian_mac_mulawdI_U88_n_0,
      C(41) => gaussian_mac_mulawdI_U88_n_0,
      C(40) => gaussian_mac_mulawdI_U88_n_0,
      C(39) => gaussian_mac_mulawdI_U88_n_0,
      C(38) => gaussian_mac_mulawdI_U88_n_0,
      C(37) => gaussian_mac_mulawdI_U88_n_0,
      C(36) => gaussian_mac_mulawdI_U88_n_0,
      C(35) => gaussian_mac_mulawdI_U88_n_0,
      C(34) => gaussian_mac_mulawdI_U88_n_0,
      C(33) => gaussian_mac_mulawdI_U88_n_0,
      C(32) => gaussian_mac_mulawdI_U88_n_0,
      C(31) => gaussian_mac_mulawdI_U88_n_0,
      C(30) => gaussian_mac_mulawdI_U88_n_0,
      C(29) => gaussian_mac_mulawdI_U88_n_0,
      C(28) => gaussian_mac_mulawdI_U88_n_0,
      C(27) => gaussian_mac_mulawdI_U88_n_0,
      C(26) => gaussian_mac_mulawdI_U88_n_0,
      C(25) => gaussian_mac_mulawdI_U88_n_0,
      C(24) => gaussian_mac_mulawdI_U88_n_0,
      C(23) => gaussian_mac_mulawdI_U88_n_0,
      C(22) => gaussian_mac_mulawdI_U88_n_0,
      C(21) => gaussian_mac_mulawdI_U88_n_0,
      C(20) => gaussian_mac_mulawdI_U88_n_0,
      C(19) => gaussian_mac_mulawdI_U88_n_0,
      C(18) => gaussian_mac_mulawdI_U88_n_0,
      C(17) => gaussian_mac_mulawdI_U88_n_0,
      C(16) => gaussian_mac_mulawdI_U88_n_1,
      C(15) => gaussian_mac_mulawdI_U88_n_2,
      C(14) => gaussian_mac_mulawdI_U88_n_3,
      C(13) => gaussian_mac_mulawdI_U88_n_4,
      C(12) => gaussian_mac_mulawdI_U88_n_5,
      C(11) => gaussian_mac_mulawdI_U88_n_6,
      C(10) => gaussian_mac_mulawdI_U88_n_7,
      C(9) => gaussian_mac_mulawdI_U88_n_8,
      C(8) => gaussian_mac_mulawdI_U88_n_9,
      C(7) => gaussian_mac_mulawdI_U88_n_10,
      C(6) => gaussian_mac_mulawdI_U88_n_11,
      C(5) => gaussian_mac_mulawdI_U88_n_12,
      C(4) => gaussian_mac_mulawdI_U88_n_13,
      C(3) => gaussian_mac_mulawdI_U88_n_14,
      C(2) => gaussian_mac_mulawdI_U88_n_15,
      C(1) => gaussian_mac_mulawdI_U88_n_16,
      C(0) => gaussian_mac_mulawdI_U88_n_17,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp87_reg_6022_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp87_reg_6022_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone9_in,
      CEA2 => ap_block_pp0_stage0_subdone9_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp87_reg_6022_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp87_reg_6022_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_tmp87_reg_6022_reg_P_UNCONNECTED(47 downto 18),
      P(17) => tmp87_reg_6022_reg_n_88,
      P(16) => tmp87_reg_6022_reg_n_89,
      P(15) => tmp87_reg_6022_reg_n_90,
      P(14) => tmp87_reg_6022_reg_n_91,
      P(13) => tmp87_reg_6022_reg_n_92,
      P(12) => tmp87_reg_6022_reg_n_93,
      P(11) => tmp87_reg_6022_reg_n_94,
      P(10) => tmp87_reg_6022_reg_n_95,
      P(9) => tmp87_reg_6022_reg_n_96,
      P(8) => tmp87_reg_6022_reg_n_97,
      P(7) => tmp87_reg_6022_reg_n_98,
      P(6) => tmp87_reg_6022_reg_n_99,
      P(5) => tmp87_reg_6022_reg_n_100,
      P(4) => tmp87_reg_6022_reg_n_101,
      P(3) => tmp87_reg_6022_reg_n_102,
      P(2) => tmp87_reg_6022_reg_n_103,
      P(1) => tmp87_reg_6022_reg_n_104,
      P(0) => tmp87_reg_6022_reg_n_105,
      PATTERNBDETECT => NLW_tmp87_reg_6022_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp87_reg_6022_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp87_reg_6022_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp87_reg_6022_reg_UNDERFLOW_UNCONNECTED
    );
tmp89_reg_6027_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_2_va_5_fu_446(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp89_reg_6027_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp89_reg_6027_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp89_reg_6027_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp89_reg_6027_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_2700,
      CEA2 => src_kernel_win_0_va_1_fu_2700,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => ap_block_pp0_stage0_subdone9_in,
      CEINMODE => '0',
      CEM => '0',
      CEP => tmp49_reg_59320,
      CLK => ap_clk,
      D(24 downto 8) => B"00000000000000000",
      D(7 downto 0) => src_kernel_win_2_va_36_reg_5709_pp0_iter3_reg(7 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp89_reg_6027_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp89_reg_6027_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_tmp89_reg_6027_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_tmp89_reg_6027_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp89_reg_6027_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp89_reg_6027_reg_n_106,
      PCOUT(46) => tmp89_reg_6027_reg_n_107,
      PCOUT(45) => tmp89_reg_6027_reg_n_108,
      PCOUT(44) => tmp89_reg_6027_reg_n_109,
      PCOUT(43) => tmp89_reg_6027_reg_n_110,
      PCOUT(42) => tmp89_reg_6027_reg_n_111,
      PCOUT(41) => tmp89_reg_6027_reg_n_112,
      PCOUT(40) => tmp89_reg_6027_reg_n_113,
      PCOUT(39) => tmp89_reg_6027_reg_n_114,
      PCOUT(38) => tmp89_reg_6027_reg_n_115,
      PCOUT(37) => tmp89_reg_6027_reg_n_116,
      PCOUT(36) => tmp89_reg_6027_reg_n_117,
      PCOUT(35) => tmp89_reg_6027_reg_n_118,
      PCOUT(34) => tmp89_reg_6027_reg_n_119,
      PCOUT(33) => tmp89_reg_6027_reg_n_120,
      PCOUT(32) => tmp89_reg_6027_reg_n_121,
      PCOUT(31) => tmp89_reg_6027_reg_n_122,
      PCOUT(30) => tmp89_reg_6027_reg_n_123,
      PCOUT(29) => tmp89_reg_6027_reg_n_124,
      PCOUT(28) => tmp89_reg_6027_reg_n_125,
      PCOUT(27) => tmp89_reg_6027_reg_n_126,
      PCOUT(26) => tmp89_reg_6027_reg_n_127,
      PCOUT(25) => tmp89_reg_6027_reg_n_128,
      PCOUT(24) => tmp89_reg_6027_reg_n_129,
      PCOUT(23) => tmp89_reg_6027_reg_n_130,
      PCOUT(22) => tmp89_reg_6027_reg_n_131,
      PCOUT(21) => tmp89_reg_6027_reg_n_132,
      PCOUT(20) => tmp89_reg_6027_reg_n_133,
      PCOUT(19) => tmp89_reg_6027_reg_n_134,
      PCOUT(18) => tmp89_reg_6027_reg_n_135,
      PCOUT(17) => tmp89_reg_6027_reg_n_136,
      PCOUT(16) => tmp89_reg_6027_reg_n_137,
      PCOUT(15) => tmp89_reg_6027_reg_n_138,
      PCOUT(14) => tmp89_reg_6027_reg_n_139,
      PCOUT(13) => tmp89_reg_6027_reg_n_140,
      PCOUT(12) => tmp89_reg_6027_reg_n_141,
      PCOUT(11) => tmp89_reg_6027_reg_n_142,
      PCOUT(10) => tmp89_reg_6027_reg_n_143,
      PCOUT(9) => tmp89_reg_6027_reg_n_144,
      PCOUT(8) => tmp89_reg_6027_reg_n_145,
      PCOUT(7) => tmp89_reg_6027_reg_n_146,
      PCOUT(6) => tmp89_reg_6027_reg_n_147,
      PCOUT(5) => tmp89_reg_6027_reg_n_148,
      PCOUT(4) => tmp89_reg_6027_reg_n_149,
      PCOUT(3) => tmp89_reg_6027_reg_n_150,
      PCOUT(2) => tmp89_reg_6027_reg_n_151,
      PCOUT(1) => tmp89_reg_6027_reg_n_152,
      PCOUT(0) => tmp89_reg_6027_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp89_reg_6027_reg_UNDERFLOW_UNCONNECTED
    );
\tmp92_reg_6072[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_7,
      I1 => gaussian_ama_addmGfk_U107_n_6,
      O => \tmp92_reg_6072[11]_i_2_n_0\
    );
\tmp92_reg_6072[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_8,
      I1 => gaussian_ama_addmGfk_U107_n_7,
      O => \tmp92_reg_6072[11]_i_3_n_0\
    );
\tmp92_reg_6072[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_9,
      I1 => gaussian_ama_addmGfk_U107_n_8,
      O => \tmp92_reg_6072[11]_i_4_n_0\
    );
\tmp92_reg_6072[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_10,
      I1 => gaussian_ama_addmGfk_U107_n_9,
      O => \tmp92_reg_6072[11]_i_5_n_0\
    );
\tmp92_reg_6072[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_3,
      I1 => gaussian_ama_addmGfk_U107_n_2,
      O => \tmp92_reg_6072[15]_i_2_n_0\
    );
\tmp92_reg_6072[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_4,
      I1 => gaussian_ama_addmGfk_U107_n_3,
      O => \tmp92_reg_6072[15]_i_3_n_0\
    );
\tmp92_reg_6072[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_5,
      I1 => gaussian_ama_addmGfk_U107_n_4,
      O => \tmp92_reg_6072[15]_i_4_n_0\
    );
\tmp92_reg_6072[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_6,
      I1 => gaussian_ama_addmGfk_U107_n_5,
      O => \tmp92_reg_6072[15]_i_5_n_0\
    );
\tmp92_reg_6072[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_1,
      I1 => gaussian_ama_addmGfk_U107_n_0,
      O => \tmp92_reg_6072[18]_i_2_n_0\
    );
\tmp92_reg_6072[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_2,
      I1 => gaussian_ama_addmGfk_U107_n_1,
      O => \tmp92_reg_6072[18]_i_3_n_0\
    );
\tmp92_reg_6072[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_15,
      I1 => gaussian_ama_addmGfk_U107_n_14,
      O => \tmp92_reg_6072[3]_i_2_n_0\
    );
\tmp92_reg_6072[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_16,
      I1 => gaussian_ama_addmGfk_U107_n_15,
      O => \tmp92_reg_6072[3]_i_3_n_0\
    );
\tmp92_reg_6072[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_17,
      I1 => gaussian_ama_addmGfk_U107_n_16,
      O => \tmp92_reg_6072[3]_i_4_n_0\
    );
\tmp92_reg_6072[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_18,
      I1 => gaussian_ama_addmGfk_U107_n_17,
      O => \tmp92_reg_6072[3]_i_5_n_0\
    );
\tmp92_reg_6072[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_11,
      I1 => gaussian_ama_addmGfk_U107_n_10,
      O => \tmp92_reg_6072[7]_i_2_n_0\
    );
\tmp92_reg_6072[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_12,
      I1 => gaussian_ama_addmGfk_U107_n_11,
      O => \tmp92_reg_6072[7]_i_3_n_0\
    );
\tmp92_reg_6072[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_13,
      I1 => gaussian_ama_addmGfk_U107_n_12,
      O => \tmp92_reg_6072[7]_i_4_n_0\
    );
\tmp92_reg_6072[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gaussian_mac_mulatde_U105_n_14,
      I1 => gaussian_ama_addmGfk_U107_n_13,
      O => \tmp92_reg_6072[7]_i_5_n_0\
    );
\tmp92_reg_6072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(0),
      Q => tmp92_reg_6072(0),
      R => '0'
    );
\tmp92_reg_6072_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(10),
      Q => tmp92_reg_6072(10),
      R => '0'
    );
\tmp92_reg_6072_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(11),
      Q => tmp92_reg_6072(11),
      R => '0'
    );
\tmp92_reg_6072_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp92_reg_6072_reg[7]_i_1_n_0\,
      CO(3) => \tmp92_reg_6072_reg[11]_i_1_n_0\,
      CO(2) => \tmp92_reg_6072_reg[11]_i_1_n_1\,
      CO(1) => \tmp92_reg_6072_reg[11]_i_1_n_2\,
      CO(0) => \tmp92_reg_6072_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U105_n_7,
      DI(2) => gaussian_mac_mulatde_U105_n_8,
      DI(1) => gaussian_mac_mulatde_U105_n_9,
      DI(0) => gaussian_mac_mulatde_U105_n_10,
      O(3 downto 0) => tmp92_fu_3873_p2(11 downto 8),
      S(3) => \tmp92_reg_6072[11]_i_2_n_0\,
      S(2) => \tmp92_reg_6072[11]_i_3_n_0\,
      S(1) => \tmp92_reg_6072[11]_i_4_n_0\,
      S(0) => \tmp92_reg_6072[11]_i_5_n_0\
    );
\tmp92_reg_6072_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(12),
      Q => tmp92_reg_6072(12),
      R => '0'
    );
\tmp92_reg_6072_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(13),
      Q => tmp92_reg_6072(13),
      R => '0'
    );
\tmp92_reg_6072_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(14),
      Q => tmp92_reg_6072(14),
      R => '0'
    );
\tmp92_reg_6072_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(15),
      Q => tmp92_reg_6072(15),
      R => '0'
    );
\tmp92_reg_6072_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp92_reg_6072_reg[11]_i_1_n_0\,
      CO(3) => \tmp92_reg_6072_reg[15]_i_1_n_0\,
      CO(2) => \tmp92_reg_6072_reg[15]_i_1_n_1\,
      CO(1) => \tmp92_reg_6072_reg[15]_i_1_n_2\,
      CO(0) => \tmp92_reg_6072_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U105_n_3,
      DI(2) => gaussian_mac_mulatde_U105_n_4,
      DI(1) => gaussian_mac_mulatde_U105_n_5,
      DI(0) => gaussian_mac_mulatde_U105_n_6,
      O(3 downto 0) => tmp92_fu_3873_p2(15 downto 12),
      S(3) => \tmp92_reg_6072[15]_i_2_n_0\,
      S(2) => \tmp92_reg_6072[15]_i_3_n_0\,
      S(1) => \tmp92_reg_6072[15]_i_4_n_0\,
      S(0) => \tmp92_reg_6072[15]_i_5_n_0\
    );
\tmp92_reg_6072_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(16),
      Q => tmp92_reg_6072(16),
      R => '0'
    );
\tmp92_reg_6072_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(17),
      Q => tmp92_reg_6072(17),
      R => '0'
    );
\tmp92_reg_6072_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(18),
      Q => tmp92_reg_6072(18),
      R => '0'
    );
\tmp92_reg_6072_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp92_reg_6072_reg[15]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp92_reg_6072_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp92_reg_6072_reg[18]_i_1_n_2\,
      CO(0) => \tmp92_reg_6072_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => gaussian_mac_mulatde_U105_n_1,
      DI(0) => gaussian_mac_mulatde_U105_n_2,
      O(3) => \NLW_tmp92_reg_6072_reg[18]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp92_fu_3873_p2(18 downto 16),
      S(3) => '0',
      S(2) => gaussian_mac_mulatde_U105_n_0,
      S(1) => \tmp92_reg_6072[18]_i_2_n_0\,
      S(0) => \tmp92_reg_6072[18]_i_3_n_0\
    );
\tmp92_reg_6072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(1),
      Q => tmp92_reg_6072(1),
      R => '0'
    );
\tmp92_reg_6072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(2),
      Q => tmp92_reg_6072(2),
      R => '0'
    );
\tmp92_reg_6072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(3),
      Q => tmp92_reg_6072(3),
      R => '0'
    );
\tmp92_reg_6072_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp92_reg_6072_reg[3]_i_1_n_0\,
      CO(2) => \tmp92_reg_6072_reg[3]_i_1_n_1\,
      CO(1) => \tmp92_reg_6072_reg[3]_i_1_n_2\,
      CO(0) => \tmp92_reg_6072_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U105_n_15,
      DI(2) => gaussian_mac_mulatde_U105_n_16,
      DI(1) => gaussian_mac_mulatde_U105_n_17,
      DI(0) => gaussian_mac_mulatde_U105_n_18,
      O(3 downto 0) => tmp92_fu_3873_p2(3 downto 0),
      S(3) => \tmp92_reg_6072[3]_i_2_n_0\,
      S(2) => \tmp92_reg_6072[3]_i_3_n_0\,
      S(1) => \tmp92_reg_6072[3]_i_4_n_0\,
      S(0) => \tmp92_reg_6072[3]_i_5_n_0\
    );
\tmp92_reg_6072_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(4),
      Q => tmp92_reg_6072(4),
      R => '0'
    );
\tmp92_reg_6072_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(5),
      Q => tmp92_reg_6072(5),
      R => '0'
    );
\tmp92_reg_6072_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(6),
      Q => tmp92_reg_6072(6),
      R => '0'
    );
\tmp92_reg_6072_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(7),
      Q => tmp92_reg_6072(7),
      R => '0'
    );
\tmp92_reg_6072_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp92_reg_6072_reg[3]_i_1_n_0\,
      CO(3) => \tmp92_reg_6072_reg[7]_i_1_n_0\,
      CO(2) => \tmp92_reg_6072_reg[7]_i_1_n_1\,
      CO(1) => \tmp92_reg_6072_reg[7]_i_1_n_2\,
      CO(0) => \tmp92_reg_6072_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => gaussian_mac_mulatde_U105_n_11,
      DI(2) => gaussian_mac_mulatde_U105_n_12,
      DI(1) => gaussian_mac_mulatde_U105_n_13,
      DI(0) => gaussian_mac_mulatde_U105_n_14,
      O(3 downto 0) => tmp92_fu_3873_p2(7 downto 4),
      S(3) => \tmp92_reg_6072[7]_i_2_n_0\,
      S(2) => \tmp92_reg_6072[7]_i_3_n_0\,
      S(1) => \tmp92_reg_6072[7]_i_4_n_0\,
      S(0) => \tmp92_reg_6072[7]_i_5_n_0\
    );
\tmp92_reg_6072_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(8),
      Q => tmp92_reg_6072(8),
      R => '0'
    );
\tmp92_reg_6072_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => tmp92_fu_3873_p2(9),
      Q => tmp92_reg_6072(9),
      R => '0'
    );
\tmp_10_reg_5363[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFD"
    )
        port map (
      I0 => \tmp_10_reg_5363[0]_i_2_n_0\,
      I1 => \t_V_reg_1015_reg_n_0_[2]\,
      I2 => \t_V_reg_1015_reg_n_0_[3]\,
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      I4 => \t_V_reg_1015_reg_n_0_[0]\,
      O => tmp_10_fu_1107_p2
    );
\tmp_10_reg_5363[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tmp_10_reg_5363[0]_i_3_n_0\,
      I1 => \tmp_10_reg_5363[0]_i_4_n_0\,
      I2 => \tmp_10_reg_5363[0]_i_5_n_0\,
      O => \tmp_10_reg_5363[0]_i_2_n_0\
    );
\tmp_10_reg_5363[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      I1 => \t_V_reg_1015_reg_n_0_[11]\,
      I2 => \t_V_reg_1015_reg_n_0_[9]\,
      I3 => \t_V_reg_1015_reg_n_0_[12]\,
      I4 => \tmp_10_reg_5363[0]_i_6_n_0\,
      I5 => \tmp_10_reg_5363[0]_i_7_n_0\,
      O => \tmp_10_reg_5363[0]_i_3_n_0\
    );
\tmp_10_reg_5363[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      I1 => \t_V_reg_1015_reg_n_0_[14]\,
      I2 => \t_V_reg_1015_reg_n_0_[21]\,
      I3 => \t_V_reg_1015_reg_n_0_[22]\,
      I4 => \tmp_10_reg_5363[0]_i_8_n_0\,
      O => \tmp_10_reg_5363[0]_i_4_n_0\
    );
\tmp_10_reg_5363[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      I1 => \t_V_reg_1015_reg_n_0_[24]\,
      I2 => \t_V_reg_1015_reg_n_0_[23]\,
      I3 => \t_V_reg_1015_reg_n_0_[28]\,
      I4 => \tmp_10_reg_5363[0]_i_9_n_0\,
      O => \tmp_10_reg_5363[0]_i_5_n_0\
    );
\tmp_10_reg_5363[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      I1 => \t_V_reg_1015_reg_n_0_[7]\,
      I2 => \t_V_reg_1015_reg_n_0_[6]\,
      I3 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \tmp_10_reg_5363[0]_i_6_n_0\
    );
\tmp_10_reg_5363[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      I1 => \t_V_reg_1015_reg_n_0_[10]\,
      I2 => \t_V_reg_1015_reg_n_0_[26]\,
      I3 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \tmp_10_reg_5363[0]_i_7_n_0\
    );
\tmp_10_reg_5363[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      I1 => \t_V_reg_1015_reg_n_0_[16]\,
      I2 => \t_V_reg_1015_reg_n_0_[29]\,
      I3 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \tmp_10_reg_5363[0]_i_8_n_0\
    );
\tmp_10_reg_5363[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      I1 => \t_V_reg_1015_reg_n_0_[27]\,
      I2 => \t_V_reg_1015_reg_n_0_[31]\,
      I3 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \tmp_10_reg_5363[0]_i_9_n_0\
    );
\tmp_10_reg_5363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => tmp_10_fu_1107_p2,
      Q => \tmp_10_reg_5363_reg_n_0_[0]\,
      R => '0'
    );
\tmp_11_reg_5368[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2A2A2A2A2A2A2"
    )
        port map (
      I0 => \tmp_11_reg_5368_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond390_i_fu_1091_p2,
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      I4 => \tmp_11_reg_5368[0]_i_2_n_0\,
      I5 => \tmp_10_reg_5363[0]_i_2_n_0\,
      O => \tmp_11_reg_5368[0]_i_1_n_0\
    );
\tmp_11_reg_5368[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      I1 => \t_V_reg_1015_reg_n_0_[2]\,
      I2 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \tmp_11_reg_5368[0]_i_2_n_0\
    );
\tmp_11_reg_5368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_11_reg_5368[0]_i_1_n_0\,
      Q => \tmp_11_reg_5368_reg_n_0_[0]\,
      R => '0'
    );
\tmp_12_reg_5380[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(24),
      I2 => \tmp_1_reg_5317_reg[31]_0\(25),
      I3 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \tmp_12_reg_5380[0]_i_10_n_0\
    );
\tmp_12_reg_5380[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(22),
      I2 => \tmp_1_reg_5317_reg[31]_0\(23),
      I3 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \tmp_12_reg_5380[0]_i_12_n_0\
    );
\tmp_12_reg_5380[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(20),
      I2 => \tmp_1_reg_5317_reg[31]_0\(21),
      I3 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \tmp_12_reg_5380[0]_i_13_n_0\
    );
\tmp_12_reg_5380[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(18),
      I2 => \tmp_1_reg_5317_reg[31]_0\(19),
      I3 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \tmp_12_reg_5380[0]_i_14_n_0\
    );
\tmp_12_reg_5380[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(16),
      I2 => \tmp_1_reg_5317_reg[31]_0\(17),
      I3 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \tmp_12_reg_5380[0]_i_15_n_0\
    );
\tmp_12_reg_5380[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(22),
      I2 => \tmp_1_reg_5317_reg[31]_0\(23),
      I3 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \tmp_12_reg_5380[0]_i_16_n_0\
    );
\tmp_12_reg_5380[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(20),
      I2 => \tmp_1_reg_5317_reg[31]_0\(21),
      I3 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \tmp_12_reg_5380[0]_i_17_n_0\
    );
\tmp_12_reg_5380[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(18),
      I2 => \tmp_1_reg_5317_reg[31]_0\(19),
      I3 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \tmp_12_reg_5380[0]_i_18_n_0\
    );
\tmp_12_reg_5380[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(16),
      I2 => \tmp_1_reg_5317_reg[31]_0\(17),
      I3 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \tmp_12_reg_5380[0]_i_19_n_0\
    );
\tmp_12_reg_5380[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(14),
      I2 => \tmp_1_reg_5317_reg[31]_0\(15),
      I3 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \tmp_12_reg_5380[0]_i_21_n_0\
    );
\tmp_12_reg_5380[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(12),
      I2 => \tmp_1_reg_5317_reg[31]_0\(13),
      I3 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \tmp_12_reg_5380[0]_i_22_n_0\
    );
\tmp_12_reg_5380[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(10),
      I2 => \tmp_1_reg_5317_reg[31]_0\(11),
      I3 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \tmp_12_reg_5380[0]_i_23_n_0\
    );
\tmp_12_reg_5380[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(8),
      I2 => \tmp_1_reg_5317_reg[31]_0\(9),
      I3 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \tmp_12_reg_5380[0]_i_24_n_0\
    );
\tmp_12_reg_5380[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(14),
      I2 => \tmp_1_reg_5317_reg[31]_0\(15),
      I3 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \tmp_12_reg_5380[0]_i_25_n_0\
    );
\tmp_12_reg_5380[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(12),
      I2 => \tmp_1_reg_5317_reg[31]_0\(13),
      I3 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \tmp_12_reg_5380[0]_i_26_n_0\
    );
\tmp_12_reg_5380[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(10),
      I2 => \tmp_1_reg_5317_reg[31]_0\(11),
      I3 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \tmp_12_reg_5380[0]_i_27_n_0\
    );
\tmp_12_reg_5380[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(8),
      I2 => \tmp_1_reg_5317_reg[31]_0\(9),
      I3 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \tmp_12_reg_5380[0]_i_28_n_0\
    );
\tmp_12_reg_5380[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(6),
      I2 => \tmp_1_reg_5317_reg[31]_0\(7),
      I3 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \tmp_12_reg_5380[0]_i_29_n_0\
    );
\tmp_12_reg_5380[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(30),
      I2 => \tmp_1_reg_5317_reg[31]_0\(31),
      I3 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \tmp_12_reg_5380[0]_i_3_n_0\
    );
\tmp_12_reg_5380[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(4),
      I2 => \tmp_1_reg_5317_reg[31]_0\(5),
      I3 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \tmp_12_reg_5380[0]_i_30_n_0\
    );
\tmp_12_reg_5380[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(2),
      I2 => \tmp_1_reg_5317_reg[31]_0\(3),
      I3 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \tmp_12_reg_5380[0]_i_31_n_0\
    );
\tmp_12_reg_5380[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(0),
      I2 => \tmp_1_reg_5317_reg[31]_0\(1),
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \tmp_12_reg_5380[0]_i_32_n_0\
    );
\tmp_12_reg_5380[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(6),
      I2 => \tmp_1_reg_5317_reg[31]_0\(7),
      I3 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \tmp_12_reg_5380[0]_i_33_n_0\
    );
\tmp_12_reg_5380[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(4),
      I2 => \tmp_1_reg_5317_reg[31]_0\(5),
      I3 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \tmp_12_reg_5380[0]_i_34_n_0\
    );
\tmp_12_reg_5380[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(2),
      I2 => \tmp_1_reg_5317_reg[31]_0\(3),
      I3 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \tmp_12_reg_5380[0]_i_35_n_0\
    );
\tmp_12_reg_5380[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(0),
      I2 => \tmp_1_reg_5317_reg[31]_0\(1),
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \tmp_12_reg_5380[0]_i_36_n_0\
    );
\tmp_12_reg_5380[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(28),
      I2 => \tmp_1_reg_5317_reg[31]_0\(29),
      I3 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \tmp_12_reg_5380[0]_i_4_n_0\
    );
\tmp_12_reg_5380[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(26),
      I2 => \tmp_1_reg_5317_reg[31]_0\(27),
      I3 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \tmp_12_reg_5380[0]_i_5_n_0\
    );
\tmp_12_reg_5380[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(24),
      I2 => \tmp_1_reg_5317_reg[31]_0\(25),
      I3 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \tmp_12_reg_5380[0]_i_6_n_0\
    );
\tmp_12_reg_5380[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(30),
      I2 => \tmp_1_reg_5317_reg[31]_0\(31),
      I3 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \tmp_12_reg_5380[0]_i_7_n_0\
    );
\tmp_12_reg_5380[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(28),
      I2 => \tmp_1_reg_5317_reg[31]_0\(29),
      I3 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \tmp_12_reg_5380[0]_i_8_n_0\
    );
\tmp_12_reg_5380[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(26),
      I2 => \tmp_1_reg_5317_reg[31]_0\(27),
      I3 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \tmp_12_reg_5380[0]_i_9_n_0\
    );
\tmp_12_reg_5380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => tmp_12_fu_1131_p2,
      Q => tmp_12_reg_5380,
      R => '0'
    );
\tmp_12_reg_5380_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_5380_reg[0]_i_2_n_0\,
      CO(3) => tmp_12_fu_1131_p2,
      CO(2) => \tmp_12_reg_5380_reg[0]_i_1_n_1\,
      CO(1) => \tmp_12_reg_5380_reg[0]_i_1_n_2\,
      CO(0) => \tmp_12_reg_5380_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_5380[0]_i_3_n_0\,
      DI(2) => \tmp_12_reg_5380[0]_i_4_n_0\,
      DI(1) => \tmp_12_reg_5380[0]_i_5_n_0\,
      DI(0) => \tmp_12_reg_5380[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_5380_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_5380[0]_i_7_n_0\,
      S(2) => \tmp_12_reg_5380[0]_i_8_n_0\,
      S(1) => \tmp_12_reg_5380[0]_i_9_n_0\,
      S(0) => \tmp_12_reg_5380[0]_i_10_n_0\
    );
\tmp_12_reg_5380_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_5380_reg[0]_i_20_n_0\,
      CO(3) => \tmp_12_reg_5380_reg[0]_i_11_n_0\,
      CO(2) => \tmp_12_reg_5380_reg[0]_i_11_n_1\,
      CO(1) => \tmp_12_reg_5380_reg[0]_i_11_n_2\,
      CO(0) => \tmp_12_reg_5380_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_5380[0]_i_21_n_0\,
      DI(2) => \tmp_12_reg_5380[0]_i_22_n_0\,
      DI(1) => \tmp_12_reg_5380[0]_i_23_n_0\,
      DI(0) => \tmp_12_reg_5380[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_5380_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_5380[0]_i_25_n_0\,
      S(2) => \tmp_12_reg_5380[0]_i_26_n_0\,
      S(1) => \tmp_12_reg_5380[0]_i_27_n_0\,
      S(0) => \tmp_12_reg_5380[0]_i_28_n_0\
    );
\tmp_12_reg_5380_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_5380_reg[0]_i_11_n_0\,
      CO(3) => \tmp_12_reg_5380_reg[0]_i_2_n_0\,
      CO(2) => \tmp_12_reg_5380_reg[0]_i_2_n_1\,
      CO(1) => \tmp_12_reg_5380_reg[0]_i_2_n_2\,
      CO(0) => \tmp_12_reg_5380_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_5380[0]_i_12_n_0\,
      DI(2) => \tmp_12_reg_5380[0]_i_13_n_0\,
      DI(1) => \tmp_12_reg_5380[0]_i_14_n_0\,
      DI(0) => \tmp_12_reg_5380[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_5380_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_5380[0]_i_16_n_0\,
      S(2) => \tmp_12_reg_5380[0]_i_17_n_0\,
      S(1) => \tmp_12_reg_5380[0]_i_18_n_0\,
      S(0) => \tmp_12_reg_5380[0]_i_19_n_0\
    );
\tmp_12_reg_5380_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_5380_reg[0]_i_20_n_0\,
      CO(2) => \tmp_12_reg_5380_reg[0]_i_20_n_1\,
      CO(1) => \tmp_12_reg_5380_reg[0]_i_20_n_2\,
      CO(0) => \tmp_12_reg_5380_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_5380[0]_i_29_n_0\,
      DI(2) => \tmp_12_reg_5380[0]_i_30_n_0\,
      DI(1) => \tmp_12_reg_5380[0]_i_31_n_0\,
      DI(0) => \tmp_12_reg_5380[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_5380_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_5380[0]_i_33_n_0\,
      S(2) => \tmp_12_reg_5380[0]_i_34_n_0\,
      S(1) => \tmp_12_reg_5380[0]_i_35_n_0\,
      S(0) => \tmp_12_reg_5380[0]_i_36_n_0\
    );
\tmp_1_reg_5317[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => tmp_1_fu_1054_p2(0)
    );
\tmp_1_reg_5317[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \tmp_1_reg_5317[4]_i_2_n_0\
    );
\tmp_1_reg_5317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(0),
      Q => tmp_1_reg_5317(0),
      R => '0'
    );
\tmp_1_reg_5317_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(10),
      Q => tmp_1_reg_5317(10),
      R => '0'
    );
\tmp_1_reg_5317_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(11),
      Q => tmp_1_reg_5317(11),
      R => '0'
    );
\tmp_1_reg_5317_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(12),
      Q => tmp_1_reg_5317(12),
      R => '0'
    );
\tmp_1_reg_5317_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[8]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[12]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[12]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[12]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(12 downto 9),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(12 downto 9)
    );
\tmp_1_reg_5317_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(13),
      Q => tmp_1_reg_5317(13),
      R => '0'
    );
\tmp_1_reg_5317_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(14),
      Q => tmp_1_reg_5317(14),
      R => '0'
    );
\tmp_1_reg_5317_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(15),
      Q => tmp_1_reg_5317(15),
      R => '0'
    );
\tmp_1_reg_5317_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(16),
      Q => tmp_1_reg_5317(16),
      R => '0'
    );
\tmp_1_reg_5317_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[12]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[16]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[16]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[16]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(16 downto 13),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(16 downto 13)
    );
\tmp_1_reg_5317_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(17),
      Q => tmp_1_reg_5317(17),
      R => '0'
    );
\tmp_1_reg_5317_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(18),
      Q => tmp_1_reg_5317(18),
      R => '0'
    );
\tmp_1_reg_5317_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(19),
      Q => tmp_1_reg_5317(19),
      R => '0'
    );
\tmp_1_reg_5317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(1),
      Q => tmp_1_reg_5317(1),
      R => '0'
    );
\tmp_1_reg_5317_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(20),
      Q => tmp_1_reg_5317(20),
      R => '0'
    );
\tmp_1_reg_5317_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[16]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[20]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[20]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[20]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(20 downto 17),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(20 downto 17)
    );
\tmp_1_reg_5317_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(21),
      Q => tmp_1_reg_5317(21),
      R => '0'
    );
\tmp_1_reg_5317_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(22),
      Q => tmp_1_reg_5317(22),
      R => '0'
    );
\tmp_1_reg_5317_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(23),
      Q => tmp_1_reg_5317(23),
      R => '0'
    );
\tmp_1_reg_5317_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(24),
      Q => tmp_1_reg_5317(24),
      R => '0'
    );
\tmp_1_reg_5317_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[20]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[24]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[24]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[24]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(24 downto 21),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(24 downto 21)
    );
\tmp_1_reg_5317_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(25),
      Q => tmp_1_reg_5317(25),
      R => '0'
    );
\tmp_1_reg_5317_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(26),
      Q => tmp_1_reg_5317(26),
      R => '0'
    );
\tmp_1_reg_5317_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(27),
      Q => tmp_1_reg_5317(27),
      R => '0'
    );
\tmp_1_reg_5317_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(28),
      Q => tmp_1_reg_5317(28),
      R => '0'
    );
\tmp_1_reg_5317_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[24]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[28]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[28]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[28]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(28 downto 25),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(28 downto 25)
    );
\tmp_1_reg_5317_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(29),
      Q => tmp_1_reg_5317(29),
      R => '0'
    );
\tmp_1_reg_5317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(2),
      Q => tmp_1_reg_5317(2),
      R => '0'
    );
\tmp_1_reg_5317_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(30),
      Q => tmp_1_reg_5317(30),
      R => '0'
    );
\tmp_1_reg_5317_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(31),
      Q => tmp_1_reg_5317(31),
      R => '0'
    );
\tmp_1_reg_5317_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_1_reg_5317_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_1_reg_5317_reg[31]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_1_reg_5317_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_1_fu_1054_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \tmp_1_reg_5317_reg[31]_0\(31 downto 29)
    );
\tmp_1_reg_5317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(3),
      Q => tmp_1_reg_5317(3),
      R => '0'
    );
\tmp_1_reg_5317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(4),
      Q => tmp_1_reg_5317(4),
      R => '0'
    );
\tmp_1_reg_5317_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_1_reg_5317_reg[4]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[4]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[4]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[4]_i_1_n_3\,
      CYINIT => \tmp_1_reg_5317_reg[31]_0\(0),
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_1_reg_5317_reg[31]_0\(1),
      O(3 downto 0) => tmp_1_fu_1054_p2(4 downto 1),
      S(3 downto 1) => \tmp_1_reg_5317_reg[31]_0\(4 downto 2),
      S(0) => \tmp_1_reg_5317[4]_i_2_n_0\
    );
\tmp_1_reg_5317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(5),
      Q => tmp_1_reg_5317(5),
      R => '0'
    );
\tmp_1_reg_5317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(6),
      Q => tmp_1_reg_5317(6),
      R => '0'
    );
\tmp_1_reg_5317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(7),
      Q => tmp_1_reg_5317(7),
      R => '0'
    );
\tmp_1_reg_5317_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(8),
      Q => tmp_1_reg_5317(8),
      R => '0'
    );
\tmp_1_reg_5317_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_5317_reg[4]_i_1_n_0\,
      CO(3) => \tmp_1_reg_5317_reg[8]_i_1_n_0\,
      CO(2) => \tmp_1_reg_5317_reg[8]_i_1_n_1\,
      CO(1) => \tmp_1_reg_5317_reg[8]_i_1_n_2\,
      CO(0) => \tmp_1_reg_5317_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_1_fu_1054_p2(8 downto 5),
      S(3 downto 0) => \tmp_1_reg_5317_reg[31]_0\(8 downto 5)
    );
\tmp_1_reg_5317_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_1_fu_1054_p2(9),
      Q => tmp_1_reg_5317(9),
      R => '0'
    );
\tmp_294_2_reg_5345[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => Q(7),
      I3 => \tmp_294_2_reg_5345[10]_i_2_n_0\,
      I4 => Q(6),
      O => \p_0_in__0\(9)
    );
\tmp_294_2_reg_5345[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \tmp_294_2_reg_5345[10]_i_2_n_0\
    );
\tmp_294_2_reg_5345[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \tmp_294_2_reg_5345[4]_i_1_n_0\
    );
\tmp_294_2_reg_5345[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \tmp_294_2_reg_5345[5]_i_1_n_0\
    );
\tmp_294_2_reg_5345[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(5),
      O => \p_0_in__0\(5)
    );
\tmp_294_2_reg_5345[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \tmp_294_2_reg_5345[10]_i_2_n_0\,
      O => \tmp_294_2_reg_5345[7]_i_1_n_0\
    );
\tmp_294_2_reg_5345[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(7),
      I1 => \tmp_294_2_reg_5345[10]_i_2_n_0\,
      I2 => Q(6),
      O => \tmp_294_2_reg_5345[8]_i_1_n_0\
    );
\tmp_294_2_reg_5345[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => \tmp_294_2_reg_5345[10]_i_2_n_0\,
      I3 => Q(7),
      O => \p_0_in__0\(8)
    );
\tmp_294_2_reg_5345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_0_in__0\(9),
      Q => \tmp_294_2_reg_5345_reg__0\(9),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_294_2_reg_5345[4]_i_1_n_0\,
      Q => \tmp_294_2_reg_5345_reg__0\(3),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_294_2_reg_5345[5]_i_1_n_0\,
      Q => \tmp_294_2_reg_5345_reg__0\(4),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_0_in__0\(5),
      Q => \tmp_294_2_reg_5345_reg__0\(5),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_294_2_reg_5345[7]_i_1_n_0\,
      Q => \tmp_294_2_reg_5345_reg__0\(6),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_294_2_reg_5345[8]_i_1_n_0\,
      Q => \tmp_294_2_reg_5345_reg__0\(7),
      R => '0'
    );
\tmp_294_2_reg_5345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_0_in__0\(8),
      Q => \tmp_294_2_reg_5345_reg__0\(8),
      R => '0'
    );
\tmp_298_0_0_not_reg_5424[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_9_reg_5358,
      O => tmp_298_0_0_not_fu_1531_p2
    );
\tmp_298_0_0_not_reg_5424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => tmp_298_0_0_not_fu_1531_p2,
      Q => tmp_298_0_0_not_reg_5424,
      R => '0'
    );
\tmp_342_0_1_reg_5372[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAC000AAAA"
    )
        port map (
      I0 => \tmp_342_0_1_reg_5372_reg_n_0_[0]\,
      I1 => \tmp_342_0_1_reg_5372[0]_i_2_n_0\,
      I2 => \tmp_10_reg_5363[0]_i_2_n_0\,
      I3 => \t_V_reg_1015_reg_n_0_[0]\,
      I4 => ap_NS_fsm(3),
      I5 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \tmp_342_0_1_reg_5372[0]_i_1_n_0\
    );
\tmp_342_0_1_reg_5372[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      I1 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \tmp_342_0_1_reg_5372[0]_i_2_n_0\
    );
\tmp_342_0_1_reg_5372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_342_0_1_reg_5372[0]_i_1_n_0\,
      Q => \tmp_342_0_1_reg_5372_reg_n_0_[0]\,
      R => '0'
    );
\tmp_342_0_2_reg_5376[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AEA2A2A2A2A2A2"
    )
        port map (
      I0 => \tmp_342_0_2_reg_5376_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => exitcond390_i_fu_1091_p2,
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      I4 => \tmp_11_reg_5368[0]_i_2_n_0\,
      I5 => \tmp_10_reg_5363[0]_i_2_n_0\,
      O => \tmp_342_0_2_reg_5376[0]_i_1_n_0\
    );
\tmp_342_0_2_reg_5376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_342_0_2_reg_5376[0]_i_1_n_0\,
      Q => \tmp_342_0_2_reg_5376_reg_n_0_[0]\,
      R => '0'
    );
\tmp_5_reg_5331[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => tmp_5_fu_1064_p2(0)
    );
\tmp_5_reg_5331[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \tmp_5_reg_5331[1]_i_1_n_0\
    );
\tmp_5_reg_5331[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \tmp_5_reg_5331[2]_i_1_n_0\
    );
\tmp_5_reg_5331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_5_fu_1064_p2(0),
      Q => tmp_5_reg_5331(0),
      R => '0'
    );
\tmp_5_reg_5331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_5_reg_5331[1]_i_1_n_0\,
      Q => tmp_5_reg_5331(1),
      R => '0'
    );
\tmp_5_reg_5331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \tmp_5_reg_5331[2]_i_1_n_0\,
      Q => tmp_5_reg_5331(2),
      R => '0'
    );
\tmp_60_reg_5429[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_reg_5399(0),
      O => row_assign_8_fu_1536_p24_out(0)
    );
\tmp_60_reg_5429[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_reg_5399(0),
      I2 => y_1_reg_5399(1),
      I3 => p_neg394_i_reg_5322(1),
      O => row_assign_8_fu_1536_p24_out(1)
    );
\tmp_60_reg_5429[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => y_1_reg_5399(1),
      I1 => y_1_reg_5399(0),
      I2 => tmp_1_reg_5317(0),
      I3 => p_neg394_i_reg_5322(1),
      I4 => p_neg394_i_reg_5322(2),
      I5 => y_1_reg_5399(2),
      O => row_assign_8_fu_1536_p24_out(2)
    );
\tmp_60_reg_5429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_fu_1536_p24_out(0),
      Q => tmp_60_reg_5429(0),
      R => '0'
    );
\tmp_60_reg_5429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_fu_1536_p24_out(1),
      Q => tmp_60_reg_5429(1),
      R => '0'
    );
\tmp_60_reg_5429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_fu_1536_p24_out(2),
      Q => tmp_60_reg_5429(2),
      R => '0'
    );
\tmp_61_reg_5436[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_1_reg_5404(0),
      O => row_assign_8_0_1_fu_1544_p23_out(0)
    );
\tmp_61_reg_5436[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_1_reg_5404(0),
      I2 => y_1_0_1_reg_5404(1),
      I3 => p_neg394_i_reg_5322(1),
      O => row_assign_8_0_1_fu_1544_p23_out(1)
    );
\tmp_61_reg_5436[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => y_1_0_1_reg_5404(1),
      I1 => y_1_0_1_reg_5404(0),
      I2 => tmp_1_reg_5317(0),
      I3 => p_neg394_i_reg_5322(1),
      I4 => y_1_0_1_reg_5404(2),
      I5 => p_neg394_i_reg_5322(2),
      O => row_assign_8_0_1_fu_1544_p23_out(2)
    );
\tmp_61_reg_5436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_1_fu_1544_p23_out(0),
      Q => tmp_61_reg_5436(0),
      R => '0'
    );
\tmp_61_reg_5436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_1_fu_1544_p23_out(1),
      Q => tmp_61_reg_5436(1),
      R => '0'
    );
\tmp_61_reg_5436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_1_fu_1544_p23_out(2),
      Q => tmp_61_reg_5436(2),
      R => '0'
    );
\tmp_62_reg_5443[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_2_reg_5409(0),
      O => row_assign_8_0_2_fu_1552_p22_out(0)
    );
\tmp_62_reg_5443[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_2_reg_5409(0),
      I2 => y_1_0_2_reg_5409(1),
      I3 => p_neg394_i_reg_5322(1),
      O => row_assign_8_0_2_fu_1552_p22_out(1)
    );
\tmp_62_reg_5443[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => y_1_0_2_reg_5409(1),
      I1 => y_1_0_2_reg_5409(0),
      I2 => tmp_1_reg_5317(0),
      I3 => p_neg394_i_reg_5322(1),
      I4 => y_1_0_2_reg_5409(2),
      I5 => p_neg394_i_reg_5322(2),
      O => row_assign_8_0_2_fu_1552_p22_out(2)
    );
\tmp_62_reg_5443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_2_fu_1552_p22_out(0),
      Q => tmp_62_reg_5443(0),
      R => '0'
    );
\tmp_62_reg_5443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_2_fu_1552_p22_out(1),
      Q => tmp_62_reg_5443(1),
      R => '0'
    );
\tmp_62_reg_5443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_2_fu_1552_p22_out(2),
      Q => tmp_62_reg_5443(2),
      R => '0'
    );
\tmp_63_reg_5450[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_3_reg_5414(0),
      O => row_assign_8_0_3_fu_1560_p21_out(0)
    );
\tmp_63_reg_5450[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_3_reg_5414(0),
      I2 => y_1_0_3_reg_5414(1),
      I3 => p_neg394_i_reg_5322(1),
      O => row_assign_8_0_3_fu_1560_p21_out(1)
    );
\tmp_63_reg_5450[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => y_1_0_3_reg_5414(1),
      I1 => y_1_0_3_reg_5414(0),
      I2 => tmp_1_reg_5317(0),
      I3 => p_neg394_i_reg_5322(1),
      I4 => y_1_0_3_reg_5414(2),
      I5 => p_neg394_i_reg_5322(2),
      O => row_assign_8_0_3_fu_1560_p21_out(2)
    );
\tmp_63_reg_5450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_3_fu_1560_p21_out(0),
      Q => tmp_63_reg_5450(0),
      R => '0'
    );
\tmp_63_reg_5450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_3_fu_1560_p21_out(1),
      Q => tmp_63_reg_5450(1),
      R => '0'
    );
\tmp_63_reg_5450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_3_fu_1560_p21_out(2),
      Q => tmp_63_reg_5450(2),
      R => '0'
    );
\tmp_64_reg_5457[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_4_reg_5419(0),
      O => row_assign_8_0_4_fu_1568_p20_out(0)
    );
\tmp_64_reg_5457[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => y_1_0_4_reg_5419(0),
      I2 => y_1_0_4_reg_5419(1),
      I3 => p_neg394_i_reg_5322(1),
      O => row_assign_8_0_4_fu_1568_p20_out(1)
    );
\tmp_64_reg_5457[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => y_1_0_4_reg_5419(1),
      I1 => y_1_0_4_reg_5419(0),
      I2 => tmp_1_reg_5317(0),
      I3 => p_neg394_i_reg_5322(1),
      I4 => y_1_0_4_reg_5419(2),
      I5 => p_neg394_i_reg_5322(2),
      O => row_assign_8_0_4_fu_1568_p20_out(2)
    );
\tmp_64_reg_5457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_4_fu_1568_p20_out(0),
      Q => tmp_64_reg_5457(0),
      R => '0'
    );
\tmp_64_reg_5457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_4_fu_1568_p20_out(1),
      Q => tmp_64_reg_5457(1),
      R => '0'
    );
\tmp_64_reg_5457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => row_assign_8_0_4_fu_1568_p20_out(2),
      Q => tmp_64_reg_5457(2),
      R => '0'
    );
\tmp_68_reg_5512[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_reg_5477(0),
      I1 => tmp_5_reg_5331(0),
      O => col_assign_1_fu_1692_p25_out(0)
    );
\tmp_68_reg_5512[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_5_reg_5331(0),
      I1 => x_reg_5477(0),
      I2 => tmp_5_reg_5331(1),
      I3 => x_reg_5477(1),
      O => col_assign_1_fu_1692_p25_out(1)
    );
\tmp_68_reg_5512[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond389_i_reg_5464,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_2_val_9_U_n_35,
      O => k_buf_0_val_5_addr_reg_55060
    );
\tmp_68_reg_5512[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75108AEF8AEF7510"
    )
        port map (
      I0 => tmp_5_reg_5331(1),
      I1 => tmp_5_reg_5331(0),
      I2 => x_reg_5477(0),
      I3 => x_reg_5477(1),
      I4 => tmp_5_reg_5331(2),
      I5 => x_reg_5477(2),
      O => col_assign_1_fu_1692_p25_out(2)
    );
\tmp_68_reg_5512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => col_assign_1_fu_1692_p25_out(0),
      Q => tmp_68_reg_5512(0),
      R => '0'
    );
\tmp_68_reg_5512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => col_assign_1_fu_1692_p25_out(1),
      Q => tmp_68_reg_5512(1),
      R => '0'
    );
\tmp_68_reg_5512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_55060,
      D => col_assign_1_fu_1692_p25_out(2),
      Q => tmp_68_reg_5512(2),
      R => '0'
    );
\tmp_6_reg_1004[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00262626"
    )
        port map (
      I0 => tmp_6_reg_1004(0),
      I1 => ap_CS_fsm_state2,
      I2 => tmp_6_reg_1004(1),
      I3 => grp_Filter2D_fu_138_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_6_reg_1004[0]_i_1_n_0\
    );
\tmp_6_reg_1004[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => tmp_6_reg_1004(1),
      I1 => tmp_6_reg_1004(0),
      I2 => ap_CS_fsm_state2,
      I3 => grp_Filter2D_fu_138_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \tmp_6_reg_1004[1]_i_1_n_0\
    );
\tmp_6_reg_1004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_1004[0]_i_1_n_0\,
      Q => tmp_6_reg_1004(0),
      R => '0'
    );
\tmp_6_reg_1004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_6_reg_1004[1]_i_1_n_0\,
      Q => tmp_6_reg_1004(1),
      R => '0'
    );
\tmp_9_reg_5358[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(24),
      I2 => \tmp_1_reg_5317_reg[31]_0\(25),
      I3 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \tmp_9_reg_5358[0]_i_10_n_0\
    );
\tmp_9_reg_5358[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(22),
      I1 => \t_V_reg_1015_reg_n_0_[22]\,
      I2 => \t_V_reg_1015_reg_n_0_[23]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(23),
      O => \tmp_9_reg_5358[0]_i_12_n_0\
    );
\tmp_9_reg_5358[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(20),
      I1 => \t_V_reg_1015_reg_n_0_[20]\,
      I2 => \t_V_reg_1015_reg_n_0_[21]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(21),
      O => \tmp_9_reg_5358[0]_i_13_n_0\
    );
\tmp_9_reg_5358[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(18),
      I1 => \t_V_reg_1015_reg_n_0_[18]\,
      I2 => \t_V_reg_1015_reg_n_0_[19]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(19),
      O => \tmp_9_reg_5358[0]_i_14_n_0\
    );
\tmp_9_reg_5358[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(16),
      I1 => \t_V_reg_1015_reg_n_0_[16]\,
      I2 => \t_V_reg_1015_reg_n_0_[17]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(17),
      O => \tmp_9_reg_5358[0]_i_15_n_0\
    );
\tmp_9_reg_5358[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(22),
      I2 => \tmp_1_reg_5317_reg[31]_0\(23),
      I3 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \tmp_9_reg_5358[0]_i_16_n_0\
    );
\tmp_9_reg_5358[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(20),
      I2 => \tmp_1_reg_5317_reg[31]_0\(21),
      I3 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \tmp_9_reg_5358[0]_i_17_n_0\
    );
\tmp_9_reg_5358[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(18),
      I2 => \tmp_1_reg_5317_reg[31]_0\(19),
      I3 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \tmp_9_reg_5358[0]_i_18_n_0\
    );
\tmp_9_reg_5358[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(16),
      I2 => \tmp_1_reg_5317_reg[31]_0\(17),
      I3 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \tmp_9_reg_5358[0]_i_19_n_0\
    );
\tmp_9_reg_5358[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(14),
      I1 => \t_V_reg_1015_reg_n_0_[14]\,
      I2 => \t_V_reg_1015_reg_n_0_[15]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(15),
      O => \tmp_9_reg_5358[0]_i_21_n_0\
    );
\tmp_9_reg_5358[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(12),
      I1 => \t_V_reg_1015_reg_n_0_[12]\,
      I2 => \t_V_reg_1015_reg_n_0_[13]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(13),
      O => \tmp_9_reg_5358[0]_i_22_n_0\
    );
\tmp_9_reg_5358[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(10),
      I1 => \t_V_reg_1015_reg_n_0_[10]\,
      I2 => \t_V_reg_1015_reg_n_0_[11]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(11),
      O => \tmp_9_reg_5358[0]_i_23_n_0\
    );
\tmp_9_reg_5358[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(8),
      I1 => \t_V_reg_1015_reg_n_0_[8]\,
      I2 => \t_V_reg_1015_reg_n_0_[9]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(9),
      O => \tmp_9_reg_5358[0]_i_24_n_0\
    );
\tmp_9_reg_5358[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(14),
      I2 => \tmp_1_reg_5317_reg[31]_0\(15),
      I3 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \tmp_9_reg_5358[0]_i_25_n_0\
    );
\tmp_9_reg_5358[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(12),
      I2 => \tmp_1_reg_5317_reg[31]_0\(13),
      I3 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \tmp_9_reg_5358[0]_i_26_n_0\
    );
\tmp_9_reg_5358[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(10),
      I2 => \tmp_1_reg_5317_reg[31]_0\(11),
      I3 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \tmp_9_reg_5358[0]_i_27_n_0\
    );
\tmp_9_reg_5358[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(8),
      I2 => \tmp_1_reg_5317_reg[31]_0\(9),
      I3 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \tmp_9_reg_5358[0]_i_28_n_0\
    );
\tmp_9_reg_5358[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(6),
      I1 => \t_V_reg_1015_reg_n_0_[6]\,
      I2 => \t_V_reg_1015_reg_n_0_[7]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(7),
      O => \tmp_9_reg_5358[0]_i_29_n_0\
    );
\tmp_9_reg_5358[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(30),
      I1 => \t_V_reg_1015_reg_n_0_[30]\,
      I2 => \t_V_reg_1015_reg_n_0_[31]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(31),
      O => \tmp_9_reg_5358[0]_i_3_n_0\
    );
\tmp_9_reg_5358[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(4),
      I1 => \t_V_reg_1015_reg_n_0_[4]\,
      I2 => \t_V_reg_1015_reg_n_0_[5]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(5),
      O => \tmp_9_reg_5358[0]_i_30_n_0\
    );
\tmp_9_reg_5358[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(2),
      I1 => \t_V_reg_1015_reg_n_0_[2]\,
      I2 => \t_V_reg_1015_reg_n_0_[3]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      O => \tmp_9_reg_5358[0]_i_31_n_0\
    );
\tmp_9_reg_5358[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \t_V_reg_1015_reg_n_0_[1]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \tmp_9_reg_5358[0]_i_32_n_0\
    );
\tmp_9_reg_5358[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(6),
      I2 => \tmp_1_reg_5317_reg[31]_0\(7),
      I3 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \tmp_9_reg_5358[0]_i_33_n_0\
    );
\tmp_9_reg_5358[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(4),
      I2 => \tmp_1_reg_5317_reg[31]_0\(5),
      I3 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \tmp_9_reg_5358[0]_i_34_n_0\
    );
\tmp_9_reg_5358[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(2),
      I2 => \tmp_1_reg_5317_reg[31]_0\(3),
      I3 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \tmp_9_reg_5358[0]_i_35_n_0\
    );
\tmp_9_reg_5358[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(0),
      I2 => \tmp_1_reg_5317_reg[31]_0\(1),
      I3 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \tmp_9_reg_5358[0]_i_36_n_0\
    );
\tmp_9_reg_5358[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(28),
      I1 => \t_V_reg_1015_reg_n_0_[28]\,
      I2 => \t_V_reg_1015_reg_n_0_[29]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(29),
      O => \tmp_9_reg_5358[0]_i_4_n_0\
    );
\tmp_9_reg_5358[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(26),
      I1 => \t_V_reg_1015_reg_n_0_[26]\,
      I2 => \t_V_reg_1015_reg_n_0_[27]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(27),
      O => \tmp_9_reg_5358[0]_i_5_n_0\
    );
\tmp_9_reg_5358[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(24),
      I1 => \t_V_reg_1015_reg_n_0_[24]\,
      I2 => \t_V_reg_1015_reg_n_0_[25]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(25),
      O => \tmp_9_reg_5358[0]_i_6_n_0\
    );
\tmp_9_reg_5358[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(30),
      I2 => \tmp_1_reg_5317_reg[31]_0\(31),
      I3 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \tmp_9_reg_5358[0]_i_7_n_0\
    );
\tmp_9_reg_5358[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(28),
      I2 => \tmp_1_reg_5317_reg[31]_0\(29),
      I3 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \tmp_9_reg_5358[0]_i_8_n_0\
    );
\tmp_9_reg_5358[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(26),
      I2 => \tmp_1_reg_5317_reg[31]_0\(27),
      I3 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \tmp_9_reg_5358[0]_i_9_n_0\
    );
\tmp_9_reg_5358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => tmp_9_fu_1102_p2,
      Q => tmp_9_reg_5358,
      R => '0'
    );
\tmp_9_reg_5358_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_5358_reg[0]_i_2_n_0\,
      CO(3) => tmp_9_fu_1102_p2,
      CO(2) => \tmp_9_reg_5358_reg[0]_i_1_n_1\,
      CO(1) => \tmp_9_reg_5358_reg[0]_i_1_n_2\,
      CO(0) => \tmp_9_reg_5358_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_reg_5358[0]_i_3_n_0\,
      DI(2) => \tmp_9_reg_5358[0]_i_4_n_0\,
      DI(1) => \tmp_9_reg_5358[0]_i_5_n_0\,
      DI(0) => \tmp_9_reg_5358[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_9_reg_5358_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_5358[0]_i_7_n_0\,
      S(2) => \tmp_9_reg_5358[0]_i_8_n_0\,
      S(1) => \tmp_9_reg_5358[0]_i_9_n_0\,
      S(0) => \tmp_9_reg_5358[0]_i_10_n_0\
    );
\tmp_9_reg_5358_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_5358_reg[0]_i_20_n_0\,
      CO(3) => \tmp_9_reg_5358_reg[0]_i_11_n_0\,
      CO(2) => \tmp_9_reg_5358_reg[0]_i_11_n_1\,
      CO(1) => \tmp_9_reg_5358_reg[0]_i_11_n_2\,
      CO(0) => \tmp_9_reg_5358_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_reg_5358[0]_i_21_n_0\,
      DI(2) => \tmp_9_reg_5358[0]_i_22_n_0\,
      DI(1) => \tmp_9_reg_5358[0]_i_23_n_0\,
      DI(0) => \tmp_9_reg_5358[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_9_reg_5358_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_5358[0]_i_25_n_0\,
      S(2) => \tmp_9_reg_5358[0]_i_26_n_0\,
      S(1) => \tmp_9_reg_5358[0]_i_27_n_0\,
      S(0) => \tmp_9_reg_5358[0]_i_28_n_0\
    );
\tmp_9_reg_5358_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_5358_reg[0]_i_11_n_0\,
      CO(3) => \tmp_9_reg_5358_reg[0]_i_2_n_0\,
      CO(2) => \tmp_9_reg_5358_reg[0]_i_2_n_1\,
      CO(1) => \tmp_9_reg_5358_reg[0]_i_2_n_2\,
      CO(0) => \tmp_9_reg_5358_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_reg_5358[0]_i_12_n_0\,
      DI(2) => \tmp_9_reg_5358[0]_i_13_n_0\,
      DI(1) => \tmp_9_reg_5358[0]_i_14_n_0\,
      DI(0) => \tmp_9_reg_5358[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_9_reg_5358_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_5358[0]_i_16_n_0\,
      S(2) => \tmp_9_reg_5358[0]_i_17_n_0\,
      S(1) => \tmp_9_reg_5358[0]_i_18_n_0\,
      S(0) => \tmp_9_reg_5358[0]_i_19_n_0\
    );
\tmp_9_reg_5358_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_5358_reg[0]_i_20_n_0\,
      CO(2) => \tmp_9_reg_5358_reg[0]_i_20_n_1\,
      CO(1) => \tmp_9_reg_5358_reg[0]_i_20_n_2\,
      CO(0) => \tmp_9_reg_5358_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_9_reg_5358[0]_i_29_n_0\,
      DI(2) => \tmp_9_reg_5358[0]_i_30_n_0\,
      DI(1) => \tmp_9_reg_5358[0]_i_31_n_0\,
      DI(0) => \tmp_9_reg_5358[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_9_reg_5358_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_9_reg_5358[0]_i_33_n_0\,
      S(2) => \tmp_9_reg_5358[0]_i_34_n_0\,
      S(1) => \tmp_9_reg_5358[0]_i_35_n_0\,
      S(0) => \tmp_9_reg_5358[0]_i_36_n_0\
    );
\tmp_s_reg_5312[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_6_reg_1004(0),
      I2 => tmp_6_reg_1004(1),
      O => ap_NS_fsm1
    );
\tmp_s_reg_5312[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \tmp_s_reg_5312[4]_i_2_n_0\
    );
\tmp_s_reg_5312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => Q(0),
      Q => tmp_s_reg_5312(0),
      R => '0'
    );
\tmp_s_reg_5312_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(10),
      Q => tmp_s_reg_5312(10),
      R => '0'
    );
\tmp_s_reg_5312_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(11),
      Q => tmp_s_reg_5312(11),
      R => '0'
    );
\tmp_s_reg_5312_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(12),
      Q => tmp_s_reg_5312(12),
      R => '0'
    );
\tmp_s_reg_5312_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[8]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[12]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[12]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[12]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(12 downto 9),
      S(3 downto 0) => Q(12 downto 9)
    );
\tmp_s_reg_5312_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(13),
      Q => tmp_s_reg_5312(13),
      R => '0'
    );
\tmp_s_reg_5312_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(14),
      Q => tmp_s_reg_5312(14),
      R => '0'
    );
\tmp_s_reg_5312_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(15),
      Q => tmp_s_reg_5312(15),
      R => '0'
    );
\tmp_s_reg_5312_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(16),
      Q => tmp_s_reg_5312(16),
      R => '0'
    );
\tmp_s_reg_5312_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[12]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[16]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[16]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[16]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(16 downto 13),
      S(3 downto 0) => Q(16 downto 13)
    );
\tmp_s_reg_5312_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(17),
      Q => tmp_s_reg_5312(17),
      R => '0'
    );
\tmp_s_reg_5312_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(18),
      Q => tmp_s_reg_5312(18),
      R => '0'
    );
\tmp_s_reg_5312_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(19),
      Q => tmp_s_reg_5312(19),
      R => '0'
    );
\tmp_s_reg_5312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(1),
      Q => tmp_s_reg_5312(1),
      R => '0'
    );
\tmp_s_reg_5312_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(20),
      Q => tmp_s_reg_5312(20),
      R => '0'
    );
\tmp_s_reg_5312_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[16]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[20]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[20]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[20]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(20 downto 17),
      S(3 downto 0) => Q(20 downto 17)
    );
\tmp_s_reg_5312_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(21),
      Q => tmp_s_reg_5312(21),
      R => '0'
    );
\tmp_s_reg_5312_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(22),
      Q => tmp_s_reg_5312(22),
      R => '0'
    );
\tmp_s_reg_5312_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(23),
      Q => tmp_s_reg_5312(23),
      R => '0'
    );
\tmp_s_reg_5312_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(24),
      Q => tmp_s_reg_5312(24),
      R => '0'
    );
\tmp_s_reg_5312_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[20]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[24]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[24]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[24]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(24 downto 21),
      S(3 downto 0) => Q(24 downto 21)
    );
\tmp_s_reg_5312_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(25),
      Q => tmp_s_reg_5312(25),
      R => '0'
    );
\tmp_s_reg_5312_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(26),
      Q => tmp_s_reg_5312(26),
      R => '0'
    );
\tmp_s_reg_5312_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(27),
      Q => tmp_s_reg_5312(27),
      R => '0'
    );
\tmp_s_reg_5312_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(28),
      Q => tmp_s_reg_5312(28),
      R => '0'
    );
\tmp_s_reg_5312_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[24]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[28]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[28]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[28]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(28 downto 25),
      S(3 downto 0) => Q(28 downto 25)
    );
\tmp_s_reg_5312_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(29),
      Q => tmp_s_reg_5312(29),
      R => '0'
    );
\tmp_s_reg_5312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(2),
      Q => tmp_s_reg_5312(2),
      R => '0'
    );
\tmp_s_reg_5312_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(30),
      Q => tmp_s_reg_5312(30),
      R => '0'
    );
\tmp_s_reg_5312_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(31),
      Q => tmp_s_reg_5312(31),
      R => '0'
    );
\tmp_s_reg_5312_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_s_reg_5312_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_s_reg_5312_reg[31]_i_2_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_s_reg_5312_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_s_fu_1049_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => Q(31 downto 29)
    );
\tmp_s_reg_5312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(3),
      Q => tmp_s_reg_5312(3),
      R => '0'
    );
\tmp_s_reg_5312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(4),
      Q => tmp_s_reg_5312(4),
      R => '0'
    );
\tmp_s_reg_5312_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_s_reg_5312_reg[4]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[4]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[4]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(2),
      DI(0) => '0',
      O(3 downto 0) => tmp_s_fu_1049_p2(4 downto 1),
      S(3 downto 2) => Q(4 downto 3),
      S(1) => \tmp_s_reg_5312[4]_i_2_n_0\,
      S(0) => Q(1)
    );
\tmp_s_reg_5312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(5),
      Q => tmp_s_reg_5312(5),
      R => '0'
    );
\tmp_s_reg_5312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(6),
      Q => tmp_s_reg_5312(6),
      R => '0'
    );
\tmp_s_reg_5312_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(7),
      Q => tmp_s_reg_5312(7),
      R => '0'
    );
\tmp_s_reg_5312_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(8),
      Q => tmp_s_reg_5312(8),
      R => '0'
    );
\tmp_s_reg_5312_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_5312_reg[4]_i_1_n_0\,
      CO(3) => \tmp_s_reg_5312_reg[8]_i_1_n_0\,
      CO(2) => \tmp_s_reg_5312_reg[8]_i_1_n_1\,
      CO(1) => \tmp_s_reg_5312_reg[8]_i_1_n_2\,
      CO(0) => \tmp_s_reg_5312_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_s_fu_1049_p2(8 downto 5),
      S(3 downto 0) => Q(8 downto 5)
    );
\tmp_s_reg_5312_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => tmp_s_fu_1049_p2(9),
      Q => tmp_s_reg_5312(9),
      R => '0'
    );
\x_reg_5477[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(0),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => \t_V_2_reg_1026_reg__0\(0),
      I5 => \x_reg_5477_reg[3]_i_3_n_7\,
      O => x_fu_1674_p3(0)
    );
\x_reg_5477[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(10),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(10),
      I5 => \x_reg_5477_reg[10]_i_5_n_5\,
      O => x_fu_1674_p3(10)
    );
\x_reg_5477[10]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(12),
      O => \x_reg_5477[10]_i_10_n_0\
    );
\x_reg_5477[10]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(3),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[3]_i_3_n_4\,
      O => \x_reg_5477[10]_i_100_n_0\
    );
\x_reg_5477[10]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(1),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[3]_i_3_n_6\,
      O => \x_reg_5477[10]_i_101_n_0\
    );
\x_reg_5477[10]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(6),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[7]_i_3_n_5\,
      O => \x_reg_5477[10]_i_102_n_0\
    );
\x_reg_5477[10]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(2),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[3]_i_3_n_5\,
      O => \x_reg_5477[10]_i_103_n_0\
    );
\x_reg_5477[10]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(11),
      O => \x_reg_5477[10]_i_11_n_0\
    );
\x_reg_5477[10]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(10),
      O => \x_reg_5477[10]_i_12_n_0\
    );
\x_reg_5477[10]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(9),
      O => \x_reg_5477[10]_i_13_n_0\
    );
\x_reg_5477[10]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(11),
      O => \x_reg_5477[10]_i_14_n_0\
    );
\x_reg_5477[10]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(10),
      O => \x_reg_5477[10]_i_15_n_0\
    );
\x_reg_5477[10]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(9),
      O => \x_reg_5477[10]_i_16_n_0\
    );
\x_reg_5477[10]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(8),
      O => \x_reg_5477[10]_i_17_n_0\
    );
\x_reg_5477[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => Q(31),
      I1 => p_assign_1_fu_1642_p2(31),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => Q(30),
      I4 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\,
      I5 => p_assign_1_fu_1642_p2(30),
      O => \x_reg_5477[10]_i_19_n_0\
    );
\x_reg_5477[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(29),
      I1 => \x_reg_5477[10]_i_37_n_0\,
      I2 => Q(28),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(28),
      O => \x_reg_5477[10]_i_20_n_0\
    );
\x_reg_5477[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(27),
      I1 => \x_reg_5477[10]_i_39_n_0\,
      I2 => Q(26),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(26),
      O => \x_reg_5477[10]_i_21_n_0\
    );
\x_reg_5477[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(25),
      I1 => \x_reg_5477[10]_i_40_n_0\,
      I2 => Q(24),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(24),
      O => \x_reg_5477[10]_i_22_n_0\
    );
\x_reg_5477[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(31),
      I1 => Q(31),
      I2 => p_assign_1_fu_1642_p2(30),
      I3 => ImagLoc_x_fu_1603_p2(31),
      I4 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_5\,
      I5 => Q(30),
      O => \x_reg_5477[10]_i_23_n_0\
    );
\x_reg_5477[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_42_n_0\,
      I1 => p_assign_1_fu_1642_p2(28),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_7\,
      I4 => Q(28),
      O => \x_reg_5477[10]_i_24_n_0\
    );
\x_reg_5477[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_43_n_0\,
      I1 => p_assign_1_fu_1642_p2(26),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_5\,
      I4 => Q(26),
      O => \x_reg_5477[10]_i_25_n_0\
    );
\x_reg_5477[10]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_44_n_0\,
      I1 => p_assign_1_fu_1642_p2(24),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_7\,
      I4 => Q(24),
      O => \x_reg_5477[10]_i_26_n_0\
    );
\x_reg_5477[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(23),
      I1 => \x_reg_5477[10]_i_54_n_0\,
      I2 => Q(22),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(22),
      O => \x_reg_5477[10]_i_28_n_0\
    );
\x_reg_5477[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(21),
      I1 => \x_reg_5477[10]_i_55_n_0\,
      I2 => Q(20),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(20),
      O => \x_reg_5477[10]_i_29_n_0\
    );
\x_reg_5477[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(19),
      I1 => \x_reg_5477[10]_i_57_n_0\,
      I2 => Q(18),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(18),
      O => \x_reg_5477[10]_i_30_n_0\
    );
\x_reg_5477[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(17),
      I1 => \x_reg_5477[10]_i_58_n_0\,
      I2 => Q(16),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(16),
      O => \x_reg_5477[10]_i_31_n_0\
    );
\x_reg_5477[10]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_60_n_0\,
      I1 => p_assign_1_fu_1642_p2(22),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_5\,
      I4 => Q(22),
      O => \x_reg_5477[10]_i_32_n_0\
    );
\x_reg_5477[10]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_61_n_0\,
      I1 => p_assign_1_fu_1642_p2(20),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_7\,
      I4 => Q(20),
      O => \x_reg_5477[10]_i_33_n_0\
    );
\x_reg_5477[10]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_62_n_0\,
      I1 => p_assign_1_fu_1642_p2(18),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_5\,
      I4 => Q(18),
      O => \x_reg_5477[10]_i_34_n_0\
    );
\x_reg_5477[10]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_63_n_0\,
      I1 => p_assign_1_fu_1642_p2(16),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_7\,
      I4 => Q(16),
      O => \x_reg_5477[10]_i_35_n_0\
    );
\x_reg_5477[10]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(29),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\,
      O => \x_reg_5477[10]_i_37_n_0\
    );
\x_reg_5477[10]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(27),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\,
      O => \x_reg_5477[10]_i_39_n_0\
    );
\x_reg_5477[10]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(25),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\,
      O => \x_reg_5477[10]_i_40_n_0\
    );
\x_reg_5477[10]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(29),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_4_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(29),
      O => \x_reg_5477[10]_i_42_n_0\
    );
\x_reg_5477[10]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(27),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(27),
      O => \x_reg_5477[10]_i_43_n_0\
    );
\x_reg_5477[10]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(25),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_14_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(25),
      O => \x_reg_5477[10]_i_44_n_0\
    );
\x_reg_5477[10]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(15),
      I1 => \x_reg_5477[10]_i_83_n_0\,
      I2 => Q(14),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(14),
      O => \x_reg_5477[10]_i_46_n_0\
    );
\x_reg_5477[10]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(13),
      I1 => \x_reg_5477[10]_i_84_n_0\,
      I2 => Q(12),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(12),
      O => \x_reg_5477[10]_i_47_n_0\
    );
\x_reg_5477[10]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => Q(11),
      I1 => \x_reg_5477_reg[10]_i_5_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(11),
      I4 => Q(10),
      I5 => \x_reg_5477[10]_i_85_n_0\,
      O => \x_reg_5477[10]_i_48_n_0\
    );
\x_reg_5477[10]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(9),
      I1 => \x_reg_5477[10]_i_86_n_0\,
      I2 => Q(8),
      I3 => \x_reg_5477_reg[10]_i_5_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(8),
      O => \x_reg_5477[10]_i_49_n_0\
    );
\x_reg_5477[10]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_87_n_0\,
      I1 => p_assign_1_fu_1642_p2(14),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_5\,
      I4 => Q(14),
      O => \x_reg_5477[10]_i_50_n_0\
    );
\x_reg_5477[10]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \x_reg_5477[10]_i_88_n_0\,
      I1 => p_assign_1_fu_1642_p2(12),
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_7\,
      I4 => Q(12),
      O => \x_reg_5477[10]_i_51_n_0\
    );
\x_reg_5477[10]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(11),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[10]_i_5_n_4\,
      I3 => Q(11),
      I4 => \x_reg_5477[10]_i_85_n_0\,
      I5 => Q(10),
      O => \x_reg_5477[10]_i_52_n_0\
    );
\x_reg_5477[10]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(9),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[10]_i_5_n_6\,
      I3 => Q(9),
      I4 => \x_reg_5477[10]_i_89_n_0\,
      I5 => Q(8),
      O => \x_reg_5477[10]_i_53_n_0\
    );
\x_reg_5477[10]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(23),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\,
      O => \x_reg_5477[10]_i_54_n_0\
    );
\x_reg_5477[10]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(21),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\,
      O => \x_reg_5477[10]_i_55_n_0\
    );
\x_reg_5477[10]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(19),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\,
      O => \x_reg_5477[10]_i_57_n_0\
    );
\x_reg_5477[10]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(17),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\,
      O => \x_reg_5477[10]_i_58_n_0\
    );
\x_reg_5477[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(9),
      I1 => \x_reg_5477_reg[10]_i_5_n_5\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(10),
      O => \x_reg_5477[10]_i_6_n_0\
    );
\x_reg_5477[10]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(23),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(23),
      O => \x_reg_5477[10]_i_60_n_0\
    );
\x_reg_5477[10]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(21),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_28_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(21),
      O => \x_reg_5477[10]_i_61_n_0\
    );
\x_reg_5477[10]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(19),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(19),
      O => \x_reg_5477[10]_i_62_n_0\
    );
\x_reg_5477[10]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(17),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_42_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(17),
      O => \x_reg_5477[10]_i_63_n_0\
    );
\x_reg_5477[10]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(31),
      O => \x_reg_5477[10]_i_64_n_0\
    );
\x_reg_5477[10]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(30),
      O => \x_reg_5477[10]_i_65_n_0\
    );
\x_reg_5477[10]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(29),
      O => \x_reg_5477[10]_i_66_n_0\
    );
\x_reg_5477[10]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(28),
      O => \x_reg_5477[10]_i_67_n_0\
    );
\x_reg_5477[10]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(27),
      O => \x_reg_5477[10]_i_68_n_0\
    );
\x_reg_5477[10]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(26),
      O => \x_reg_5477[10]_i_69_n_0\
    );
\x_reg_5477[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(8),
      I1 => \x_reg_5477_reg[10]_i_5_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(9),
      O => \x_reg_5477[10]_i_7_n_0\
    );
\x_reg_5477[10]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(25),
      O => \x_reg_5477[10]_i_70_n_0\
    );
\x_reg_5477[10]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(24),
      O => \x_reg_5477[10]_i_71_n_0\
    );
\x_reg_5477[10]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(23),
      O => \x_reg_5477[10]_i_72_n_0\
    );
\x_reg_5477[10]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(22),
      O => \x_reg_5477[10]_i_73_n_0\
    );
\x_reg_5477[10]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(21),
      O => \x_reg_5477[10]_i_74_n_0\
    );
\x_reg_5477[10]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(7),
      I1 => \x_reg_5477[10]_i_98_n_0\,
      I2 => Q(6),
      I3 => \x_reg_5477_reg[7]_i_3_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(6),
      O => \x_reg_5477[10]_i_75_n_0\
    );
\x_reg_5477[10]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(5),
      I1 => \x_reg_5477[10]_i_99_n_0\,
      I2 => Q(4),
      I3 => \x_reg_5477_reg[7]_i_3_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(4),
      O => \x_reg_5477[10]_i_76_n_0\
    );
\x_reg_5477[10]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(3),
      I1 => \x_reg_5477[10]_i_100_n_0\,
      I2 => Q(2),
      I3 => \x_reg_5477_reg[3]_i_3_n_5\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => p_assign_1_fu_1642_p2(2),
      O => \x_reg_5477[10]_i_77_n_0\
    );
\x_reg_5477[10]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => Q(1),
      I1 => \x_reg_5477[10]_i_101_n_0\,
      I2 => Q(0),
      I3 => \x_reg_5477_reg[3]_i_3_n_7\,
      I4 => ImagLoc_x_fu_1603_p2(31),
      I5 => \t_V_2_reg_1026_reg__0\(0),
      O => \x_reg_5477[10]_i_78_n_0\
    );
\x_reg_5477[10]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(7),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[7]_i_3_n_4\,
      I3 => Q(7),
      I4 => \x_reg_5477[10]_i_102_n_0\,
      I5 => Q(6),
      O => \x_reg_5477[10]_i_79_n_0\
    );
\x_reg_5477[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(7),
      I1 => \x_reg_5477_reg[10]_i_5_n_7\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(8),
      O => \x_reg_5477[10]_i_8_n_0\
    );
\x_reg_5477[10]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(4),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[7]_i_3_n_7\,
      I3 => Q(4),
      I4 => \x_reg_5477[10]_i_99_n_0\,
      I5 => Q(5),
      O => \x_reg_5477[10]_i_80_n_0\
    );
\x_reg_5477[10]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(3),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[3]_i_3_n_4\,
      I3 => Q(3),
      I4 => \x_reg_5477[10]_i_103_n_0\,
      I5 => Q(2),
      O => \x_reg_5477[10]_i_81_n_0\
    );
\x_reg_5477[10]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \t_V_2_reg_1026_reg__0\(0),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[3]_i_3_n_7\,
      I3 => Q(0),
      I4 => \x_reg_5477[10]_i_101_n_0\,
      I5 => Q(1),
      O => \x_reg_5477[10]_i_82_n_0\
    );
\x_reg_5477[10]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(15),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\,
      O => \x_reg_5477[10]_i_83_n_0\
    );
\x_reg_5477[10]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(13),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\,
      O => \x_reg_5477[10]_i_84_n_0\
    );
\x_reg_5477[10]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(10),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[10]_i_5_n_5\,
      O => \x_reg_5477[10]_i_85_n_0\
    );
\x_reg_5477[10]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(9),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[10]_i_5_n_6\,
      O => \x_reg_5477[10]_i_86_n_0\
    );
\x_reg_5477[10]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(15),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(15),
      O => \x_reg_5477[10]_i_87_n_0\
    );
\x_reg_5477[10]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => Q(13),
      I1 => \or_cond_i_i_reg_5473_reg[0]_i_55_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(13),
      O => \x_reg_5477[10]_i_88_n_0\
    );
\x_reg_5477[10]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(8),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[10]_i_5_n_7\,
      O => \x_reg_5477[10]_i_89_n_0\
    );
\x_reg_5477[10]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(20),
      O => \x_reg_5477[10]_i_90_n_0\
    );
\x_reg_5477[10]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(19),
      O => \x_reg_5477[10]_i_91_n_0\
    );
\x_reg_5477[10]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(18),
      O => \x_reg_5477[10]_i_92_n_0\
    );
\x_reg_5477[10]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(17),
      O => \x_reg_5477[10]_i_93_n_0\
    );
\x_reg_5477[10]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(16),
      O => \x_reg_5477[10]_i_94_n_0\
    );
\x_reg_5477[10]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(15),
      O => \x_reg_5477[10]_i_95_n_0\
    );
\x_reg_5477[10]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(14),
      O => \x_reg_5477[10]_i_96_n_0\
    );
\x_reg_5477[10]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(13),
      O => \x_reg_5477[10]_i_97_n_0\
    );
\x_reg_5477[10]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(7),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[7]_i_3_n_4\,
      O => \x_reg_5477[10]_i_98_n_0\
    );
\x_reg_5477[10]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_1_fu_1642_p2(5),
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \x_reg_5477_reg[7]_i_3_n_6\,
      O => \x_reg_5477[10]_i_99_n_0\
    );
\x_reg_5477[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(1),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(1),
      I5 => \x_reg_5477_reg[3]_i_3_n_6\,
      O => x_fu_1674_p3(1)
    );
\x_reg_5477[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(2),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(2),
      I5 => \x_reg_5477_reg[3]_i_3_n_5\,
      O => x_fu_1674_p3(2)
    );
\x_reg_5477[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(3),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(3),
      I5 => \x_reg_5477_reg[3]_i_3_n_4\,
      O => x_fu_1674_p3(3)
    );
\x_reg_5477[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_1026_reg__0\(1),
      O => \x_reg_5477[3]_i_10_n_0\
    );
\x_reg_5477[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_5_reg_5331(2),
      I1 => \x_reg_5477_reg[3]_i_3_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(3),
      O => \x_reg_5477[3]_i_4_n_0\
    );
\x_reg_5477[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_5_reg_5331(1),
      I1 => \x_reg_5477_reg[3]_i_3_n_5\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(2),
      O => \x_reg_5477[3]_i_5_n_0\
    );
\x_reg_5477[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_5_reg_5331(0),
      I1 => \x_reg_5477_reg[3]_i_3_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(1),
      O => \x_reg_5477[3]_i_6_n_0\
    );
\x_reg_5477[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \x_reg_5477_reg[3]_i_3_n_7\,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => \t_V_2_reg_1026_reg__0\(0),
      O => \x_reg_5477[3]_i_7_n_0\
    );
\x_reg_5477[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(3),
      O => \x_reg_5477[3]_i_8_n_0\
    );
\x_reg_5477[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(2),
      O => \x_reg_5477[3]_i_9_n_0\
    );
\x_reg_5477[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(4),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(4),
      I5 => \x_reg_5477_reg[7]_i_3_n_7\,
      O => x_fu_1674_p3(4)
    );
\x_reg_5477[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_1026_reg__0\(0),
      O => \x_reg_5477[4]_i_3_n_0\
    );
\x_reg_5477[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_1026_reg__0\(1),
      O => \x_reg_5477[4]_i_4_n_0\
    );
\x_reg_5477[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(4),
      O => \x_reg_5477[4]_i_5_n_0\
    );
\x_reg_5477[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(3),
      O => \x_reg_5477[4]_i_6_n_0\
    );
\x_reg_5477[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(2),
      O => \x_reg_5477[4]_i_7_n_0\
    );
\x_reg_5477[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(5),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(5),
      I5 => \x_reg_5477_reg[7]_i_3_n_6\,
      O => x_fu_1674_p3(5)
    );
\x_reg_5477[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(6),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(6),
      I5 => \x_reg_5477_reg[7]_i_3_n_5\,
      O => x_fu_1674_p3(6)
    );
\x_reg_5477[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(7),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(7),
      I5 => \x_reg_5477_reg[7]_i_3_n_4\,
      O => x_fu_1674_p3(7)
    );
\x_reg_5477[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(5),
      O => \x_reg_5477[7]_i_10_n_0\
    );
\x_reg_5477[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(4),
      O => \x_reg_5477[7]_i_11_n_0\
    );
\x_reg_5477[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(6),
      I1 => \x_reg_5477_reg[7]_i_3_n_4\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(7),
      O => \x_reg_5477[7]_i_4_n_0\
    );
\x_reg_5477[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(5),
      I1 => \x_reg_5477_reg[7]_i_3_n_5\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(6),
      O => \x_reg_5477[7]_i_5_n_0\
    );
\x_reg_5477[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(4),
      I1 => \x_reg_5477_reg[7]_i_3_n_6\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(5),
      O => \x_reg_5477[7]_i_6_n_0\
    );
\x_reg_5477[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_294_2_reg_5345_reg__0\(3),
      I1 => \x_reg_5477_reg[7]_i_3_n_7\,
      I2 => ImagLoc_x_fu_1603_p2(31),
      I3 => p_assign_1_fu_1642_p2(4),
      O => \x_reg_5477[7]_i_7_n_0\
    );
\x_reg_5477[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(7),
      O => \x_reg_5477[7]_i_8_n_0\
    );
\x_reg_5477[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(6),
      O => \x_reg_5477[7]_i_9_n_0\
    );
\x_reg_5477[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(8),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(8),
      I5 => \x_reg_5477_reg[10]_i_5_n_7\,
      O => x_fu_1674_p3(8)
    );
\x_reg_5477[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(8),
      O => \x_reg_5477[8]_i_3_n_0\
    );
\x_reg_5477[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(7),
      O => \x_reg_5477[8]_i_4_n_0\
    );
\x_reg_5477[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(6),
      O => \x_reg_5477[8]_i_5_n_0\
    );
\x_reg_5477[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_2_reg_1026_reg(5),
      O => \x_reg_5477[8]_i_6_n_0\
    );
\x_reg_5477[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF233D0CCD000"
    )
        port map (
      I0 => tmp_23_fu_1623_p2,
      I1 => ImagLoc_x_fu_1603_p2(31),
      I2 => p_assign_2_fu_1661_p2(9),
      I3 => \x_reg_5477_reg[10]_i_3_n_7\,
      I4 => p_assign_1_fu_1642_p2(9),
      I5 => \x_reg_5477_reg[10]_i_5_n_6\,
      O => x_fu_1674_p3(9)
    );
\x_reg_5477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(0),
      Q => x_reg_5477(0),
      R => '0'
    );
\x_reg_5477_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(10),
      Q => x_reg_5477(10),
      R => '0'
    );
\x_reg_5477_reg[10]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_27_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_18_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_18_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_18_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_5477[10]_i_28_n_0\,
      DI(2) => \x_reg_5477[10]_i_29_n_0\,
      DI(1) => \x_reg_5477[10]_i_30_n_0\,
      DI(0) => \x_reg_5477[10]_i_31_n_0\,
      O(3 downto 0) => \NLW_x_reg_5477_reg[10]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_reg_5477[10]_i_32_n_0\,
      S(2) => \x_reg_5477[10]_i_33_n_0\,
      S(1) => \x_reg_5477[10]_i_34_n_0\,
      S(0) => \x_reg_5477[10]_i_35_n_0\
    );
\x_reg_5477_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_x_reg_5477_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_reg_5477_reg[10]_i_2_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_294_2_reg_5345_reg__0\(8 downto 7),
      O(3) => \NLW_x_reg_5477_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_assign_2_fu_1661_p2(10 downto 8),
      S(3) => '0',
      S(2) => \x_reg_5477[10]_i_6_n_0\,
      S(1) => \x_reg_5477[10]_i_7_n_0\,
      S(0) => \x_reg_5477[10]_i_8_n_0\
    );
\x_reg_5477_reg[10]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_45_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_27_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_27_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_27_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_5477[10]_i_46_n_0\,
      DI(2) => \x_reg_5477[10]_i_47_n_0\,
      DI(1) => \x_reg_5477[10]_i_48_n_0\,
      DI(0) => \x_reg_5477[10]_i_49_n_0\,
      O(3 downto 0) => \NLW_x_reg_5477_reg[10]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_reg_5477[10]_i_50_n_0\,
      S(2) => \x_reg_5477[10]_i_51_n_0\,
      S(1) => \x_reg_5477[10]_i_52_n_0\,
      S(0) => \x_reg_5477[10]_i_53_n_0\
    );
\x_reg_5477_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_9_n_0\,
      CO(3 downto 0) => \NLW_x_reg_5477_reg[10]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_reg_5477_reg[10]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \x_reg_5477_reg[10]_i_3_n_7\,
      S(3 downto 0) => B"0001"
    );
\x_reg_5477_reg[10]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_38_n_0\,
      CO(3 downto 2) => \NLW_x_reg_5477_reg[10]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_reg_5477_reg[10]_i_36_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_reg_5477_reg[10]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => p_assign_1_fu_1642_p2(31 downto 29),
      S(3) => '0',
      S(2) => \x_reg_5477[10]_i_64_n_0\,
      S(1) => \x_reg_5477[10]_i_65_n_0\,
      S(0) => \x_reg_5477[10]_i_66_n_0\
    );
\x_reg_5477_reg[10]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_41_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_38_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_38_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_38_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(28 downto 25),
      S(3) => \x_reg_5477[10]_i_67_n_0\,
      S(2) => \x_reg_5477[10]_i_68_n_0\,
      S(1) => \x_reg_5477[10]_i_69_n_0\,
      S(0) => \x_reg_5477[10]_i_70_n_0\
    );
\x_reg_5477_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[8]_i_2_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_4_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_4_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_4_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(12 downto 9),
      S(3) => \x_reg_5477[10]_i_10_n_0\,
      S(2) => \x_reg_5477[10]_i_11_n_0\,
      S(1) => \x_reg_5477[10]_i_12_n_0\,
      S(0) => \x_reg_5477[10]_i_13_n_0\
    );
\x_reg_5477_reg[10]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_56_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_41_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_41_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_41_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(24 downto 21),
      S(3) => \x_reg_5477[10]_i_71_n_0\,
      S(2) => \x_reg_5477[10]_i_72_n_0\,
      S(1) => \x_reg_5477[10]_i_73_n_0\,
      S(0) => \x_reg_5477[10]_i_74_n_0\
    );
\x_reg_5477_reg[10]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg_5477_reg[10]_i_45_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_45_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_45_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_5477[10]_i_75_n_0\,
      DI(2) => \x_reg_5477[10]_i_76_n_0\,
      DI(1) => \x_reg_5477[10]_i_77_n_0\,
      DI(0) => \x_reg_5477[10]_i_78_n_0\,
      O(3 downto 0) => \NLW_x_reg_5477_reg[10]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_reg_5477[10]_i_79_n_0\,
      S(2) => \x_reg_5477[10]_i_80_n_0\,
      S(1) => \x_reg_5477[10]_i_81_n_0\,
      S(0) => \x_reg_5477[10]_i_82_n_0\
    );
\x_reg_5477_reg[10]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[7]_i_3_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_5_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_5_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_5_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(11 downto 8),
      O(3) => \x_reg_5477_reg[10]_i_5_n_4\,
      O(2) => \x_reg_5477_reg[10]_i_5_n_5\,
      O(1) => \x_reg_5477_reg[10]_i_5_n_6\,
      O(0) => \x_reg_5477_reg[10]_i_5_n_7\,
      S(3) => \x_reg_5477[10]_i_14_n_0\,
      S(2) => \x_reg_5477[10]_i_15_n_0\,
      S(1) => \x_reg_5477[10]_i_16_n_0\,
      S(0) => \x_reg_5477[10]_i_17_n_0\
    );
\x_reg_5477_reg[10]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_59_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_56_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_56_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_56_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(20 downto 17),
      S(3) => \x_reg_5477[10]_i_90_n_0\,
      S(2) => \x_reg_5477[10]_i_91_n_0\,
      S(1) => \x_reg_5477[10]_i_92_n_0\,
      S(0) => \x_reg_5477[10]_i_93_n_0\
    );
\x_reg_5477_reg[10]_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_4_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_59_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_59_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_59_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_59_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(16 downto 13),
      S(3) => \x_reg_5477[10]_i_94_n_0\,
      S(2) => \x_reg_5477[10]_i_95_n_0\,
      S(1) => \x_reg_5477[10]_i_96_n_0\,
      S(0) => \x_reg_5477[10]_i_97_n_0\
    );
\x_reg_5477_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[10]_i_18_n_0\,
      CO(3) => \x_reg_5477_reg[10]_i_9_n_0\,
      CO(2) => \x_reg_5477_reg[10]_i_9_n_1\,
      CO(1) => \x_reg_5477_reg[10]_i_9_n_2\,
      CO(0) => \x_reg_5477_reg[10]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \x_reg_5477[10]_i_19_n_0\,
      DI(2) => \x_reg_5477[10]_i_20_n_0\,
      DI(1) => \x_reg_5477[10]_i_21_n_0\,
      DI(0) => \x_reg_5477[10]_i_22_n_0\,
      O(3 downto 0) => \NLW_x_reg_5477_reg[10]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \x_reg_5477[10]_i_23_n_0\,
      S(2) => \x_reg_5477[10]_i_24_n_0\,
      S(1) => \x_reg_5477[10]_i_25_n_0\,
      S(0) => \x_reg_5477[10]_i_26_n_0\
    );
\x_reg_5477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(1),
      Q => x_reg_5477(1),
      R => '0'
    );
\x_reg_5477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(2),
      Q => x_reg_5477(2),
      R => '0'
    );
\x_reg_5477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(3),
      Q => x_reg_5477(3),
      R => '0'
    );
\x_reg_5477_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg_5477_reg[3]_i_2_n_0\,
      CO(2) => \x_reg_5477_reg[3]_i_2_n_1\,
      CO(1) => \x_reg_5477_reg[3]_i_2_n_2\,
      CO(0) => \x_reg_5477_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => tmp_5_reg_5331(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => p_assign_2_fu_1661_p2(3 downto 0),
      S(3) => \x_reg_5477[3]_i_4_n_0\,
      S(2) => \x_reg_5477[3]_i_5_n_0\,
      S(1) => \x_reg_5477[3]_i_6_n_0\,
      S(0) => \x_reg_5477[3]_i_7_n_0\
    );
\x_reg_5477_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg_5477_reg[3]_i_3_n_0\,
      CO(2) => \x_reg_5477_reg[3]_i_3_n_1\,
      CO(1) => \x_reg_5477_reg[3]_i_3_n_2\,
      CO(0) => \x_reg_5477_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => t_V_2_reg_1026_reg(3 downto 2),
      DI(1) => \t_V_2_reg_1026_reg__0\(1),
      DI(0) => '0',
      O(3) => \x_reg_5477_reg[3]_i_3_n_4\,
      O(2) => \x_reg_5477_reg[3]_i_3_n_5\,
      O(1) => \x_reg_5477_reg[3]_i_3_n_6\,
      O(0) => \x_reg_5477_reg[3]_i_3_n_7\,
      S(3) => \x_reg_5477[3]_i_8_n_0\,
      S(2) => \x_reg_5477[3]_i_9_n_0\,
      S(1) => \x_reg_5477[3]_i_10_n_0\,
      S(0) => \t_V_2_reg_1026_reg__0\(0)
    );
\x_reg_5477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(4),
      Q => x_reg_5477(4),
      R => '0'
    );
\x_reg_5477_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_reg_5477_reg[4]_i_2_n_0\,
      CO(2) => \x_reg_5477_reg[4]_i_2_n_1\,
      CO(1) => \x_reg_5477_reg[4]_i_2_n_2\,
      CO(0) => \x_reg_5477_reg[4]_i_2_n_3\,
      CYINIT => \x_reg_5477[4]_i_3_n_0\,
      DI(3 downto 1) => B"000",
      DI(0) => \x_reg_5477[4]_i_4_n_0\,
      O(3 downto 0) => p_assign_1_fu_1642_p2(4 downto 1),
      S(3) => \x_reg_5477[4]_i_5_n_0\,
      S(2) => \x_reg_5477[4]_i_6_n_0\,
      S(1) => \x_reg_5477[4]_i_7_n_0\,
      S(0) => \t_V_2_reg_1026_reg__0\(1)
    );
\x_reg_5477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(5),
      Q => x_reg_5477(5),
      R => '0'
    );
\x_reg_5477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(6),
      Q => x_reg_5477(6),
      R => '0'
    );
\x_reg_5477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(7),
      Q => x_reg_5477(7),
      R => '0'
    );
\x_reg_5477_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[3]_i_2_n_0\,
      CO(3) => \x_reg_5477_reg[7]_i_2_n_0\,
      CO(2) => \x_reg_5477_reg[7]_i_2_n_1\,
      CO(1) => \x_reg_5477_reg[7]_i_2_n_2\,
      CO(0) => \x_reg_5477_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_294_2_reg_5345_reg__0\(6 downto 3),
      O(3 downto 0) => p_assign_2_fu_1661_p2(7 downto 4),
      S(3) => \x_reg_5477[7]_i_4_n_0\,
      S(2) => \x_reg_5477[7]_i_5_n_0\,
      S(1) => \x_reg_5477[7]_i_6_n_0\,
      S(0) => \x_reg_5477[7]_i_7_n_0\
    );
\x_reg_5477_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[3]_i_3_n_0\,
      CO(3) => \x_reg_5477_reg[7]_i_3_n_0\,
      CO(2) => \x_reg_5477_reg[7]_i_3_n_1\,
      CO(1) => \x_reg_5477_reg[7]_i_3_n_2\,
      CO(0) => \x_reg_5477_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t_V_2_reg_1026_reg(7 downto 4),
      O(3) => \x_reg_5477_reg[7]_i_3_n_4\,
      O(2) => \x_reg_5477_reg[7]_i_3_n_5\,
      O(1) => \x_reg_5477_reg[7]_i_3_n_6\,
      O(0) => \x_reg_5477_reg[7]_i_3_n_7\,
      S(3) => \x_reg_5477[7]_i_8_n_0\,
      S(2) => \x_reg_5477[7]_i_9_n_0\,
      S(1) => \x_reg_5477[7]_i_10_n_0\,
      S(0) => \x_reg_5477[7]_i_11_n_0\
    );
\x_reg_5477_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(8),
      Q => x_reg_5477(8),
      R => '0'
    );
\x_reg_5477_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_reg_5477_reg[4]_i_2_n_0\,
      CO(3) => \x_reg_5477_reg[8]_i_2_n_0\,
      CO(2) => \x_reg_5477_reg[8]_i_2_n_1\,
      CO(1) => \x_reg_5477_reg[8]_i_2_n_2\,
      CO(0) => \x_reg_5477_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_1_fu_1642_p2(8 downto 5),
      S(3) => \x_reg_5477[8]_i_3_n_0\,
      S(2) => \x_reg_5477[8]_i_4_n_0\,
      S(1) => \x_reg_5477[8]_i_5_n_0\,
      S(0) => \x_reg_5477[8]_i_6_n_0\
    );
\x_reg_5477_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \or_cond_i_i_reg_5473[0]_i_1_n_0\,
      D => x_fu_1674_p3(9),
      Q => x_reg_5477(9),
      R => '0'
    );
\y_1_0_1_reg_5404[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_7\,
      O => y_1_0_1_fu_1475_p3(0)
    );
\y_1_0_1_reg_5404[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_1_reg_5404[0]_i_10_n_0\
    );
\y_1_0_1_reg_5404[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_1_reg_5404[0]_i_11_n_0\
    );
\y_1_0_1_reg_5404[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_1_reg_5404[0]_i_12_n_0\
    );
\y_1_0_1_reg_5404[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_1_reg_5404[0]_i_13_n_0\
    );
\y_1_0_1_reg_5404[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_1_reg_5404[0]_i_14_n_0\
    );
\y_1_0_1_reg_5404[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_1_reg_5404[0]_i_15_n_0\
    );
\y_1_0_1_reg_5404[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_1_reg_5404[0]_i_16_n_0\
    );
\y_1_0_1_reg_5404[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_1_reg_5404[0]_i_4_n_0\
    );
\y_1_0_1_reg_5404[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_1_reg_5404[0]_i_5_n_0\
    );
\y_1_0_1_reg_5404[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_1_reg_5404[0]_i_6_n_0\
    );
\y_1_0_1_reg_5404[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_1_reg_5404[0]_i_7_n_0\
    );
\y_1_0_1_reg_5404[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_1_reg_5404[0]_i_9_n_0\
    );
\y_1_0_1_reg_5404[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB88BB8B8"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      I1 => \y_1_0_1_reg_5404[2]_i_3_n_0\,
      I2 => \y_1_0_1_reg_5404[1]_i_2_n_0\,
      I3 => \y_1_0_1_reg_5404_reg[2]_i_4_n_0\,
      I4 => tmp_1_reg_5317(0),
      I5 => y_1_0_1_fu_1475_p3(0),
      O => y_1_0_1_fu_1475_p3(1)
    );
\y_1_0_1_reg_5404[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(1),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      O => \y_1_0_1_reg_5404[1]_i_2_n_0\
    );
\y_1_0_1_reg_5404[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BB8BB8B88"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_2_n_5\,
      I1 => \y_1_0_1_reg_5404[2]_i_3_n_0\,
      I2 => \y_1_0_1_reg_5404_reg[2]_i_4_n_0\,
      I3 => \y_1_0_1_reg_5404[2]_i_5_n_0\,
      I4 => \y_1_0_1_reg_5404[2]_i_6_n_0\,
      I5 => p_neg394_i_reg_5322(1),
      O => y_1_0_1_fu_1475_p3(2)
    );
\y_1_0_1_reg_5404[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_114_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(9),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_114_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_1_reg_5404[2]_i_100_n_0\
    );
\y_1_0_1_reg_5404[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_1_reg_5404[2]_i_141_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(6),
      O => \y_1_0_1_reg_5404[2]_i_101_n_0\
    );
\y_1_0_1_reg_5404[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_1_reg_5404[2]_i_143_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(4),
      O => \y_1_0_1_reg_5404[2]_i_102_n_0\
    );
\y_1_0_1_reg_5404[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_2_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(3),
      I4 => \tmp_1_reg_5317_reg[31]_0\(2),
      I5 => \y_1_0_1_reg_5404[2]_i_6_n_0\,
      O => \y_1_0_1_reg_5404[2]_i_103_n_0\
    );
\y_1_0_1_reg_5404[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(1),
      I4 => \tmp_1_reg_5317_reg[31]_0\(0),
      I5 => y_1_0_1_fu_1475_p3(0),
      O => \y_1_0_1_reg_5404[2]_i_104_n_0\
    );
\y_1_0_1_reg_5404[2]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_144_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(6),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_1_reg_5404[2]_i_105_n_0\
    );
\y_1_0_1_reg_5404[2]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_145_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(4),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_1_reg_5404[2]_i_106_n_0\
    );
\y_1_0_1_reg_5404[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(3),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      I4 => \y_1_0_1_reg_5404[2]_i_6_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_1_reg_5404[2]_i_107_n_0\
    );
\y_1_0_1_reg_5404[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(1),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      I4 => y_1_0_1_fu_1475_p3(0),
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_1_reg_5404[2]_i_108_n_0\
    );
\y_1_0_1_reg_5404[2]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(15),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_110_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_109_n_0\
    );
\y_1_0_1_reg_5404[2]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(13),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_110_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_111_n_0\
    );
\y_1_0_1_reg_5404[2]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(11),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_114_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_113_n_0\
    );
\y_1_0_1_reg_5404[2]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(9),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_114_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_115_n_0\
    );
\y_1_0_1_reg_5404[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_110_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(15),
      O => \y_1_0_1_reg_5404[2]_i_117_n_0\
    );
\y_1_0_1_reg_5404[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_110_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(13),
      O => \y_1_0_1_reg_5404[2]_i_118_n_0\
    );
\y_1_0_1_reg_5404[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_114_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(11),
      O => \y_1_0_1_reg_5404[2]_i_119_n_0\
    );
\y_1_0_1_reg_5404[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_7_0_1_fu_1238_p2(31),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      I4 => \y_1_0_1_reg_5404_reg[0]_i_2_n_5\,
      I5 => p_assign_7_0_1_fu_1238_p2(30),
      O => \y_1_0_1_reg_5404[2]_i_12_n_0\
    );
\y_1_0_1_reg_5404[2]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_114_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(9),
      O => \y_1_0_1_reg_5404[2]_i_120_n_0\
    );
\y_1_0_1_reg_5404[2]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_1_reg_5404[2]_i_121_n_0\
    );
\y_1_0_1_reg_5404[2]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_1_reg_5404[2]_i_122_n_0\
    );
\y_1_0_1_reg_5404[2]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_1_reg_5404[2]_i_123_n_0\
    );
\y_1_0_1_reg_5404[2]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_1_reg_5404[2]_i_124_n_0\
    );
\y_1_0_1_reg_5404[2]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_1_reg_5404[2]_i_125_n_0\
    );
\y_1_0_1_reg_5404[2]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_1_reg_5404[2]_i_126_n_0\
    );
\y_1_0_1_reg_5404[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_1_reg_5404[2]_i_127_n_0\
    );
\y_1_0_1_reg_5404[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_1_reg_5404[2]_i_128_n_0\
    );
\y_1_0_1_reg_5404[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_1_reg_5404[2]_i_129_n_0\
    );
\y_1_0_1_reg_5404[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_1_reg_5404[2]_i_40_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_2_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(28),
      O => \y_1_0_1_reg_5404[2]_i_13_n_0\
    );
\y_1_0_1_reg_5404[2]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_1_reg_5404[2]_i_130_n_0\
    );
\y_1_0_1_reg_5404[2]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_1_reg_5404[2]_i_131_n_0\
    );
\y_1_0_1_reg_5404[2]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_1_reg_5404[2]_i_132_n_0\
    );
\y_1_0_1_reg_5404[2]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_142_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_133_n_0\
    );
\y_1_0_1_reg_5404[2]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_142_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_142_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_134_n_0\
    );
\y_1_0_1_reg_5404[2]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_2_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(2),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_2_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_135_n_0\
    );
\y_1_0_1_reg_5404[2]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(0),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_2_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_136_n_0\
    );
\y_1_0_1_reg_5404[2]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_142_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(7),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_142_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_1_reg_5404[2]_i_137_n_0\
    );
\y_1_0_1_reg_5404[2]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_142_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(5),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_142_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_1_reg_5404[2]_i_138_n_0\
    );
\y_1_0_1_reg_5404[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_2_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(3),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_1_reg_5404[2]_i_139_n_0\
    );
\y_1_0_1_reg_5404[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_1_reg_5404[2]_i_42_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(26),
      O => \y_1_0_1_reg_5404[2]_i_14_n_0\
    );
\y_1_0_1_reg_5404[2]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(1),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_1_reg_5404[2]_i_140_n_0\
    );
\y_1_0_1_reg_5404[2]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(7),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_142_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_141_n_0\
    );
\y_1_0_1_reg_5404[2]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(5),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_142_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_143_n_0\
    );
\y_1_0_1_reg_5404[2]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_142_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(7),
      O => \y_1_0_1_reg_5404[2]_i_144_n_0\
    );
\y_1_0_1_reg_5404[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_142_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(5),
      O => \y_1_0_1_reg_5404[2]_i_145_n_0\
    );
\y_1_0_1_reg_5404[2]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_1_reg_5404[2]_i_146_n_0\
    );
\y_1_0_1_reg_5404[2]_i_147\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_1_reg_5404[2]_i_147_n_0\
    );
\y_1_0_1_reg_5404[2]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_1_reg_5404[2]_i_148_n_0\
    );
\y_1_0_1_reg_5404[2]_i_149\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_1_reg_5404[2]_i_149_n_0\
    );
\y_1_0_1_reg_5404[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_1_reg_5404[2]_i_43_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(24),
      O => \y_1_0_1_reg_5404[2]_i_15_n_0\
    );
\y_1_0_1_reg_5404[2]_i_150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_1_reg_5404[2]_i_150_n_0\
    );
\y_1_0_1_reg_5404[2]_i_151\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_1_reg_5404[2]_i_151_n_0\
    );
\y_1_0_1_reg_5404[2]_i_152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_1_reg_5404[2]_i_152_n_0\
    );
\y_1_0_1_reg_5404[2]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_1_reg_5404[2]_i_153_n_0\
    );
\y_1_0_1_reg_5404[2]_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_1_reg_5404[2]_i_154_n_0\
    );
\y_1_0_1_reg_5404[2]_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_1_reg_5404[2]_i_155_n_0\
    );
\y_1_0_1_reg_5404[2]_i_156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_1_reg_5404[2]_i_156_n_0\
    );
\y_1_0_1_reg_5404[2]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_1_reg_5404[2]_i_157_n_0\
    );
\y_1_0_1_reg_5404[2]_i_158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_1_reg_5404[2]_i_158_n_0\
    );
\y_1_0_1_reg_5404[2]_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_1_reg_5404[2]_i_159_n_0\
    );
\y_1_0_1_reg_5404[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => p_assign_7_0_1_fu_1238_p2(30),
      I3 => p_assign_6_0_1_fu_1199_p2(31),
      I4 => \y_1_0_1_reg_5404_reg[0]_i_2_n_5\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_1_reg_5404[2]_i_16_n_0\
    );
\y_1_0_1_reg_5404[2]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_1_reg_5404[2]_i_160_n_0\
    );
\y_1_0_1_reg_5404[2]_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_1_reg_5404[2]_i_161_n_0\
    );
\y_1_0_1_reg_5404[2]_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_1_reg_5404[2]_i_162_n_0\
    );
\y_1_0_1_reg_5404[2]_i_163\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_1_reg_5404[2]_i_163_n_0\
    );
\y_1_0_1_reg_5404[2]_i_164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_1_reg_5404[2]_i_164_n_0\
    );
\y_1_0_1_reg_5404[2]_i_165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_1_reg_5404[2]_i_165_n_0\
    );
\y_1_0_1_reg_5404[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_45_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(28),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_2_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_1_reg_5404[2]_i_17_n_0\
    );
\y_1_0_1_reg_5404[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_46_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(26),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_1_reg_5404[2]_i_18_n_0\
    );
\y_1_0_1_reg_5404[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_47_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(24),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_1_reg_5404[2]_i_19_n_0\
    );
\y_1_0_1_reg_5404[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_assign_6_0_1_fu_1199_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => \tmp_1_reg_5317_reg[31]_0\(30),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_2_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_22_n_0\
    );
\y_1_0_1_reg_5404[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_2_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_2_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_23_n_0\
    );
\y_1_0_1_reg_5404[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_3_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_24_n_0\
    );
\y_1_0_1_reg_5404[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_3_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_3_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_25_n_0\
    );
\y_1_0_1_reg_5404[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_1_reg_5404[2]_i_26_n_0\
    );
\y_1_0_1_reg_5404[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[0]_i_2_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(29),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_2_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_1_reg_5404[2]_i_27_n_0\
    );
\y_1_0_1_reg_5404[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[0]_i_3_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(27),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_3_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_1_reg_5404[2]_i_28_n_0\
    );
\y_1_0_1_reg_5404[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[0]_i_3_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(25),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_3_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_1_reg_5404[2]_i_29_n_0\
    );
\y_1_0_1_reg_5404[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_368_0_1_fu_1219_p2,
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      O => \y_1_0_1_reg_5404[2]_i_3_n_0\
    );
\y_1_0_1_reg_5404[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_1_reg_5404[2]_i_70_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(22),
      O => \y_1_0_1_reg_5404[2]_i_31_n_0\
    );
\y_1_0_1_reg_5404[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_1_reg_5404[2]_i_71_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(20),
      O => \y_1_0_1_reg_5404[2]_i_32_n_0\
    );
\y_1_0_1_reg_5404[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_1_reg_5404[2]_i_73_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(18),
      O => \y_1_0_1_reg_5404[2]_i_33_n_0\
    );
\y_1_0_1_reg_5404[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_1_reg_5404[2]_i_75_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(16),
      O => \y_1_0_1_reg_5404[2]_i_34_n_0\
    );
\y_1_0_1_reg_5404[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_77_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(22),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_1_reg_5404[2]_i_35_n_0\
    );
\y_1_0_1_reg_5404[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_78_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(20),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_1_reg_5404[2]_i_36_n_0\
    );
\y_1_0_1_reg_5404[2]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_79_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(18),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_1_reg_5404[2]_i_37_n_0\
    );
\y_1_0_1_reg_5404[2]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_80_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(16),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_1_reg_5404[2]_i_38_n_0\
    );
\y_1_0_1_reg_5404[2]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(29),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_2_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_40_n_0\
    );
\y_1_0_1_reg_5404[2]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(27),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_3_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_42_n_0\
    );
\y_1_0_1_reg_5404[2]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(25),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_3_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_43_n_0\
    );
\y_1_0_1_reg_5404[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_2_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(29),
      O => \y_1_0_1_reg_5404[2]_i_45_n_0\
    );
\y_1_0_1_reg_5404[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_3_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(27),
      O => \y_1_0_1_reg_5404[2]_i_46_n_0\
    );
\y_1_0_1_reg_5404[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_3_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(25),
      O => \y_1_0_1_reg_5404[2]_i_47_n_0\
    );
\y_1_0_1_reg_5404[2]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_1_reg_5404[2]_i_48_n_0\
    );
\y_1_0_1_reg_5404[2]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_1_reg_5404[2]_i_49_n_0\
    );
\y_1_0_1_reg_5404[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD5D5D0DF4545404"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_2_n_7\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \t_V_reg_1015_reg_n_0_[0]\,
      I4 => p_assign_7_0_1_fu_1238_p2(1),
      I5 => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_5_n_0\
    );
\y_1_0_1_reg_5404[2]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_1_reg_5404[2]_i_50_n_0\
    );
\y_1_0_1_reg_5404[2]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_1_reg_5404[2]_i_51_n_0\
    );
\y_1_0_1_reg_5404[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_8_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_53_n_0\
    );
\y_1_0_1_reg_5404[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_8_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_1_reg_5404_reg[0]_i_8_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_54_n_0\
    );
\y_1_0_1_reg_5404[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_74_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_55_n_0\
    );
\y_1_0_1_reg_5404[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_74_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_74_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_56_n_0\
    );
\y_1_0_1_reg_5404[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[0]_i_8_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(23),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_8_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_1_reg_5404[2]_i_57_n_0\
    );
\y_1_0_1_reg_5404[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[0]_i_8_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(21),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_8_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_1_reg_5404[2]_i_58_n_0\
    );
\y_1_0_1_reg_5404[2]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_74_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(19),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_74_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_1_reg_5404[2]_i_59_n_0\
    );
\y_1_0_1_reg_5404[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(2),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_2_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_6_n_0\
    );
\y_1_0_1_reg_5404[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_74_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(17),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_74_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_1_reg_5404[2]_i_60_n_0\
    );
\y_1_0_1_reg_5404[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_1_reg_5404[2]_i_109_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(14),
      O => \y_1_0_1_reg_5404[2]_i_62_n_0\
    );
\y_1_0_1_reg_5404[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_1_reg_5404[2]_i_111_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(12),
      O => \y_1_0_1_reg_5404[2]_i_63_n_0\
    );
\y_1_0_1_reg_5404[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_1_reg_5404[2]_i_113_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_5\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(10),
      O => \y_1_0_1_reg_5404[2]_i_64_n_0\
    );
\y_1_0_1_reg_5404[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_1_reg_5404[2]_i_115_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_7\,
      I4 => p_assign_6_0_1_fu_1199_p2(31),
      I5 => p_assign_7_0_1_fu_1238_p2(8),
      O => \y_1_0_1_reg_5404[2]_i_65_n_0\
    );
\y_1_0_1_reg_5404[2]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_117_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(14),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_1_reg_5404[2]_i_66_n_0\
    );
\y_1_0_1_reg_5404[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_118_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(12),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_1_reg_5404[2]_i_67_n_0\
    );
\y_1_0_1_reg_5404[2]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_119_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(10),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_5\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_1_reg_5404[2]_i_68_n_0\
    );
\y_1_0_1_reg_5404[2]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_1_reg_5404[2]_i_120_n_0\,
      I1 => p_assign_7_0_1_fu_1238_p2(8),
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_7\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_1_reg_5404[2]_i_69_n_0\
    );
\y_1_0_1_reg_5404[2]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_1_reg_5404[2]_i_7_n_0\
    );
\y_1_0_1_reg_5404[2]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(23),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_8_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_70_n_0\
    );
\y_1_0_1_reg_5404[2]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(21),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[0]_i_8_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_71_n_0\
    );
\y_1_0_1_reg_5404[2]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(19),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_74_n_4\,
      O => \y_1_0_1_reg_5404[2]_i_73_n_0\
    );
\y_1_0_1_reg_5404[2]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_1_fu_1238_p2(17),
      I1 => p_assign_6_0_1_fu_1199_p2(31),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_74_n_6\,
      O => \y_1_0_1_reg_5404[2]_i_75_n_0\
    );
\y_1_0_1_reg_5404[2]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_8_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(23),
      O => \y_1_0_1_reg_5404[2]_i_77_n_0\
    );
\y_1_0_1_reg_5404[2]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_1_reg_5404_reg[0]_i_8_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(21),
      O => \y_1_0_1_reg_5404[2]_i_78_n_0\
    );
\y_1_0_1_reg_5404[2]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_74_n_4\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(19),
      O => \y_1_0_1_reg_5404[2]_i_79_n_0\
    );
\y_1_0_1_reg_5404[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_1_reg_5404[2]_i_8_n_0\
    );
\y_1_0_1_reg_5404[2]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_74_n_6\,
      I2 => p_assign_6_0_1_fu_1199_p2(31),
      I3 => p_assign_7_0_1_fu_1238_p2(17),
      O => \y_1_0_1_reg_5404[2]_i_80_n_0\
    );
\y_1_0_1_reg_5404[2]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_1_reg_5404[2]_i_81_n_0\
    );
\y_1_0_1_reg_5404[2]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_1_reg_5404[2]_i_82_n_0\
    );
\y_1_0_1_reg_5404[2]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_1_reg_5404[2]_i_83_n_0\
    );
\y_1_0_1_reg_5404[2]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_1_reg_5404[2]_i_84_n_0\
    );
\y_1_0_1_reg_5404[2]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_1_reg_5404[2]_i_85_n_0\
    );
\y_1_0_1_reg_5404[2]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_1_reg_5404[2]_i_86_n_0\
    );
\y_1_0_1_reg_5404[2]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_1_reg_5404[2]_i_87_n_0\
    );
\y_1_0_1_reg_5404[2]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_1_reg_5404[2]_i_88_n_0\
    );
\y_1_0_1_reg_5404[2]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_1_reg_5404[2]_i_89_n_0\
    );
\y_1_0_1_reg_5404[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_1_reg_5404[2]_i_9_n_0\
    );
\y_1_0_1_reg_5404[2]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_1_reg_5404[2]_i_90_n_0\
    );
\y_1_0_1_reg_5404[2]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_1_reg_5404[2]_i_91_n_0\
    );
\y_1_0_1_reg_5404[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_110_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_93_n_0\
    );
\y_1_0_1_reg_5404[2]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_110_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_110_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_94_n_0\
    );
\y_1_0_1_reg_5404[2]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_114_n_4\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_5\,
      O => \y_1_0_1_reg_5404[2]_i_95_n_0\
    );
\y_1_0_1_reg_5404[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_1_reg_5404_reg[2]_i_114_n_6\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_1_reg_5404_reg[2]_i_114_n_7\,
      O => \y_1_0_1_reg_5404[2]_i_96_n_0\
    );
\y_1_0_1_reg_5404[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_110_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(15),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_110_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_1_reg_5404[2]_i_97_n_0\
    );
\y_1_0_1_reg_5404[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_110_n_6\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(13),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_110_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_1_reg_5404[2]_i_98_n_0\
    );
\y_1_0_1_reg_5404[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_1_reg_5404_reg[2]_i_114_n_4\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(11),
      I2 => \y_1_0_1_reg_5404_reg[2]_i_114_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_1_reg_5404[2]_i_99_n_0\
    );
\y_1_0_1_reg_5404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_1_fu_1475_p3(0),
      Q => y_1_0_1_reg_5404(0),
      R => '0'
    );
\y_1_0_1_reg_5404_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[0]_i_3_n_0\,
      CO(3) => \NLW_y_1_0_1_reg_5404_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \y_1_0_1_reg_5404_reg[0]_i_2_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[0]_i_2_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \t_V_reg_1015_reg_n_0_[30]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[29]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[28]\,
      O(3) => p_assign_6_0_1_fu_1199_p2(31),
      O(2) => \y_1_0_1_reg_5404_reg[0]_i_2_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[0]_i_2_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[0]_i_2_n_7\,
      S(3) => \y_1_0_1_reg_5404[0]_i_4_n_0\,
      S(2) => \y_1_0_1_reg_5404[0]_i_5_n_0\,
      S(1) => \y_1_0_1_reg_5404[0]_i_6_n_0\,
      S(0) => \y_1_0_1_reg_5404[0]_i_7_n_0\
    );
\y_1_0_1_reg_5404_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[0]_i_8_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[0]_i_3_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[0]_i_3_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[0]_i_3_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[27]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[26]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[25]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[24]\,
      O(3) => \y_1_0_1_reg_5404_reg[0]_i_3_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[0]_i_3_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[0]_i_3_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[0]_i_3_n_7\,
      S(3) => \y_1_0_1_reg_5404[0]_i_9_n_0\,
      S(2) => \y_1_0_1_reg_5404[0]_i_10_n_0\,
      S(1) => \y_1_0_1_reg_5404[0]_i_11_n_0\,
      S(0) => \y_1_0_1_reg_5404[0]_i_12_n_0\
    );
\y_1_0_1_reg_5404_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_74_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[0]_i_8_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[0]_i_8_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[0]_i_8_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[23]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[22]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[21]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[20]\,
      O(3) => \y_1_0_1_reg_5404_reg[0]_i_8_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[0]_i_8_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[0]_i_8_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[0]_i_8_n_7\,
      S(3) => \y_1_0_1_reg_5404[0]_i_13_n_0\,
      S(2) => \y_1_0_1_reg_5404[0]_i_14_n_0\,
      S(1) => \y_1_0_1_reg_5404[0]_i_15_n_0\,
      S(0) => \y_1_0_1_reg_5404[0]_i_16_n_0\
    );
\y_1_0_1_reg_5404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_1_fu_1475_p3(1),
      Q => y_1_0_1_reg_5404(1),
      R => '0'
    );
\y_1_0_1_reg_5404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_1_fu_1475_p3(2),
      Q => y_1_0_1_reg_5404(2),
      R => '0'
    );
\y_1_0_1_reg_5404_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_21_n_0\,
      CO(3) => tmp_368_0_1_fu_1219_p2,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_10_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_10_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_22_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_23_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_24_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_25_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_26_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_27_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_28_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_29_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_30_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_11_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_11_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_11_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_31_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_32_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_33_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_34_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_35_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_36_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_37_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_38_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_114_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_110_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_110_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_110_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_110_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[15]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[14]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[13]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[12]\,
      O(3) => \y_1_0_1_reg_5404_reg[2]_i_110_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[2]_i_110_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[2]_i_110_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[2]_i_110_n_7\,
      S(3) => \y_1_0_1_reg_5404[2]_i_146_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_147_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_148_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_149_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_116_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_112_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_112_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_112_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(12 downto 9),
      S(3) => \y_1_0_1_reg_5404[2]_i_150_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_151_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_152_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_153_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_142_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_114_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_114_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_114_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[11]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[10]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[9]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[8]\,
      O(3) => \y_1_0_1_reg_5404_reg[2]_i_114_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[2]_i_114_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[2]_i_114_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[2]_i_114_n_7\,
      S(3) => \y_1_0_1_reg_5404[2]_i_154_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_155_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_156_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_157_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_20_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_116_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_116_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_116_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(8 downto 5),
      S(3) => \y_1_0_1_reg_5404[2]_i_158_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_159_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_160_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_161_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_2_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_142_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_142_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_142_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_142_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[7]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[6]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[5]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[4]\,
      O(3) => \y_1_0_1_reg_5404_reg[2]_i_142_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[2]_i_142_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[2]_i_142_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[2]_i_142_n_7\,
      S(3) => \y_1_0_1_reg_5404[2]_i_162_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_163_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_164_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_165_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_2_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_2_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_2_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[3]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[2]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => \y_1_0_1_reg_5404_reg[2]_i_2_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[2]_i_2_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[2]_i_2_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[2]_i_2_n_7\,
      S(3) => \y_1_0_1_reg_5404[2]_i_7_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_8_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_9_n_0\,
      S(0) => \t_V_reg_1015_reg_n_0_[0]\
    );
\y_1_0_1_reg_5404_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_20_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_20_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_20_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_20_n_3\,
      CYINIT => p_assign_7_fu_1175_p2(0),
      DI(3 downto 1) => B"000",
      DI(0) => \y_1_0_1_reg_5404[2]_i_48_n_0\,
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(4 downto 1),
      S(3) => \y_1_0_1_reg_5404[2]_i_49_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_50_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_51_n_0\,
      S(0) => \t_V_reg_1015_reg_n_0_[1]\
    );
\y_1_0_1_reg_5404_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_52_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_21_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_21_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_21_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_53_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_54_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_55_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_56_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_57_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_58_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_59_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_60_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_61_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_30_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_30_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_30_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_62_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_63_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_64_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_65_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_66_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_67_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_68_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_69_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_41_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_1_reg_5404_reg[2]_i_39_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_39_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_1_0_1_reg_5404_reg[2]_i_39_O_UNCONNECTED\(3),
      O(2 downto 0) => p_assign_7_0_1_fu_1238_p2(31 downto 29),
      S(3) => '0',
      S(2) => \y_1_0_1_reg_5404[2]_i_81_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_82_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_83_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_11_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_4_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_4_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_4_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_12_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_13_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_14_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_15_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_16_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_17_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_18_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_19_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_44_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_41_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_41_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_41_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(28 downto 25),
      S(3) => \y_1_0_1_reg_5404[2]_i_84_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_85_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_86_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_87_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_72_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_44_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_44_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_44_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(24 downto 21),
      S(3) => \y_1_0_1_reg_5404[2]_i_88_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_89_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_90_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_91_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_92_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_52_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_52_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_52_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_93_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_94_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_95_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_96_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_97_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_98_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_99_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_100_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_61_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_61_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_61_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_101_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_102_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_103_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_104_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_61_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_105_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_106_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_107_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_108_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_76_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_72_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_72_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_72_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(20 downto 17),
      S(3) => \y_1_0_1_reg_5404[2]_i_121_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_122_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_123_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_124_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_74\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_110_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_74_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_74_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_74_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_74_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[19]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[18]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[17]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[16]\,
      O(3) => \y_1_0_1_reg_5404_reg[2]_i_74_n_4\,
      O(2) => \y_1_0_1_reg_5404_reg[2]_i_74_n_5\,
      O(1) => \y_1_0_1_reg_5404_reg[2]_i_74_n_6\,
      O(0) => \y_1_0_1_reg_5404_reg[2]_i_74_n_7\,
      S(3) => \y_1_0_1_reg_5404[2]_i_125_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_126_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_127_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_128_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_1_reg_5404_reg[2]_i_112_n_0\,
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_76_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_76_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_76_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_76_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_1_fu_1238_p2(16 downto 13),
      S(3) => \y_1_0_1_reg_5404[2]_i_129_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_130_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_131_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_132_n_0\
    );
\y_1_0_1_reg_5404_reg[2]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_1_reg_5404_reg[2]_i_92_n_0\,
      CO(2) => \y_1_0_1_reg_5404_reg[2]_i_92_n_1\,
      CO(1) => \y_1_0_1_reg_5404_reg[2]_i_92_n_2\,
      CO(0) => \y_1_0_1_reg_5404_reg[2]_i_92_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_1_reg_5404[2]_i_133_n_0\,
      DI(2) => \y_1_0_1_reg_5404[2]_i_134_n_0\,
      DI(1) => \y_1_0_1_reg_5404[2]_i_135_n_0\,
      DI(0) => \y_1_0_1_reg_5404[2]_i_136_n_0\,
      O(3 downto 0) => \NLW_y_1_0_1_reg_5404_reg[2]_i_92_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_1_reg_5404[2]_i_137_n_0\,
      S(2) => \y_1_0_1_reg_5404[2]_i_138_n_0\,
      S(1) => \y_1_0_1_reg_5404[2]_i_139_n_0\,
      S(0) => \y_1_0_1_reg_5404[2]_i_140_n_0\
    );
\y_1_0_2_reg_5409[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC30FC30FC3021ED"
    )
        port map (
      I0 => tmp_368_0_2_fu_1282_p2,
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409[1]_i_4_n_0\,
      I3 => p_assign_7_0_2_fu_1301_p2(1),
      I4 => \y_1_0_2_reg_5409[1]_i_6_n_0\,
      I5 => \y_1_0_2_reg_5409_reg[2]_i_4_n_0\,
      O => y_1_0_2_fu_1491_p3(1)
    );
\y_1_0_2_reg_5409[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_16_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_10_n_0\
    );
\y_1_0_2_reg_5409[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_16_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_11_n_0\
    );
\y_1_0_2_reg_5409[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_3_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_2_reg_5409[1]_i_12_n_0\
    );
\y_1_0_2_reg_5409[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[1]_i_3_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(29),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_16_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_2_reg_5409[1]_i_13_n_0\
    );
\y_1_0_2_reg_5409[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[1]_i_16_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(27),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_16_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_2_reg_5409[1]_i_14_n_0\
    );
\y_1_0_2_reg_5409[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[1]_i_16_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(25),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_33_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_2_reg_5409[1]_i_15_n_0\
    );
\y_1_0_2_reg_5409[1]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_2_reg_5409[1]_i_17_n_0\
    );
\y_1_0_2_reg_5409[1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_2_reg_5409[1]_i_18_n_0\
    );
\y_1_0_2_reg_5409[1]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_2_reg_5409[1]_i_19_n_0\
    );
\y_1_0_2_reg_5409[1]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_2_reg_5409[1]_i_20_n_0\
    );
\y_1_0_2_reg_5409[1]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_2_reg_5409[1]_i_21_n_0\
    );
\y_1_0_2_reg_5409[1]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_2_reg_5409[1]_i_22_n_0\
    );
\y_1_0_2_reg_5409[1]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_2_reg_5409[1]_i_23_n_0\
    );
\y_1_0_2_reg_5409[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_33_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_25_n_0\
    );
\y_1_0_2_reg_5409[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_33_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_26_n_0\
    );
\y_1_0_2_reg_5409[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_49_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_27_n_0\
    );
\y_1_0_2_reg_5409[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_49_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_28_n_0\
    );
\y_1_0_2_reg_5409[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_33_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(23),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_33_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_2_reg_5409[1]_i_29_n_0\
    );
\y_1_0_2_reg_5409[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_33_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(21),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_49_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_2_reg_5409[1]_i_30_n_0\
    );
\y_1_0_2_reg_5409[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_49_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(19),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_49_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_2_reg_5409[1]_i_31_n_0\
    );
\y_1_0_2_reg_5409[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_49_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(17),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_53_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_2_reg_5409[1]_i_32_n_0\
    );
\y_1_0_2_reg_5409[1]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_2_reg_5409[1]_i_33_n_0\
    );
\y_1_0_2_reg_5409[1]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_2_reg_5409[1]_i_34_n_0\
    );
\y_1_0_2_reg_5409[1]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_2_reg_5409[1]_i_35_n_0\
    );
\y_1_0_2_reg_5409[1]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_2_reg_5409[1]_i_36_n_0\
    );
\y_1_0_2_reg_5409[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_53_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_38_n_0\
    );
\y_1_0_2_reg_5409[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_53_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_39_n_0\
    );
\y_1_0_2_reg_5409[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_2_reg_5409[1]_i_4_n_0\
    );
\y_1_0_2_reg_5409[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_84_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_40_n_0\
    );
\y_1_0_2_reg_5409[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_84_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_41_n_0\
    );
\y_1_0_2_reg_5409[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_53_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(15),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_53_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_2_reg_5409[1]_i_42_n_0\
    );
\y_1_0_2_reg_5409[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_53_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(13),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_84_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_2_reg_5409[1]_i_43_n_0\
    );
\y_1_0_2_reg_5409[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_84_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(11),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_84_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_2_reg_5409[1]_i_44_n_0\
    );
\y_1_0_2_reg_5409[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_84_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(9),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_88_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_2_reg_5409[1]_i_45_n_0\
    );
\y_1_0_2_reg_5409[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_88_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_46_n_0\
    );
\y_1_0_2_reg_5409[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_88_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_2_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_47_n_0\
    );
\y_1_0_2_reg_5409[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_2_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(2),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_2_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_48_n_0\
    );
\y_1_0_2_reg_5409[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E282"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \t_V_reg_1015_reg_n_0_[1]\,
      I2 => \t_V_reg_1015_reg_n_0_[0]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_2_reg_5409[1]_i_49_n_0\
    );
\y_1_0_2_reg_5409[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_88_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(7),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_88_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_2_reg_5409[1]_i_50_n_0\
    );
\y_1_0_2_reg_5409[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_88_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(5),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_2_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_2_reg_5409[1]_i_51_n_0\
    );
\y_1_0_2_reg_5409[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_2_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(3),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_2_reg_5409[1]_i_52_n_0\
    );
\y_1_0_2_reg_5409[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \t_V_reg_1015_reg_n_0_[1]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_0_2_reg_5409[1]_i_53_n_0\
    );
\y_1_0_2_reg_5409[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => tmp_1_reg_5317(0),
      O => \y_1_0_2_reg_5409[1]_i_6_n_0\
    );
\y_1_0_2_reg_5409[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_assign_6_0_2_fu_1262_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => \tmp_1_reg_5317_reg[31]_0\(30),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_3_n_6\,
      O => \y_1_0_2_reg_5409[1]_i_8_n_0\
    );
\y_1_0_2_reg_5409[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_3_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_4\,
      O => \y_1_0_2_reg_5409[1]_i_9_n_0\
    );
\y_1_0_2_reg_5409[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BB8BB8B88"
    )
        port map (
      I0 => \y_1_0_2_reg_5409_reg[2]_i_2_n_6\,
      I1 => \y_1_0_2_reg_5409[2]_i_3_n_0\,
      I2 => \y_1_0_2_reg_5409_reg[2]_i_4_n_0\,
      I3 => \y_1_0_2_reg_5409[2]_i_5_n_0\,
      I4 => \y_1_0_2_reg_5409[2]_i_6_n_0\,
      I5 => p_neg394_i_reg_5322(1),
      O => y_1_0_2_fu_1491_p3(2)
    );
\y_1_0_2_reg_5409[2]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_2_reg_5409[2]_i_100_n_0\
    );
\y_1_0_2_reg_5409[2]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_2_reg_5409[2]_i_101_n_0\
    );
\y_1_0_2_reg_5409[2]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_2_reg_5409[2]_i_102_n_0\
    );
\y_1_0_2_reg_5409[2]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_2_reg_5409[2]_i_103_n_0\
    );
\y_1_0_2_reg_5409[2]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_2_reg_5409[2]_i_104_n_0\
    );
\y_1_0_2_reg_5409[2]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_2_reg_5409[2]_i_105_n_0\
    );
\y_1_0_2_reg_5409[2]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_2_reg_5409[2]_i_106_n_0\
    );
\y_1_0_2_reg_5409[2]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_2_reg_5409[2]_i_107_n_0\
    );
\y_1_0_2_reg_5409[2]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_2_reg_5409[2]_i_108_n_0\
    );
\y_1_0_2_reg_5409[2]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_2_reg_5409[2]_i_109_n_0\
    );
\y_1_0_2_reg_5409[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_7_0_2_fu_1301_p2(31),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      I4 => \y_1_0_2_reg_5409_reg[1]_i_3_n_6\,
      I5 => p_assign_7_0_2_fu_1301_p2(30),
      O => \y_1_0_2_reg_5409[2]_i_11_n_0\
    );
\y_1_0_2_reg_5409[2]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(7),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_88_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_110_n_0\
    );
\y_1_0_2_reg_5409[2]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(5),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_88_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_111_n_0\
    );
\y_1_0_2_reg_5409[2]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_88_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(7),
      O => \y_1_0_2_reg_5409[2]_i_112_n_0\
    );
\y_1_0_2_reg_5409[2]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_88_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(5),
      O => \y_1_0_2_reg_5409[2]_i_113_n_0\
    );
\y_1_0_2_reg_5409[2]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_2_reg_5409[2]_i_114_n_0\
    );
\y_1_0_2_reg_5409[2]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_2_reg_5409[2]_i_115_n_0\
    );
\y_1_0_2_reg_5409[2]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_2_reg_5409[2]_i_116_n_0\
    );
\y_1_0_2_reg_5409[2]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_2_reg_5409[2]_i_117_n_0\
    );
\y_1_0_2_reg_5409[2]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_2_reg_5409[2]_i_118_n_0\
    );
\y_1_0_2_reg_5409[2]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_2_reg_5409[2]_i_119_n_0\
    );
\y_1_0_2_reg_5409[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_2_reg_5409[2]_i_29_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(28),
      O => \y_1_0_2_reg_5409[2]_i_12_n_0\
    );
\y_1_0_2_reg_5409[2]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_2_reg_5409[2]_i_120_n_0\
    );
\y_1_0_2_reg_5409[2]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_2_reg_5409[2]_i_121_n_0\
    );
\y_1_0_2_reg_5409[2]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_2_reg_5409[2]_i_122_n_0\
    );
\y_1_0_2_reg_5409[2]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_2_reg_5409[2]_i_123_n_0\
    );
\y_1_0_2_reg_5409[2]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_2_reg_5409[2]_i_124_n_0\
    );
\y_1_0_2_reg_5409[2]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_2_reg_5409[2]_i_125_n_0\
    );
\y_1_0_2_reg_5409[2]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_2_reg_5409[2]_i_126_n_0\
    );
\y_1_0_2_reg_5409[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_2_reg_5409[2]_i_127_n_0\
    );
\y_1_0_2_reg_5409[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_2_reg_5409[2]_i_128_n_0\
    );
\y_1_0_2_reg_5409[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_2_reg_5409[2]_i_129_n_0\
    );
\y_1_0_2_reg_5409[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_2_reg_5409[2]_i_31_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(26),
      O => \y_1_0_2_reg_5409[2]_i_13_n_0\
    );
\y_1_0_2_reg_5409[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_2_reg_5409[2]_i_32_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(24),
      O => \y_1_0_2_reg_5409[2]_i_14_n_0\
    );
\y_1_0_2_reg_5409[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => p_assign_7_0_2_fu_1301_p2(30),
      I3 => p_assign_6_0_2_fu_1262_p2(31),
      I4 => \y_1_0_2_reg_5409_reg[1]_i_3_n_6\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_2_reg_5409[2]_i_15_n_0\
    );
\y_1_0_2_reg_5409[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_35_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(28),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_2_reg_5409[2]_i_16_n_0\
    );
\y_1_0_2_reg_5409[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_36_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(26),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[1]_i_16_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_2_reg_5409[2]_i_17_n_0\
    );
\y_1_0_2_reg_5409[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_37_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(24),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_2_reg_5409[2]_i_18_n_0\
    );
\y_1_0_2_reg_5409[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_2_reg_5409[2]_i_47_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(22),
      O => \y_1_0_2_reg_5409[2]_i_20_n_0\
    );
\y_1_0_2_reg_5409[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_2_reg_5409[2]_i_48_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(20),
      O => \y_1_0_2_reg_5409[2]_i_21_n_0\
    );
\y_1_0_2_reg_5409[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_2_reg_5409[2]_i_51_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(18),
      O => \y_1_0_2_reg_5409[2]_i_22_n_0\
    );
\y_1_0_2_reg_5409[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_2_reg_5409[2]_i_52_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(16),
      O => \y_1_0_2_reg_5409[2]_i_23_n_0\
    );
\y_1_0_2_reg_5409[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_55_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(22),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_33_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_2_reg_5409[2]_i_24_n_0\
    );
\y_1_0_2_reg_5409[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_56_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(20),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_2_reg_5409[2]_i_25_n_0\
    );
\y_1_0_2_reg_5409[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_57_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(18),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_49_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_2_reg_5409[2]_i_26_n_0\
    );
\y_1_0_2_reg_5409[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_58_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(16),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_2_reg_5409[2]_i_27_n_0\
    );
\y_1_0_2_reg_5409[2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(29),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_3_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_29_n_0\
    );
\y_1_0_2_reg_5409[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_368_0_2_fu_1282_p2,
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      O => \y_1_0_2_reg_5409[2]_i_3_n_0\
    );
\y_1_0_2_reg_5409[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(27),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_16_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_31_n_0\
    );
\y_1_0_2_reg_5409[2]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(25),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[1]_i_16_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_32_n_0\
    );
\y_1_0_2_reg_5409[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_3_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(29),
      O => \y_1_0_2_reg_5409[2]_i_35_n_0\
    );
\y_1_0_2_reg_5409[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_16_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(27),
      O => \y_1_0_2_reg_5409[2]_i_36_n_0\
    );
\y_1_0_2_reg_5409[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_2_reg_5409_reg[1]_i_16_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(25),
      O => \y_1_0_2_reg_5409[2]_i_37_n_0\
    );
\y_1_0_2_reg_5409[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_2_reg_5409[2]_i_82_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(14),
      O => \y_1_0_2_reg_5409[2]_i_39_n_0\
    );
\y_1_0_2_reg_5409[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_2_reg_5409[2]_i_83_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(12),
      O => \y_1_0_2_reg_5409[2]_i_40_n_0\
    );
\y_1_0_2_reg_5409[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_2_reg_5409[2]_i_86_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(10),
      O => \y_1_0_2_reg_5409[2]_i_41_n_0\
    );
\y_1_0_2_reg_5409[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_2_reg_5409[2]_i_87_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(8),
      O => \y_1_0_2_reg_5409[2]_i_42_n_0\
    );
\y_1_0_2_reg_5409[2]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_90_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(14),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_53_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_2_reg_5409[2]_i_43_n_0\
    );
\y_1_0_2_reg_5409[2]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_91_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(12),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_2_reg_5409[2]_i_44_n_0\
    );
\y_1_0_2_reg_5409[2]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_92_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(10),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_84_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_2_reg_5409[2]_i_45_n_0\
    );
\y_1_0_2_reg_5409[2]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_93_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(8),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_2_reg_5409[2]_i_46_n_0\
    );
\y_1_0_2_reg_5409[2]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(23),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_33_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_47_n_0\
    );
\y_1_0_2_reg_5409[2]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(21),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_33_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_48_n_0\
    );
\y_1_0_2_reg_5409[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71557133"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      I1 => tmp_1_reg_5317(0),
      I2 => p_assign_7_0_2_fu_1301_p2(1),
      I3 => p_assign_6_0_2_fu_1262_p2(31),
      I4 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_2_reg_5409[2]_i_5_n_0\
    );
\y_1_0_2_reg_5409[2]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(19),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_49_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_51_n_0\
    );
\y_1_0_2_reg_5409[2]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(17),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_49_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_52_n_0\
    );
\y_1_0_2_reg_5409[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_33_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(23),
      O => \y_1_0_2_reg_5409[2]_i_55_n_0\
    );
\y_1_0_2_reg_5409[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_33_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(21),
      O => \y_1_0_2_reg_5409[2]_i_56_n_0\
    );
\y_1_0_2_reg_5409[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_49_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(19),
      O => \y_1_0_2_reg_5409[2]_i_57_n_0\
    );
\y_1_0_2_reg_5409[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_49_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(17),
      O => \y_1_0_2_reg_5409[2]_i_58_n_0\
    );
\y_1_0_2_reg_5409[2]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_2_reg_5409[2]_i_59_n_0\
    );
\y_1_0_2_reg_5409[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(2),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_2_n_6\,
      O => \y_1_0_2_reg_5409[2]_i_6_n_0\
    );
\y_1_0_2_reg_5409[2]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_2_reg_5409[2]_i_60_n_0\
    );
\y_1_0_2_reg_5409[2]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_2_reg_5409[2]_i_61_n_0\
    );
\y_1_0_2_reg_5409[2]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_2_reg_5409[2]_i_62_n_0\
    );
\y_1_0_2_reg_5409[2]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_2_reg_5409[2]_i_63_n_0\
    );
\y_1_0_2_reg_5409[2]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_2_reg_5409[2]_i_64_n_0\
    );
\y_1_0_2_reg_5409[2]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_2_reg_5409[2]_i_65_n_0\
    );
\y_1_0_2_reg_5409[2]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_2_reg_5409[2]_i_66_n_0\
    );
\y_1_0_2_reg_5409[2]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_2_reg_5409[2]_i_67_n_0\
    );
\y_1_0_2_reg_5409[2]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_2_reg_5409[2]_i_68_n_0\
    );
\y_1_0_2_reg_5409[2]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_2_reg_5409[2]_i_69_n_0\
    );
\y_1_0_2_reg_5409[2]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_2_reg_5409[2]_i_7_n_0\
    );
\y_1_0_2_reg_5409[2]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_2_reg_5409[2]_i_70_n_0\
    );
\y_1_0_2_reg_5409[2]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_2_reg_5409[2]_i_71_n_0\
    );
\y_1_0_2_reg_5409[2]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_2_reg_5409[2]_i_72_n_0\
    );
\y_1_0_2_reg_5409[2]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_2_reg_5409[2]_i_73_n_0\
    );
\y_1_0_2_reg_5409[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_2_reg_5409[2]_i_110_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_6\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(6),
      O => \y_1_0_2_reg_5409[2]_i_74_n_0\
    );
\y_1_0_2_reg_5409[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_2_reg_5409[2]_i_111_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_2_n_4\,
      I4 => p_assign_6_0_2_fu_1262_p2(31),
      I5 => p_assign_7_0_2_fu_1301_p2(4),
      O => \y_1_0_2_reg_5409[2]_i_75_n_0\
    );
\y_1_0_2_reg_5409[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_2_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(3),
      I4 => \tmp_1_reg_5317_reg[31]_0\(2),
      I5 => \y_1_0_2_reg_5409[2]_i_6_n_0\,
      O => \y_1_0_2_reg_5409[2]_i_76_n_0\
    );
\y_1_0_2_reg_5409[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E2FAE20082AA82"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \t_V_reg_1015_reg_n_0_[1]\,
      I2 => \t_V_reg_1015_reg_n_0_[0]\,
      I3 => p_assign_6_0_2_fu_1262_p2(31),
      I4 => p_assign_7_0_2_fu_1301_p2(1),
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_2_reg_5409[2]_i_77_n_0\
    );
\y_1_0_2_reg_5409[2]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_112_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(6),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_88_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_2_reg_5409[2]_i_78_n_0\
    );
\y_1_0_2_reg_5409[2]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_2_reg_5409[2]_i_113_n_0\,
      I1 => p_assign_7_0_2_fu_1301_p2(4),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \y_1_0_2_reg_5409_reg[2]_i_2_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_2_reg_5409[2]_i_79_n_0\
    );
\y_1_0_2_reg_5409[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_2_reg_5409[2]_i_8_n_0\
    );
\y_1_0_2_reg_5409[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(3),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      I4 => \y_1_0_2_reg_5409[2]_i_6_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_2_reg_5409[2]_i_80_n_0\
    );
\y_1_0_2_reg_5409[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"408A45801520102A"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => p_assign_7_0_2_fu_1301_p2(1),
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => \t_V_reg_1015_reg_n_0_[0]\,
      I4 => \t_V_reg_1015_reg_n_0_[1]\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_0_2_reg_5409[2]_i_81_n_0\
    );
\y_1_0_2_reg_5409[2]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(15),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_53_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_82_n_0\
    );
\y_1_0_2_reg_5409[2]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(13),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_53_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_83_n_0\
    );
\y_1_0_2_reg_5409[2]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(11),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_84_n_5\,
      O => \y_1_0_2_reg_5409[2]_i_86_n_0\
    );
\y_1_0_2_reg_5409[2]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_2_fu_1301_p2(9),
      I1 => p_assign_6_0_2_fu_1262_p2(31),
      I2 => \y_1_0_2_reg_5409_reg[2]_i_84_n_7\,
      O => \y_1_0_2_reg_5409[2]_i_87_n_0\
    );
\y_1_0_2_reg_5409[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_2_reg_5409[2]_i_9_n_0\
    );
\y_1_0_2_reg_5409[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_53_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(15),
      O => \y_1_0_2_reg_5409[2]_i_90_n_0\
    );
\y_1_0_2_reg_5409[2]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_53_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(13),
      O => \y_1_0_2_reg_5409[2]_i_91_n_0\
    );
\y_1_0_2_reg_5409[2]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_84_n_5\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(11),
      O => \y_1_0_2_reg_5409[2]_i_92_n_0\
    );
\y_1_0_2_reg_5409[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_2_reg_5409_reg[2]_i_84_n_7\,
      I2 => p_assign_6_0_2_fu_1262_p2(31),
      I3 => p_assign_7_0_2_fu_1301_p2(9),
      O => \y_1_0_2_reg_5409[2]_i_93_n_0\
    );
\y_1_0_2_reg_5409[2]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_2_reg_5409[2]_i_94_n_0\
    );
\y_1_0_2_reg_5409[2]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_2_reg_5409[2]_i_95_n_0\
    );
\y_1_0_2_reg_5409[2]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_2_reg_5409[2]_i_96_n_0\
    );
\y_1_0_2_reg_5409[2]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_2_reg_5409[2]_i_97_n_0\
    );
\y_1_0_2_reg_5409[2]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_2_reg_5409[2]_i_98_n_0\
    );
\y_1_0_2_reg_5409[2]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_2_reg_5409[2]_i_99_n_0\
    );
\y_1_0_2_reg_5409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => p_assign_7_fu_1175_p2(0),
      Q => y_1_0_2_reg_5409(0),
      R => '0'
    );
\y_1_0_2_reg_5409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_2_fu_1491_p3(1),
      Q => y_1_0_2_reg_5409(1),
      R => '0'
    );
\y_1_0_2_reg_5409_reg[1]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_33_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[1]_i_16_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_16_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_16_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[28]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[27]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[26]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[25]\,
      O(3) => \y_1_0_2_reg_5409_reg[1]_i_16_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[1]_i_16_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[1]_i_16_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[1]_i_16_n_7\,
      S(3) => \y_1_0_2_reg_5409[1]_i_33_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_34_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_35_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_36_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[1]_i_7_n_0\,
      CO(3) => tmp_368_0_2_fu_1282_p2,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_2_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_2_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[1]_i_8_n_0\,
      DI(2) => \y_1_0_2_reg_5409[1]_i_9_n_0\,
      DI(1) => \y_1_0_2_reg_5409[1]_i_10_n_0\,
      DI(0) => \y_1_0_2_reg_5409[1]_i_11_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[1]_i_12_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_13_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_14_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_15_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[1]_i_37_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[1]_i_24_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_24_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_24_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[1]_i_38_n_0\,
      DI(2) => \y_1_0_2_reg_5409[1]_i_39_n_0\,
      DI(1) => \y_1_0_2_reg_5409[1]_i_40_n_0\,
      DI(0) => \y_1_0_2_reg_5409[1]_i_41_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[1]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[1]_i_42_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_43_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_44_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_45_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[1]_i_16_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_2_reg_5409_reg[1]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_3_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t_V_reg_1015_reg_n_0_[30]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[29]\,
      O(3) => \NLW_y_1_0_2_reg_5409_reg[1]_i_3_O_UNCONNECTED\(3),
      O(2) => p_assign_6_0_2_fu_1262_p2(31),
      O(1) => \y_1_0_2_reg_5409_reg[1]_i_3_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[1]_i_3_n_7\,
      S(3) => '0',
      S(2) => \y_1_0_2_reg_5409[1]_i_17_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_18_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_19_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_2_reg_5409_reg[1]_i_37_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_37_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_37_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[1]_i_46_n_0\,
      DI(2) => \y_1_0_2_reg_5409[1]_i_47_n_0\,
      DI(1) => \y_1_0_2_reg_5409[1]_i_48_n_0\,
      DI(0) => \y_1_0_2_reg_5409[1]_i_49_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[1]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[1]_i_50_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_51_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_52_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_53_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_2_reg_5409_reg[1]_i_5_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_5_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_5_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_1_0_2_reg_5409[1]_i_20_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(4 downto 1),
      S(3) => \y_1_0_2_reg_5409[1]_i_21_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_22_n_0\,
      S(1) => \t_V_reg_1015_reg_n_0_[2]\,
      S(0) => \y_1_0_2_reg_5409[1]_i_23_n_0\
    );
\y_1_0_2_reg_5409_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[1]_i_24_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[1]_i_7_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[1]_i_7_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[1]_i_7_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[1]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[1]_i_25_n_0\,
      DI(2) => \y_1_0_2_reg_5409[1]_i_26_n_0\,
      DI(1) => \y_1_0_2_reg_5409[1]_i_27_n_0\,
      DI(0) => \y_1_0_2_reg_5409[1]_i_28_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[1]_i_29_n_0\,
      S(2) => \y_1_0_2_reg_5409[1]_i_30_n_0\,
      S(1) => \y_1_0_2_reg_5409[1]_i_31_n_0\,
      S(0) => \y_1_0_2_reg_5409[1]_i_32_n_0\
    );
\y_1_0_2_reg_5409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_2_fu_1491_p3(2),
      Q => y_1_0_2_reg_5409(2),
      R => '0'
    );
\y_1_0_2_reg_5409_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_19_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_10_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_10_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_10_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[2]_i_20_n_0\,
      DI(2) => \y_1_0_2_reg_5409[2]_i_21_n_0\,
      DI(1) => \y_1_0_2_reg_5409[2]_i_22_n_0\,
      DI(0) => \y_1_0_2_reg_5409[2]_i_23_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[2]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[2]_i_24_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_25_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_26_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_27_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_38_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_19_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_19_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_19_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[2]_i_39_n_0\,
      DI(2) => \y_1_0_2_reg_5409[2]_i_40_n_0\,
      DI(1) => \y_1_0_2_reg_5409[2]_i_41_n_0\,
      DI(0) => \y_1_0_2_reg_5409[2]_i_42_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[2]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[2]_i_43_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_44_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_45_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_46_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_2_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_2_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_2_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_2_n_3\,
      CYINIT => \t_V_reg_1015_reg_n_0_[0]\,
      DI(3) => \t_V_reg_1015_reg_n_0_[4]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[3]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_2_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_2_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_2_n_6\,
      O(0) => \NLW_y_1_0_2_reg_5409_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \y_1_0_2_reg_5409[2]_i_7_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_8_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_9_n_0\,
      S(0) => \t_V_reg_1015_reg_n_0_[1]\
    );
\y_1_0_2_reg_5409_reg[2]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_30_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_2_reg_5409_reg[2]_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_28_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_1_0_2_reg_5409_reg[2]_i_28_O_UNCONNECTED\(3),
      O(2 downto 0) => p_assign_7_0_2_fu_1301_p2(31 downto 29),
      S(3) => '0',
      S(2) => \y_1_0_2_reg_5409[2]_i_59_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_60_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_61_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_34_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_30_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_30_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_30_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(28 downto 25),
      S(3) => \y_1_0_2_reg_5409[2]_i_62_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_63_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_64_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_65_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_49_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_33_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_33_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_33_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[24]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[23]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[22]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[21]\,
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_33_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_33_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_33_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[2]_i_33_n_7\,
      S(3) => \y_1_0_2_reg_5409[2]_i_66_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_67_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_68_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_69_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_50_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_34_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_34_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_34_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(24 downto 21),
      S(3) => \y_1_0_2_reg_5409[2]_i_70_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_71_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_72_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_73_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_38_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_38_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_38_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[2]_i_74_n_0\,
      DI(2) => \y_1_0_2_reg_5409[2]_i_75_n_0\,
      DI(1) => \y_1_0_2_reg_5409[2]_i_76_n_0\,
      DI(0) => \y_1_0_2_reg_5409[2]_i_77_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[2]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[2]_i_78_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_79_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_80_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_81_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_10_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_4_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_4_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_4_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_2_reg_5409[2]_i_11_n_0\,
      DI(2) => \y_1_0_2_reg_5409[2]_i_12_n_0\,
      DI(1) => \y_1_0_2_reg_5409[2]_i_13_n_0\,
      DI(0) => \y_1_0_2_reg_5409[2]_i_14_n_0\,
      O(3 downto 0) => \NLW_y_1_0_2_reg_5409_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_2_reg_5409[2]_i_15_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_16_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_17_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_18_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_53_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_49_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_49_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_49_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[20]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[19]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[18]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[17]\,
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_49_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_49_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_49_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[2]_i_49_n_7\,
      S(3) => \y_1_0_2_reg_5409[2]_i_94_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_95_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_96_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_97_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_54_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_50_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_50_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_50_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(20 downto 17),
      S(3) => \y_1_0_2_reg_5409[2]_i_98_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_99_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_100_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_101_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_84_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_53_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_53_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_53_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[16]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[15]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[14]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[13]\,
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_53_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_53_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_53_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[2]_i_53_n_7\,
      S(3) => \y_1_0_2_reg_5409[2]_i_102_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_103_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_104_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_105_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_85_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_54_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_54_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_54_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(16 downto 13),
      S(3) => \y_1_0_2_reg_5409[2]_i_106_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_107_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_108_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_109_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_88_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_84_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_84_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_84_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[12]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[11]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[10]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[9]\,
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_84_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_84_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_84_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[2]_i_84_n_7\,
      S(3) => \y_1_0_2_reg_5409[2]_i_114_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_115_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_116_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_117_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_89_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_85_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_85_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_85_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(12 downto 9),
      S(3) => \y_1_0_2_reg_5409[2]_i_118_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_119_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_120_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_121_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[2]_i_2_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_88_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_88_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_88_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[8]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[7]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[6]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[5]\,
      O(3) => \y_1_0_2_reg_5409_reg[2]_i_88_n_4\,
      O(2) => \y_1_0_2_reg_5409_reg[2]_i_88_n_5\,
      O(1) => \y_1_0_2_reg_5409_reg[2]_i_88_n_6\,
      O(0) => \y_1_0_2_reg_5409_reg[2]_i_88_n_7\,
      S(3) => \y_1_0_2_reg_5409[2]_i_122_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_123_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_124_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_125_n_0\
    );
\y_1_0_2_reg_5409_reg[2]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_2_reg_5409_reg[1]_i_5_n_0\,
      CO(3) => \y_1_0_2_reg_5409_reg[2]_i_89_n_0\,
      CO(2) => \y_1_0_2_reg_5409_reg[2]_i_89_n_1\,
      CO(1) => \y_1_0_2_reg_5409_reg[2]_i_89_n_2\,
      CO(0) => \y_1_0_2_reg_5409_reg[2]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_2_fu_1301_p2(8 downto 5),
      S(3) => \y_1_0_2_reg_5409[2]_i_126_n_0\,
      S(2) => \y_1_0_2_reg_5409[2]_i_127_n_0\,
      S(1) => \y_1_0_2_reg_5409[2]_i_128_n_0\,
      S(0) => \y_1_0_2_reg_5409[2]_i_129_n_0\
    );
\y_1_0_3_reg_5414[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3021EDFC30FC30"
    )
        port map (
      I0 => tmp_368_0_3_fu_1345_p2,
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      I3 => p_assign_7_0_3_fu_1364_p2(1),
      I4 => \y_1_0_3_reg_5414_reg[2]_i_4_n_0\,
      I5 => \y_1_0_2_reg_5409[1]_i_6_n_0\,
      O => y_1_0_3_fu_1507_p3(1)
    );
\y_1_0_3_reg_5414[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_3_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_3_reg_5414[1]_i_10_n_0\
    );
\y_1_0_3_reg_5414[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[1]_i_3_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(29),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_14_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_3_reg_5414[1]_i_11_n_0\
    );
\y_1_0_3_reg_5414[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[1]_i_14_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(27),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_14_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_3_reg_5414[1]_i_12_n_0\
    );
\y_1_0_3_reg_5414[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[1]_i_14_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(25),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_33_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_3_reg_5414[1]_i_13_n_0\
    );
\y_1_0_3_reg_5414[1]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_3_reg_5414[1]_i_15_n_0\
    );
\y_1_0_3_reg_5414[1]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_3_reg_5414[1]_i_16_n_0\
    );
\y_1_0_3_reg_5414[1]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_3_reg_5414[1]_i_17_n_0\
    );
\y_1_0_3_reg_5414[1]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_3_reg_5414[1]_i_18_n_0\
    );
\y_1_0_3_reg_5414[1]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_3_reg_5414[1]_i_19_n_0\
    );
\y_1_0_3_reg_5414[1]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_3_reg_5414[1]_i_20_n_0\
    );
\y_1_0_3_reg_5414[1]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_3_reg_5414[1]_i_21_n_0\
    );
\y_1_0_3_reg_5414[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_33_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_23_n_0\
    );
\y_1_0_3_reg_5414[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_33_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_24_n_0\
    );
\y_1_0_3_reg_5414[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_49_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_25_n_0\
    );
\y_1_0_3_reg_5414[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_49_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_26_n_0\
    );
\y_1_0_3_reg_5414[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_33_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(23),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_33_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_3_reg_5414[1]_i_27_n_0\
    );
\y_1_0_3_reg_5414[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_33_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(21),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_49_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_3_reg_5414[1]_i_28_n_0\
    );
\y_1_0_3_reg_5414[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_49_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(19),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_49_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_3_reg_5414[1]_i_29_n_0\
    );
\y_1_0_3_reg_5414[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_49_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(17),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_53_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_3_reg_5414[1]_i_30_n_0\
    );
\y_1_0_3_reg_5414[1]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_3_reg_5414[1]_i_31_n_0\
    );
\y_1_0_3_reg_5414[1]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_3_reg_5414[1]_i_32_n_0\
    );
\y_1_0_3_reg_5414[1]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_3_reg_5414[1]_i_33_n_0\
    );
\y_1_0_3_reg_5414[1]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_3_reg_5414[1]_i_34_n_0\
    );
\y_1_0_3_reg_5414[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_53_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_36_n_0\
    );
\y_1_0_3_reg_5414[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_53_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_37_n_0\
    );
\y_1_0_3_reg_5414[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_84_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_38_n_0\
    );
\y_1_0_3_reg_5414[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_84_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_39_n_0\
    );
\y_1_0_3_reg_5414[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_53_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(15),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_53_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_3_reg_5414[1]_i_40_n_0\
    );
\y_1_0_3_reg_5414[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_53_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(13),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_84_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_3_reg_5414[1]_i_41_n_0\
    );
\y_1_0_3_reg_5414[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_84_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(11),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_84_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_3_reg_5414[1]_i_42_n_0\
    );
\y_1_0_3_reg_5414[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_84_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(9),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_88_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_3_reg_5414[1]_i_43_n_0\
    );
\y_1_0_3_reg_5414[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_88_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_44_n_0\
    );
\y_1_0_3_reg_5414[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_88_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_2_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_45_n_0\
    );
\y_1_0_3_reg_5414[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_2_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(2),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_2_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_46_n_0\
    );
\y_1_0_3_reg_5414[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(0),
      I3 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \y_1_0_3_reg_5414[1]_i_47_n_0\
    );
\y_1_0_3_reg_5414[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_88_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(7),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_88_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_3_reg_5414[1]_i_48_n_0\
    );
\y_1_0_3_reg_5414[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_88_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(5),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_3_reg_5414[1]_i_49_n_0\
    );
\y_1_0_3_reg_5414[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_2_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(3),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_3_reg_5414[1]_i_50_n_0\
    );
\y_1_0_3_reg_5414[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_0_3_reg_5414[1]_i_51_n_0\
    );
\y_1_0_3_reg_5414[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_assign_6_0_3_fu_1325_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => \tmp_1_reg_5317_reg[31]_0\(30),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_3_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_6_n_0\
    );
\y_1_0_3_reg_5414[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_3_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_7_n_0\
    );
\y_1_0_3_reg_5414[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_14_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_6\,
      O => \y_1_0_3_reg_5414[1]_i_8_n_0\
    );
\y_1_0_3_reg_5414[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_14_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_4\,
      O => \y_1_0_3_reg_5414[1]_i_9_n_0\
    );
\y_1_0_3_reg_5414[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BB8BB8B88"
    )
        port map (
      I0 => \y_1_0_3_reg_5414_reg[2]_i_2_n_6\,
      I1 => \y_1_0_3_reg_5414[2]_i_3_n_0\,
      I2 => \y_1_0_3_reg_5414_reg[2]_i_4_n_0\,
      I3 => \y_1_0_3_reg_5414[2]_i_5_n_0\,
      I4 => \y_1_0_3_reg_5414[2]_i_6_n_0\,
      I5 => p_neg394_i_reg_5322(1),
      O => y_1_0_3_fu_1507_p3(2)
    );
\y_1_0_3_reg_5414[2]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_3_reg_5414[2]_i_100_n_0\
    );
\y_1_0_3_reg_5414[2]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_3_reg_5414[2]_i_101_n_0\
    );
\y_1_0_3_reg_5414[2]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_3_reg_5414[2]_i_102_n_0\
    );
\y_1_0_3_reg_5414[2]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_3_reg_5414[2]_i_103_n_0\
    );
\y_1_0_3_reg_5414[2]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_3_reg_5414[2]_i_104_n_0\
    );
\y_1_0_3_reg_5414[2]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_3_reg_5414[2]_i_105_n_0\
    );
\y_1_0_3_reg_5414[2]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_3_reg_5414[2]_i_106_n_0\
    );
\y_1_0_3_reg_5414[2]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_3_reg_5414[2]_i_107_n_0\
    );
\y_1_0_3_reg_5414[2]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_3_reg_5414[2]_i_108_n_0\
    );
\y_1_0_3_reg_5414[2]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_3_reg_5414[2]_i_109_n_0\
    );
\y_1_0_3_reg_5414[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_7_0_3_fu_1364_p2(31),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      I4 => \y_1_0_3_reg_5414_reg[1]_i_3_n_6\,
      I5 => p_assign_7_0_3_fu_1364_p2(30),
      O => \y_1_0_3_reg_5414[2]_i_11_n_0\
    );
\y_1_0_3_reg_5414[2]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(7),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_88_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_110_n_0\
    );
\y_1_0_3_reg_5414[2]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(5),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_88_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_111_n_0\
    );
\y_1_0_3_reg_5414[2]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_88_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(7),
      O => \y_1_0_3_reg_5414[2]_i_112_n_0\
    );
\y_1_0_3_reg_5414[2]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_88_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(5),
      O => \y_1_0_3_reg_5414[2]_i_113_n_0\
    );
\y_1_0_3_reg_5414[2]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_3_reg_5414[2]_i_114_n_0\
    );
\y_1_0_3_reg_5414[2]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_3_reg_5414[2]_i_115_n_0\
    );
\y_1_0_3_reg_5414[2]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_3_reg_5414[2]_i_116_n_0\
    );
\y_1_0_3_reg_5414[2]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_3_reg_5414[2]_i_117_n_0\
    );
\y_1_0_3_reg_5414[2]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_3_reg_5414[2]_i_118_n_0\
    );
\y_1_0_3_reg_5414[2]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_3_reg_5414[2]_i_119_n_0\
    );
\y_1_0_3_reg_5414[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_3_reg_5414[2]_i_29_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(28),
      O => \y_1_0_3_reg_5414[2]_i_12_n_0\
    );
\y_1_0_3_reg_5414[2]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_3_reg_5414[2]_i_120_n_0\
    );
\y_1_0_3_reg_5414[2]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_3_reg_5414[2]_i_121_n_0\
    );
\y_1_0_3_reg_5414[2]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_3_reg_5414[2]_i_122_n_0\
    );
\y_1_0_3_reg_5414[2]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_3_reg_5414[2]_i_123_n_0\
    );
\y_1_0_3_reg_5414[2]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_3_reg_5414[2]_i_124_n_0\
    );
\y_1_0_3_reg_5414[2]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_3_reg_5414[2]_i_125_n_0\
    );
\y_1_0_3_reg_5414[2]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_3_reg_5414[2]_i_126_n_0\
    );
\y_1_0_3_reg_5414[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_3_reg_5414[2]_i_127_n_0\
    );
\y_1_0_3_reg_5414[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_3_reg_5414[2]_i_128_n_0\
    );
\y_1_0_3_reg_5414[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_3_reg_5414[2]_i_129_n_0\
    );
\y_1_0_3_reg_5414[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_3_reg_5414[2]_i_31_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(26),
      O => \y_1_0_3_reg_5414[2]_i_13_n_0\
    );
\y_1_0_3_reg_5414[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_3_reg_5414[2]_i_32_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(24),
      O => \y_1_0_3_reg_5414[2]_i_14_n_0\
    );
\y_1_0_3_reg_5414[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => p_assign_7_0_3_fu_1364_p2(30),
      I3 => p_assign_6_0_3_fu_1325_p2(31),
      I4 => \y_1_0_3_reg_5414_reg[1]_i_3_n_6\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_3_reg_5414[2]_i_15_n_0\
    );
\y_1_0_3_reg_5414[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_35_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(28),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_3_reg_5414[2]_i_16_n_0\
    );
\y_1_0_3_reg_5414[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_36_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(26),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[1]_i_14_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_3_reg_5414[2]_i_17_n_0\
    );
\y_1_0_3_reg_5414[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_37_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(24),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_3_reg_5414[2]_i_18_n_0\
    );
\y_1_0_3_reg_5414[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_3_reg_5414[2]_i_47_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(22),
      O => \y_1_0_3_reg_5414[2]_i_20_n_0\
    );
\y_1_0_3_reg_5414[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_3_reg_5414[2]_i_48_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(20),
      O => \y_1_0_3_reg_5414[2]_i_21_n_0\
    );
\y_1_0_3_reg_5414[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_3_reg_5414[2]_i_51_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(18),
      O => \y_1_0_3_reg_5414[2]_i_22_n_0\
    );
\y_1_0_3_reg_5414[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_3_reg_5414[2]_i_52_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(16),
      O => \y_1_0_3_reg_5414[2]_i_23_n_0\
    );
\y_1_0_3_reg_5414[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_55_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(22),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_33_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_3_reg_5414[2]_i_24_n_0\
    );
\y_1_0_3_reg_5414[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_56_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(20),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_3_reg_5414[2]_i_25_n_0\
    );
\y_1_0_3_reg_5414[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_57_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(18),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_49_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_3_reg_5414[2]_i_26_n_0\
    );
\y_1_0_3_reg_5414[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_58_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(16),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_3_reg_5414[2]_i_27_n_0\
    );
\y_1_0_3_reg_5414[2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(29),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_3_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_29_n_0\
    );
\y_1_0_3_reg_5414[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_368_0_3_fu_1345_p2,
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      O => \y_1_0_3_reg_5414[2]_i_3_n_0\
    );
\y_1_0_3_reg_5414[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(27),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_14_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_31_n_0\
    );
\y_1_0_3_reg_5414[2]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(25),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[1]_i_14_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_32_n_0\
    );
\y_1_0_3_reg_5414[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_3_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(29),
      O => \y_1_0_3_reg_5414[2]_i_35_n_0\
    );
\y_1_0_3_reg_5414[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_14_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(27),
      O => \y_1_0_3_reg_5414[2]_i_36_n_0\
    );
\y_1_0_3_reg_5414[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_3_reg_5414_reg[1]_i_14_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(25),
      O => \y_1_0_3_reg_5414[2]_i_37_n_0\
    );
\y_1_0_3_reg_5414[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_3_reg_5414[2]_i_82_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(14),
      O => \y_1_0_3_reg_5414[2]_i_39_n_0\
    );
\y_1_0_3_reg_5414[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_3_reg_5414[2]_i_83_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(12),
      O => \y_1_0_3_reg_5414[2]_i_40_n_0\
    );
\y_1_0_3_reg_5414[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_3_reg_5414[2]_i_86_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(10),
      O => \y_1_0_3_reg_5414[2]_i_41_n_0\
    );
\y_1_0_3_reg_5414[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_3_reg_5414[2]_i_87_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(8),
      O => \y_1_0_3_reg_5414[2]_i_42_n_0\
    );
\y_1_0_3_reg_5414[2]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_90_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(14),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_53_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_3_reg_5414[2]_i_43_n_0\
    );
\y_1_0_3_reg_5414[2]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_91_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(12),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_3_reg_5414[2]_i_44_n_0\
    );
\y_1_0_3_reg_5414[2]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_92_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(10),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_84_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_3_reg_5414[2]_i_45_n_0\
    );
\y_1_0_3_reg_5414[2]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_93_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(8),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_3_reg_5414[2]_i_46_n_0\
    );
\y_1_0_3_reg_5414[2]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(23),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_33_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_47_n_0\
    );
\y_1_0_3_reg_5414[2]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(21),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_33_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_48_n_0\
    );
\y_1_0_3_reg_5414[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => tmp_1_reg_5317(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => p_assign_7_0_3_fu_1364_p2(1),
      I3 => p_assign_6_0_3_fu_1325_p2(31),
      I4 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_5_n_0\
    );
\y_1_0_3_reg_5414[2]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(19),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_49_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_51_n_0\
    );
\y_1_0_3_reg_5414[2]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(17),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_49_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_52_n_0\
    );
\y_1_0_3_reg_5414[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_33_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(23),
      O => \y_1_0_3_reg_5414[2]_i_55_n_0\
    );
\y_1_0_3_reg_5414[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_33_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(21),
      O => \y_1_0_3_reg_5414[2]_i_56_n_0\
    );
\y_1_0_3_reg_5414[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_49_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(19),
      O => \y_1_0_3_reg_5414[2]_i_57_n_0\
    );
\y_1_0_3_reg_5414[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_49_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(17),
      O => \y_1_0_3_reg_5414[2]_i_58_n_0\
    );
\y_1_0_3_reg_5414[2]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_3_reg_5414[2]_i_59_n_0\
    );
\y_1_0_3_reg_5414[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(2),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_6\,
      O => \y_1_0_3_reg_5414[2]_i_6_n_0\
    );
\y_1_0_3_reg_5414[2]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_3_reg_5414[2]_i_60_n_0\
    );
\y_1_0_3_reg_5414[2]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_3_reg_5414[2]_i_61_n_0\
    );
\y_1_0_3_reg_5414[2]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_3_reg_5414[2]_i_62_n_0\
    );
\y_1_0_3_reg_5414[2]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_3_reg_5414[2]_i_63_n_0\
    );
\y_1_0_3_reg_5414[2]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_3_reg_5414[2]_i_64_n_0\
    );
\y_1_0_3_reg_5414[2]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_3_reg_5414[2]_i_65_n_0\
    );
\y_1_0_3_reg_5414[2]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_3_reg_5414[2]_i_66_n_0\
    );
\y_1_0_3_reg_5414[2]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_3_reg_5414[2]_i_67_n_0\
    );
\y_1_0_3_reg_5414[2]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_3_reg_5414[2]_i_68_n_0\
    );
\y_1_0_3_reg_5414[2]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_3_reg_5414[2]_i_69_n_0\
    );
\y_1_0_3_reg_5414[2]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_3_reg_5414[2]_i_7_n_0\
    );
\y_1_0_3_reg_5414[2]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_3_reg_5414[2]_i_70_n_0\
    );
\y_1_0_3_reg_5414[2]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_3_reg_5414[2]_i_71_n_0\
    );
\y_1_0_3_reg_5414[2]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_3_reg_5414[2]_i_72_n_0\
    );
\y_1_0_3_reg_5414[2]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_3_reg_5414[2]_i_73_n_0\
    );
\y_1_0_3_reg_5414[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_3_reg_5414[2]_i_110_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_6\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(6),
      O => \y_1_0_3_reg_5414[2]_i_74_n_0\
    );
\y_1_0_3_reg_5414[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_3_reg_5414[2]_i_111_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_2_n_4\,
      I4 => p_assign_6_0_3_fu_1325_p2(31),
      I5 => p_assign_7_0_3_fu_1364_p2(4),
      O => \y_1_0_3_reg_5414[2]_i_75_n_0\
    );
\y_1_0_3_reg_5414[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_2_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(3),
      I4 => \tmp_1_reg_5317_reg[31]_0\(2),
      I5 => \y_1_0_3_reg_5414[2]_i_6_n_0\,
      O => \y_1_0_3_reg_5414[2]_i_76_n_0\
    );
\y_1_0_3_reg_5414[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(1),
      I4 => \tmp_1_reg_5317_reg[31]_0\(0),
      I5 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \y_1_0_3_reg_5414[2]_i_77_n_0\
    );
\y_1_0_3_reg_5414[2]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_112_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(6),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_88_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_3_reg_5414[2]_i_78_n_0\
    );
\y_1_0_3_reg_5414[2]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_3_reg_5414[2]_i_113_n_0\,
      I1 => p_assign_7_0_3_fu_1364_p2(4),
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => \y_1_0_3_reg_5414_reg[2]_i_2_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_3_reg_5414[2]_i_79_n_0\
    );
\y_1_0_3_reg_5414[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_3_reg_5414[2]_i_8_n_0\
    );
\y_1_0_3_reg_5414[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(3),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      I4 => \y_1_0_3_reg_5414[2]_i_6_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_3_reg_5414[2]_i_80_n_0\
    );
\y_1_0_3_reg_5414[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => p_assign_7_0_3_fu_1364_p2(1),
      I3 => p_assign_6_0_3_fu_1325_p2(31),
      I4 => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_0_3_reg_5414[2]_i_81_n_0\
    );
\y_1_0_3_reg_5414[2]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(15),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_53_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_82_n_0\
    );
\y_1_0_3_reg_5414[2]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(13),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_53_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_83_n_0\
    );
\y_1_0_3_reg_5414[2]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(11),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_84_n_5\,
      O => \y_1_0_3_reg_5414[2]_i_86_n_0\
    );
\y_1_0_3_reg_5414[2]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_3_fu_1364_p2(9),
      I1 => p_assign_6_0_3_fu_1325_p2(31),
      I2 => \y_1_0_3_reg_5414_reg[2]_i_84_n_7\,
      O => \y_1_0_3_reg_5414[2]_i_87_n_0\
    );
\y_1_0_3_reg_5414[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_3_reg_5414[2]_i_9_n_0\
    );
\y_1_0_3_reg_5414[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_53_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(15),
      O => \y_1_0_3_reg_5414[2]_i_90_n_0\
    );
\y_1_0_3_reg_5414[2]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_53_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(13),
      O => \y_1_0_3_reg_5414[2]_i_91_n_0\
    );
\y_1_0_3_reg_5414[2]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_84_n_5\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(11),
      O => \y_1_0_3_reg_5414[2]_i_92_n_0\
    );
\y_1_0_3_reg_5414[2]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_3_reg_5414_reg[2]_i_84_n_7\,
      I2 => p_assign_6_0_3_fu_1325_p2(31),
      I3 => p_assign_7_0_3_fu_1364_p2(9),
      O => \y_1_0_3_reg_5414[2]_i_93_n_0\
    );
\y_1_0_3_reg_5414[2]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_3_reg_5414[2]_i_94_n_0\
    );
\y_1_0_3_reg_5414[2]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_3_reg_5414[2]_i_95_n_0\
    );
\y_1_0_3_reg_5414[2]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_3_reg_5414[2]_i_96_n_0\
    );
\y_1_0_3_reg_5414[2]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_3_reg_5414[2]_i_97_n_0\
    );
\y_1_0_3_reg_5414[2]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_3_reg_5414[2]_i_98_n_0\
    );
\y_1_0_3_reg_5414[2]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_3_reg_5414[2]_i_99_n_0\
    );
\y_1_0_3_reg_5414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \t_V_reg_1015_reg_n_0_[0]\,
      Q => y_1_0_3_reg_5414(0),
      R => '0'
    );
\y_1_0_3_reg_5414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_3_fu_1507_p3(1),
      Q => y_1_0_3_reg_5414(1),
      R => '0'
    );
\y_1_0_3_reg_5414_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_33_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[1]_i_14_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_14_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_14_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[28]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[27]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[26]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[25]\,
      O(3) => \y_1_0_3_reg_5414_reg[1]_i_14_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[1]_i_14_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[1]_i_14_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[1]_i_14_n_7\,
      S(3) => \y_1_0_3_reg_5414[1]_i_31_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_32_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_33_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_34_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[1]_i_5_n_0\,
      CO(3) => tmp_368_0_3_fu_1345_p2,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_2_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_2_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[1]_i_6_n_0\,
      DI(2) => \y_1_0_3_reg_5414[1]_i_7_n_0\,
      DI(1) => \y_1_0_3_reg_5414[1]_i_8_n_0\,
      DI(0) => \y_1_0_3_reg_5414[1]_i_9_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[1]_i_10_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_11_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_12_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_13_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[1]_i_35_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[1]_i_22_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_22_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_22_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[1]_i_36_n_0\,
      DI(2) => \y_1_0_3_reg_5414[1]_i_37_n_0\,
      DI(1) => \y_1_0_3_reg_5414[1]_i_38_n_0\,
      DI(0) => \y_1_0_3_reg_5414[1]_i_39_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[1]_i_40_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_41_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_42_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_43_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[1]_i_14_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_3_reg_5414_reg[1]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_3_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t_V_reg_1015_reg_n_0_[30]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[29]\,
      O(3) => \NLW_y_1_0_3_reg_5414_reg[1]_i_3_O_UNCONNECTED\(3),
      O(2) => p_assign_6_0_3_fu_1325_p2(31),
      O(1) => \y_1_0_3_reg_5414_reg[1]_i_3_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[1]_i_3_n_7\,
      S(3) => '0',
      S(2) => \y_1_0_3_reg_5414[1]_i_15_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_16_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_17_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_3_reg_5414_reg[1]_i_35_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_35_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_35_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[1]_i_44_n_0\,
      DI(2) => \y_1_0_3_reg_5414[1]_i_45_n_0\,
      DI(1) => \y_1_0_3_reg_5414[1]_i_46_n_0\,
      DI(0) => \y_1_0_3_reg_5414[1]_i_47_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[1]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[1]_i_48_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_49_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_50_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_51_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_3_reg_5414_reg[1]_i_4_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_4_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_4_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_4_n_3\,
      CYINIT => p_assign_7_fu_1175_p2(0),
      DI(3 downto 2) => B"00",
      DI(1) => \y_1_0_3_reg_5414[1]_i_18_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(4 downto 1),
      S(3) => \y_1_0_3_reg_5414[1]_i_19_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_20_n_0\,
      S(1) => \t_V_reg_1015_reg_n_0_[2]\,
      S(0) => \y_1_0_3_reg_5414[1]_i_21_n_0\
    );
\y_1_0_3_reg_5414_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[1]_i_22_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[1]_i_5_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[1]_i_5_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[1]_i_5_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[1]_i_23_n_0\,
      DI(2) => \y_1_0_3_reg_5414[1]_i_24_n_0\,
      DI(1) => \y_1_0_3_reg_5414[1]_i_25_n_0\,
      DI(0) => \y_1_0_3_reg_5414[1]_i_26_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[1]_i_27_n_0\,
      S(2) => \y_1_0_3_reg_5414[1]_i_28_n_0\,
      S(1) => \y_1_0_3_reg_5414[1]_i_29_n_0\,
      S(0) => \y_1_0_3_reg_5414[1]_i_30_n_0\
    );
\y_1_0_3_reg_5414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_3_fu_1507_p3(2),
      Q => y_1_0_3_reg_5414(2),
      R => '0'
    );
\y_1_0_3_reg_5414_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_19_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_10_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_10_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_10_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[2]_i_20_n_0\,
      DI(2) => \y_1_0_3_reg_5414[2]_i_21_n_0\,
      DI(1) => \y_1_0_3_reg_5414[2]_i_22_n_0\,
      DI(0) => \y_1_0_3_reg_5414[2]_i_23_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[2]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[2]_i_24_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_25_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_26_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_27_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_38_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_19_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_19_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_19_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[2]_i_39_n_0\,
      DI(2) => \y_1_0_3_reg_5414[2]_i_40_n_0\,
      DI(1) => \y_1_0_3_reg_5414[2]_i_41_n_0\,
      DI(0) => \y_1_0_3_reg_5414[2]_i_42_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[2]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[2]_i_43_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_44_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_45_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_46_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_2_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_2_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_2_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[4]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[3]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[2]\,
      DI(0) => '0',
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_2_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_2_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_2_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_2_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_7_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_8_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_9_n_0\,
      S(0) => \t_V_reg_1015_reg_n_0_[1]\
    );
\y_1_0_3_reg_5414_reg[2]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_30_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_3_reg_5414_reg[2]_i_28_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_28_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_1_0_3_reg_5414_reg[2]_i_28_O_UNCONNECTED\(3),
      O(2 downto 0) => p_assign_7_0_3_fu_1364_p2(31 downto 29),
      S(3) => '0',
      S(2) => \y_1_0_3_reg_5414[2]_i_59_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_60_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_61_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_34_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_30_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_30_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_30_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(28 downto 25),
      S(3) => \y_1_0_3_reg_5414[2]_i_62_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_63_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_64_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_65_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_49_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_33_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_33_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_33_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[24]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[23]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[22]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[21]\,
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_33_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_33_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_33_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_33_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_66_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_67_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_68_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_69_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_50_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_34_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_34_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_34_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(24 downto 21),
      S(3) => \y_1_0_3_reg_5414[2]_i_70_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_71_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_72_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_73_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_38_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_38_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_38_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[2]_i_74_n_0\,
      DI(2) => \y_1_0_3_reg_5414[2]_i_75_n_0\,
      DI(1) => \y_1_0_3_reg_5414[2]_i_76_n_0\,
      DI(0) => \y_1_0_3_reg_5414[2]_i_77_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[2]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[2]_i_78_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_79_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_80_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_81_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_10_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_4_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_4_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_4_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_3_reg_5414[2]_i_11_n_0\,
      DI(2) => \y_1_0_3_reg_5414[2]_i_12_n_0\,
      DI(1) => \y_1_0_3_reg_5414[2]_i_13_n_0\,
      DI(0) => \y_1_0_3_reg_5414[2]_i_14_n_0\,
      O(3 downto 0) => \NLW_y_1_0_3_reg_5414_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_3_reg_5414[2]_i_15_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_16_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_17_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_18_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_53_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_49_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_49_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_49_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[20]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[19]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[18]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[17]\,
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_49_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_49_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_49_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_49_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_94_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_95_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_96_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_97_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_54_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_50_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_50_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_50_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(20 downto 17),
      S(3) => \y_1_0_3_reg_5414[2]_i_98_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_99_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_100_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_101_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_84_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_53_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_53_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_53_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[16]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[15]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[14]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[13]\,
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_53_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_53_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_53_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_53_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_102_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_103_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_104_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_105_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_85_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_54_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_54_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_54_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(16 downto 13),
      S(3) => \y_1_0_3_reg_5414[2]_i_106_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_107_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_108_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_109_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_88_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_84_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_84_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_84_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[12]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[11]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[10]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[9]\,
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_84_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_84_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_84_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_84_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_114_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_115_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_116_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_117_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_89_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_85_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_85_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_85_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(12 downto 9),
      S(3) => \y_1_0_3_reg_5414[2]_i_118_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_119_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_120_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_121_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[2]_i_2_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_88_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_88_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_88_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[8]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[7]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[6]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[5]\,
      O(3) => \y_1_0_3_reg_5414_reg[2]_i_88_n_4\,
      O(2) => \y_1_0_3_reg_5414_reg[2]_i_88_n_5\,
      O(1) => \y_1_0_3_reg_5414_reg[2]_i_88_n_6\,
      O(0) => \y_1_0_3_reg_5414_reg[2]_i_88_n_7\,
      S(3) => \y_1_0_3_reg_5414[2]_i_122_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_123_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_124_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_125_n_0\
    );
\y_1_0_3_reg_5414_reg[2]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_3_reg_5414_reg[1]_i_4_n_0\,
      CO(3) => \y_1_0_3_reg_5414_reg[2]_i_89_n_0\,
      CO(2) => \y_1_0_3_reg_5414_reg[2]_i_89_n_1\,
      CO(1) => \y_1_0_3_reg_5414_reg[2]_i_89_n_2\,
      CO(0) => \y_1_0_3_reg_5414_reg[2]_i_89_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_3_fu_1364_p2(8 downto 5),
      S(3) => \y_1_0_3_reg_5414[2]_i_126_n_0\,
      S(2) => \y_1_0_3_reg_5414[2]_i_127_n_0\,
      S(1) => \y_1_0_3_reg_5414[2]_i_128_n_0\,
      S(0) => \y_1_0_3_reg_5414[2]_i_129_n_0\
    );
\y_1_0_4_reg_5419[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => p_assign_6_0_4_fu_1388_p2(31),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => p_assign_7_0_4_fu_1427_p2(0),
      O => y_1_0_4_fu_1523_p3(0)
    );
\y_1_0_4_reg_5419[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_4_reg_5419[0]_i_10_n_0\
    );
\y_1_0_4_reg_5419[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \y_1_0_4_reg_5419[0]_i_11_n_0\
    );
\y_1_0_4_reg_5419[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_4_reg_5419[0]_i_12_n_0\
    );
\y_1_0_4_reg_5419[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_4_reg_5419[0]_i_13_n_0\
    );
\y_1_0_4_reg_5419[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_4_reg_5419[0]_i_14_n_0\
    );
\y_1_0_4_reg_5419[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_4_reg_5419[0]_i_15_n_0\
    );
\y_1_0_4_reg_5419[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_4_reg_5419[0]_i_5_n_0\
    );
\y_1_0_4_reg_5419[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_4_reg_5419[0]_i_6_n_0\
    );
\y_1_0_4_reg_5419[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_4_reg_5419[0]_i_7_n_0\
    );
\y_1_0_4_reg_5419[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_4_reg_5419[0]_i_8_n_0\
    );
\y_1_0_4_reg_5419[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_4_reg_5419[0]_i_9_n_0\
    );
\y_1_0_4_reg_5419[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B88B"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      I1 => \y_1_0_4_reg_5419[2]_i_3_n_0\,
      I2 => \y_1_0_4_reg_5419[1]_i_2_n_0\,
      I3 => \y_1_0_4_reg_5419_reg[2]_i_4_n_0\,
      I4 => tmp_1_reg_5317(0),
      I5 => \y_1_0_4_reg_5419[1]_i_3_n_0\,
      O => y_1_0_4_fu_1523_p3(1)
    );
\y_1_0_4_reg_5419[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(1),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      O => \y_1_0_4_reg_5419[1]_i_2_n_0\
    );
\y_1_0_4_reg_5419[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      O => \y_1_0_4_reg_5419[1]_i_3_n_0\
    );
\y_1_0_4_reg_5419[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BB8BB8B88"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_2_n_6\,
      I1 => \y_1_0_4_reg_5419[2]_i_3_n_0\,
      I2 => \y_1_0_4_reg_5419_reg[2]_i_4_n_0\,
      I3 => \y_1_0_4_reg_5419[2]_i_5_n_0\,
      I4 => \y_1_0_4_reg_5419[2]_i_6_n_0\,
      I5 => p_neg394_i_reg_5322(1),
      O => y_1_0_4_fu_1523_p3(2)
    );
\y_1_0_4_reg_5419[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_77_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(13),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_114_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_4_reg_5419[2]_i_100_n_0\
    );
\y_1_0_4_reg_5419[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_114_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(11),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_114_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_4_reg_5419[2]_i_101_n_0\
    );
\y_1_0_4_reg_5419[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_114_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(9),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_118_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_4_reg_5419[2]_i_102_n_0\
    );
\y_1_0_4_reg_5419[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_4_reg_5419[2]_i_147_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(6),
      O => \y_1_0_4_reg_5419[2]_i_103_n_0\
    );
\y_1_0_4_reg_5419[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_4_reg_5419[2]_i_149_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_2_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(4),
      O => \y_1_0_4_reg_5419[2]_i_104_n_0\
    );
\y_1_0_4_reg_5419[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_2_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(3),
      I4 => \tmp_1_reg_5317_reg[31]_0\(2),
      I5 => \y_1_0_4_reg_5419[2]_i_6_n_0\,
      O => \y_1_0_4_reg_5419[2]_i_105_n_0\
    );
\y_1_0_4_reg_5419[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB02A202A202A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(1),
      I4 => \y_1_0_4_reg_5419[1]_i_3_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_4_reg_5419[2]_i_106_n_0\
    );
\y_1_0_4_reg_5419[2]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_150_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(6),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_4_reg_5419[2]_i_107_n_0\
    );
\y_1_0_4_reg_5419[2]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_151_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(4),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_2_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_4_reg_5419[2]_i_108_n_0\
    );
\y_1_0_4_reg_5419[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(3),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      I4 => \y_1_0_4_reg_5419[2]_i_6_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_4_reg_5419[2]_i_109_n_0\
    );
\y_1_0_4_reg_5419[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B847B8470000"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(1),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      I4 => \y_1_0_4_reg_5419[1]_i_3_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_4_reg_5419[2]_i_110_n_0\
    );
\y_1_0_4_reg_5419[2]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(15),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_77_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_111_n_0\
    );
\y_1_0_4_reg_5419[2]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(13),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_77_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_113_n_0\
    );
\y_1_0_4_reg_5419[2]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(11),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_114_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_115_n_0\
    );
\y_1_0_4_reg_5419[2]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(9),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_114_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_117_n_0\
    );
\y_1_0_4_reg_5419[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_77_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(15),
      O => \y_1_0_4_reg_5419[2]_i_119_n_0\
    );
\y_1_0_4_reg_5419[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_7_0_4_fu_1427_p2(31),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      I4 => \y_1_0_4_reg_5419_reg[0]_i_2_n_6\,
      I5 => p_assign_7_0_4_fu_1427_p2(30),
      O => \y_1_0_4_reg_5419[2]_i_12_n_0\
    );
\y_1_0_4_reg_5419[2]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_77_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(13),
      O => \y_1_0_4_reg_5419[2]_i_120_n_0\
    );
\y_1_0_4_reg_5419[2]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_114_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(11),
      O => \y_1_0_4_reg_5419[2]_i_121_n_0\
    );
\y_1_0_4_reg_5419[2]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_114_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(9),
      O => \y_1_0_4_reg_5419[2]_i_122_n_0\
    );
\y_1_0_4_reg_5419[2]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_4_reg_5419[2]_i_123_n_0\
    );
\y_1_0_4_reg_5419[2]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_4_reg_5419[2]_i_124_n_0\
    );
\y_1_0_4_reg_5419[2]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_4_reg_5419[2]_i_125_n_0\
    );
\y_1_0_4_reg_5419[2]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_4_reg_5419[2]_i_126_n_0\
    );
\y_1_0_4_reg_5419[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_0_4_reg_5419[2]_i_127_n_0\
    );
\y_1_0_4_reg_5419[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_4_reg_5419[2]_i_128_n_0\
    );
\y_1_0_4_reg_5419[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_4_reg_5419[2]_i_129_n_0\
    );
\y_1_0_4_reg_5419[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_4_reg_5419[2]_i_40_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(28),
      O => \y_1_0_4_reg_5419[2]_i_13_n_0\
    );
\y_1_0_4_reg_5419[2]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_4_reg_5419[2]_i_130_n_0\
    );
\y_1_0_4_reg_5419[2]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_0_4_reg_5419[2]_i_131_n_0\
    );
\y_1_0_4_reg_5419[2]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_0_4_reg_5419[2]_i_132_n_0\
    );
\y_1_0_4_reg_5419[2]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_0_4_reg_5419[2]_i_133_n_0\
    );
\y_1_0_4_reg_5419[2]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_4_reg_5419[2]_i_134_n_0\
    );
\y_1_0_4_reg_5419[2]_i_135\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_0_4_reg_5419[2]_i_135_n_0\
    );
\y_1_0_4_reg_5419[2]_i_136\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_4_reg_5419[2]_i_136_n_0\
    );
\y_1_0_4_reg_5419[2]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_4_reg_5419[2]_i_137_n_0\
    );
\y_1_0_4_reg_5419[2]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_4_reg_5419[2]_i_138_n_0\
    );
\y_1_0_4_reg_5419[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_118_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_139_n_0\
    );
\y_1_0_4_reg_5419[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_4_reg_5419[2]_i_41_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(26),
      O => \y_1_0_4_reg_5419[2]_i_14_n_0\
    );
\y_1_0_4_reg_5419[2]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_118_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_2_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_140_n_0\
    );
\y_1_0_4_reg_5419[2]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_2_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(2),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_2_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_141_n_0\
    );
\y_1_0_4_reg_5419[2]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      I2 => \t_V_reg_1015_reg_n_0_[0]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_0_4_reg_5419[2]_i_142_n_0\
    );
\y_1_0_4_reg_5419[2]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_118_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(7),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_118_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_0_4_reg_5419[2]_i_143_n_0\
    );
\y_1_0_4_reg_5419[2]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_118_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(5),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_2_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_0_4_reg_5419[2]_i_144_n_0\
    );
\y_1_0_4_reg_5419[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_2_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(3),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_0_4_reg_5419[2]_i_145_n_0\
    );
\y_1_0_4_reg_5419[2]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_0_4_reg_5419[2]_i_146_n_0\
    );
\y_1_0_4_reg_5419[2]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(7),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_118_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_147_n_0\
    );
\y_1_0_4_reg_5419[2]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(5),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_118_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_149_n_0\
    );
\y_1_0_4_reg_5419[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_4_reg_5419[2]_i_43_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(24),
      O => \y_1_0_4_reg_5419[2]_i_15_n_0\
    );
\y_1_0_4_reg_5419[2]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_118_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(7),
      O => \y_1_0_4_reg_5419[2]_i_150_n_0\
    );
\y_1_0_4_reg_5419[2]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_118_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(5),
      O => \y_1_0_4_reg_5419[2]_i_151_n_0\
    );
\y_1_0_4_reg_5419[2]_i_152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_0_4_reg_5419[2]_i_152_n_0\
    );
\y_1_0_4_reg_5419[2]_i_153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_0_4_reg_5419[2]_i_153_n_0\
    );
\y_1_0_4_reg_5419[2]_i_154\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_0_4_reg_5419[2]_i_154_n_0\
    );
\y_1_0_4_reg_5419[2]_i_155\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_4_reg_5419[2]_i_155_n_0\
    );
\y_1_0_4_reg_5419[2]_i_156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_0_4_reg_5419[2]_i_156_n_0\
    );
\y_1_0_4_reg_5419[2]_i_157\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_4_reg_5419[2]_i_157_n_0\
    );
\y_1_0_4_reg_5419[2]_i_158\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_4_reg_5419[2]_i_158_n_0\
    );
\y_1_0_4_reg_5419[2]_i_159\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_4_reg_5419[2]_i_159_n_0\
    );
\y_1_0_4_reg_5419[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => p_assign_7_0_4_fu_1427_p2(30),
      I3 => p_assign_6_0_4_fu_1388_p2(31),
      I4 => \y_1_0_4_reg_5419_reg[0]_i_2_n_6\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_4_reg_5419[2]_i_16_n_0\
    );
\y_1_0_4_reg_5419[2]_i_160\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_0_4_reg_5419[2]_i_160_n_0\
    );
\y_1_0_4_reg_5419[2]_i_161\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_0_4_reg_5419[2]_i_161_n_0\
    );
\y_1_0_4_reg_5419[2]_i_162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_0_4_reg_5419[2]_i_162_n_0\
    );
\y_1_0_4_reg_5419[2]_i_163\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_4_reg_5419[2]_i_163_n_0\
    );
\y_1_0_4_reg_5419[2]_i_164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_0_4_reg_5419[2]_i_164_n_0\
    );
\y_1_0_4_reg_5419[2]_i_165\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_4_reg_5419[2]_i_165_n_0\
    );
\y_1_0_4_reg_5419[2]_i_166\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_4_reg_5419[2]_i_166_n_0\
    );
\y_1_0_4_reg_5419[2]_i_167\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_4_reg_5419[2]_i_167_n_0\
    );
\y_1_0_4_reg_5419[2]_i_168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_0_4_reg_5419[2]_i_168_n_0\
    );
\y_1_0_4_reg_5419[2]_i_169\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_0_4_reg_5419[2]_i_169_n_0\
    );
\y_1_0_4_reg_5419[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_45_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(28),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_4_reg_5419[2]_i_17_n_0\
    );
\y_1_0_4_reg_5419[2]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_0_4_reg_5419[2]_i_170_n_0\
    );
\y_1_0_4_reg_5419[2]_i_171\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_4_reg_5419[2]_i_171_n_0\
    );
\y_1_0_4_reg_5419[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_46_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(26),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_4_reg_5419[2]_i_18_n_0\
    );
\y_1_0_4_reg_5419[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_47_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(24),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_4_reg_5419[2]_i_19_n_0\
    );
\y_1_0_4_reg_5419[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_assign_6_0_4_fu_1388_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => \tmp_1_reg_5317_reg[31]_0\(30),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_2_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_22_n_0\
    );
\y_1_0_4_reg_5419[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_2_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_23_n_0\
    );
\y_1_0_4_reg_5419[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_4_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_0_4_reg_5419_reg[0]_i_4_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_24_n_0\
    );
\y_1_0_4_reg_5419[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_4_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_25_n_0\
    );
\y_1_0_4_reg_5419[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_0_4_reg_5419[2]_i_26_n_0\
    );
\y_1_0_4_reg_5419[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[0]_i_2_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(29),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_4_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_0_4_reg_5419[2]_i_27_n_0\
    );
\y_1_0_4_reg_5419[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[0]_i_4_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(27),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_4_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_0_4_reg_5419[2]_i_28_n_0\
    );
\y_1_0_4_reg_5419[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[0]_i_4_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(25),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_44_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_0_4_reg_5419[2]_i_29_n_0\
    );
\y_1_0_4_reg_5419[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_368_0_4_fu_1408_p2,
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      O => \y_1_0_4_reg_5419[2]_i_3_n_0\
    );
\y_1_0_4_reg_5419[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_4_reg_5419[2]_i_70_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(22),
      O => \y_1_0_4_reg_5419[2]_i_31_n_0\
    );
\y_1_0_4_reg_5419[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_4_reg_5419[2]_i_72_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(20),
      O => \y_1_0_4_reg_5419[2]_i_32_n_0\
    );
\y_1_0_4_reg_5419[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_4_reg_5419[2]_i_74_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(18),
      O => \y_1_0_4_reg_5419[2]_i_33_n_0\
    );
\y_1_0_4_reg_5419[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_4_reg_5419[2]_i_76_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(16),
      O => \y_1_0_4_reg_5419[2]_i_34_n_0\
    );
\y_1_0_4_reg_5419[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_78_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(22),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_4_reg_5419[2]_i_35_n_0\
    );
\y_1_0_4_reg_5419[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_79_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(20),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_4_reg_5419[2]_i_36_n_0\
    );
\y_1_0_4_reg_5419[2]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_80_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(18),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_4_reg_5419[2]_i_37_n_0\
    );
\y_1_0_4_reg_5419[2]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_81_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(16),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_4_reg_5419[2]_i_38_n_0\
    );
\y_1_0_4_reg_5419[2]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(29),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_2_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_40_n_0\
    );
\y_1_0_4_reg_5419[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(27),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_4_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_41_n_0\
    );
\y_1_0_4_reg_5419[2]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(25),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[0]_i_4_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_43_n_0\
    );
\y_1_0_4_reg_5419[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_2_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(29),
      O => \y_1_0_4_reg_5419[2]_i_45_n_0\
    );
\y_1_0_4_reg_5419[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_4_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(27),
      O => \y_1_0_4_reg_5419[2]_i_46_n_0\
    );
\y_1_0_4_reg_5419[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_0_4_reg_5419_reg[0]_i_4_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(25),
      O => \y_1_0_4_reg_5419[2]_i_47_n_0\
    );
\y_1_0_4_reg_5419[2]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_0_4_reg_5419[2]_i_48_n_0\
    );
\y_1_0_4_reg_5419[2]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_4_reg_5419[2]_i_49_n_0\
    );
\y_1_0_4_reg_5419[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1FF11F5A0BB00B1"
    )
        port map (
      I0 => p_assign_6_0_4_fu_1388_p2(31),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => p_assign_7_0_4_fu_1427_p2(0),
      I3 => tmp_1_reg_5317(0),
      I4 => p_assign_7_0_4_fu_1427_p2(1),
      I5 => \y_1_reg_5399_reg[2]_i_2_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_5_n_0\
    );
\y_1_0_4_reg_5419[2]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_4_reg_5419[2]_i_50_n_0\
    );
\y_1_0_4_reg_5419[2]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \y_1_0_4_reg_5419[2]_i_51_n_0\
    );
\y_1_0_4_reg_5419[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_44_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_44_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_53_n_0\
    );
\y_1_0_4_reg_5419[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_44_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_54_n_0\
    );
\y_1_0_4_reg_5419[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_73_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_73_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_55_n_0\
    );
\y_1_0_4_reg_5419[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_73_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_56_n_0\
    );
\y_1_0_4_reg_5419[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_44_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(23),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_44_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_0_4_reg_5419[2]_i_57_n_0\
    );
\y_1_0_4_reg_5419[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_44_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(21),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_73_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_0_4_reg_5419[2]_i_58_n_0\
    );
\y_1_0_4_reg_5419[2]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_73_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(19),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_73_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_0_4_reg_5419[2]_i_59_n_0\
    );
\y_1_0_4_reg_5419[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(2),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_2_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_6_n_0\
    );
\y_1_0_4_reg_5419[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_73_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(17),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_77_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_0_4_reg_5419[2]_i_60_n_0\
    );
\y_1_0_4_reg_5419[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_4_reg_5419[2]_i_111_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(14),
      O => \y_1_0_4_reg_5419[2]_i_62_n_0\
    );
\y_1_0_4_reg_5419[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_4_reg_5419[2]_i_113_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(12),
      O => \y_1_0_4_reg_5419[2]_i_63_n_0\
    );
\y_1_0_4_reg_5419[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_4_reg_5419[2]_i_115_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_6\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(10),
      O => \y_1_0_4_reg_5419[2]_i_64_n_0\
    );
\y_1_0_4_reg_5419[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_4_reg_5419[2]_i_117_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_4\,
      I4 => p_assign_6_0_4_fu_1388_p2(31),
      I5 => p_assign_7_0_4_fu_1427_p2(8),
      O => \y_1_0_4_reg_5419[2]_i_65_n_0\
    );
\y_1_0_4_reg_5419[2]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_119_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(14),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_4_reg_5419[2]_i_66_n_0\
    );
\y_1_0_4_reg_5419[2]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_120_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(12),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_0_4_reg_5419[2]_i_67_n_0\
    );
\y_1_0_4_reg_5419[2]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_121_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(10),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_0_4_reg_5419[2]_i_68_n_0\
    );
\y_1_0_4_reg_5419[2]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_0_4_reg_5419[2]_i_122_n_0\,
      I1 => p_assign_7_0_4_fu_1427_p2(8),
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_0_4_reg_5419[2]_i_69_n_0\
    );
\y_1_0_4_reg_5419[2]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_0_4_reg_5419[2]_i_7_n_0\
    );
\y_1_0_4_reg_5419[2]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(23),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_44_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_70_n_0\
    );
\y_1_0_4_reg_5419[2]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(21),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_44_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_72_n_0\
    );
\y_1_0_4_reg_5419[2]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(19),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_73_n_5\,
      O => \y_1_0_4_reg_5419[2]_i_74_n_0\
    );
\y_1_0_4_reg_5419[2]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_0_4_fu_1427_p2(17),
      I1 => p_assign_6_0_4_fu_1388_p2(31),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_73_n_7\,
      O => \y_1_0_4_reg_5419[2]_i_76_n_0\
    );
\y_1_0_4_reg_5419[2]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_44_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(23),
      O => \y_1_0_4_reg_5419[2]_i_78_n_0\
    );
\y_1_0_4_reg_5419[2]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_44_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(21),
      O => \y_1_0_4_reg_5419[2]_i_79_n_0\
    );
\y_1_0_4_reg_5419[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_0_4_reg_5419[2]_i_8_n_0\
    );
\y_1_0_4_reg_5419[2]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_73_n_5\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(19),
      O => \y_1_0_4_reg_5419[2]_i_80_n_0\
    );
\y_1_0_4_reg_5419[2]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_73_n_7\,
      I2 => p_assign_6_0_4_fu_1388_p2(31),
      I3 => p_assign_7_0_4_fu_1427_p2(17),
      O => \y_1_0_4_reg_5419[2]_i_81_n_0\
    );
\y_1_0_4_reg_5419[2]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_0_4_reg_5419[2]_i_82_n_0\
    );
\y_1_0_4_reg_5419[2]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_0_4_reg_5419[2]_i_83_n_0\
    );
\y_1_0_4_reg_5419[2]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_0_4_reg_5419[2]_i_84_n_0\
    );
\y_1_0_4_reg_5419[2]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_0_4_reg_5419[2]_i_85_n_0\
    );
\y_1_0_4_reg_5419[2]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_0_4_reg_5419[2]_i_86_n_0\
    );
\y_1_0_4_reg_5419[2]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_0_4_reg_5419[2]_i_87_n_0\
    );
\y_1_0_4_reg_5419[2]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_0_4_reg_5419[2]_i_88_n_0\
    );
\y_1_0_4_reg_5419[2]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_4_reg_5419[2]_i_89_n_0\
    );
\y_1_0_4_reg_5419[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_0_4_reg_5419[2]_i_9_n_0\
    );
\y_1_0_4_reg_5419[2]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_0_4_reg_5419[2]_i_90_n_0\
    );
\y_1_0_4_reg_5419[2]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_0_4_reg_5419[2]_i_91_n_0\
    );
\y_1_0_4_reg_5419[2]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_0_4_reg_5419[2]_i_92_n_0\
    );
\y_1_0_4_reg_5419[2]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_0_4_reg_5419[2]_i_93_n_0\
    );
\y_1_0_4_reg_5419[2]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_77_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_77_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_95_n_0\
    );
\y_1_0_4_reg_5419[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_77_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_96_n_0\
    );
\y_1_0_4_reg_5419[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_114_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_114_n_6\,
      O => \y_1_0_4_reg_5419[2]_i_97_n_0\
    );
\y_1_0_4_reg_5419[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_0_4_reg_5419_reg[2]_i_114_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_0_4_reg_5419_reg[2]_i_118_n_4\,
      O => \y_1_0_4_reg_5419[2]_i_98_n_0\
    );
\y_1_0_4_reg_5419[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_0_4_reg_5419_reg[2]_i_77_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(15),
      I2 => \y_1_0_4_reg_5419_reg[2]_i_77_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_0_4_reg_5419[2]_i_99_n_0\
    );
\y_1_0_4_reg_5419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_4_fu_1523_p3(0),
      Q => y_1_0_4_reg_5419(0),
      R => '0'
    );
\y_1_0_4_reg_5419_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[0]_i_4_n_0\,
      CO(3 downto 2) => \NLW_y_1_0_4_reg_5419_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_0_4_reg_5419_reg[0]_i_2_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t_V_reg_1015_reg_n_0_[30]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[29]\,
      O(3) => \NLW_y_1_0_4_reg_5419_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2) => p_assign_6_0_4_fu_1388_p2(31),
      O(1) => \y_1_0_4_reg_5419_reg[0]_i_2_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[0]_i_2_n_7\,
      S(3) => '0',
      S(2) => \y_1_0_4_reg_5419[0]_i_5_n_0\,
      S(1) => \y_1_0_4_reg_5419[0]_i_6_n_0\,
      S(0) => \y_1_0_4_reg_5419[0]_i_7_n_0\
    );
\y_1_0_4_reg_5419_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_4_reg_5419_reg[0]_i_3_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[0]_i_3_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[0]_i_3_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_1_0_4_reg_5419[0]_i_8_n_0\,
      DI(0) => '0',
      O(3 downto 1) => p_assign_7_fu_1175_p2(3 downto 1),
      O(0) => p_assign_7_0_4_fu_1427_p2(0),
      S(3) => \y_1_0_4_reg_5419[0]_i_9_n_0\,
      S(2) => \y_1_0_4_reg_5419[0]_i_10_n_0\,
      S(1) => \t_V_reg_1015_reg_n_0_[1]\,
      S(0) => \y_1_0_4_reg_5419[0]_i_11_n_0\
    );
\y_1_0_4_reg_5419_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_44_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[0]_i_4_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[0]_i_4_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[0]_i_4_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[28]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[27]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[26]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[25]\,
      O(3) => \y_1_0_4_reg_5419_reg[0]_i_4_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[0]_i_4_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[0]_i_4_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[0]_i_4_n_7\,
      S(3) => \y_1_0_4_reg_5419[0]_i_12_n_0\,
      S(2) => \y_1_0_4_reg_5419[0]_i_13_n_0\,
      S(1) => \y_1_0_4_reg_5419[0]_i_14_n_0\,
      S(0) => \y_1_0_4_reg_5419[0]_i_15_n_0\
    );
\y_1_0_4_reg_5419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_4_fu_1523_p3(1),
      Q => y_1_0_4_reg_5419(1),
      R => '0'
    );
\y_1_0_4_reg_5419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_0_4_fu_1523_p3(2),
      Q => y_1_0_4_reg_5419(2),
      R => '0'
    );
\y_1_0_4_reg_5419_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_21_n_0\,
      CO(3) => tmp_368_0_4_fu_1408_p2,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_10_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_10_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_22_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_23_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_24_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_25_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_26_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_27_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_28_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_29_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_30_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_11_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_11_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_11_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_31_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_32_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_33_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_34_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_35_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_36_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_37_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_38_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_116_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_112_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_112_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_112_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(15 downto 12),
      S(3) => \y_1_0_4_reg_5419[2]_i_152_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_153_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_154_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_155_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_118_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_114_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_114_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_114_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[12]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[11]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[10]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[9]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_114_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_114_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_114_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[2]_i_114_n_7\,
      S(3) => \y_1_0_4_reg_5419[2]_i_156_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_157_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_158_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_159_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_148_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_116_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_116_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_116_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_116_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(11 downto 8),
      S(3) => \y_1_0_4_reg_5419[2]_i_160_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_161_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_162_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_163_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_2_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_118_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_118_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_118_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_118_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[8]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[7]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[6]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[5]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_118_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_118_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_118_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[2]_i_118_n_7\,
      S(3) => \y_1_0_4_reg_5419[2]_i_164_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_165_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_166_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_167_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_20_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_148_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_148_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_148_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_148_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(7 downto 4),
      S(3) => \y_1_0_4_reg_5419[2]_i_168_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_169_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_170_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_171_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_2_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_2_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_2_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_2_n_3\,
      CYINIT => \t_V_reg_1015_reg_n_0_[0]\,
      DI(3) => \t_V_reg_1015_reg_n_0_[4]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[3]\,
      DI(1) => '0',
      DI(0) => \t_V_reg_1015_reg_n_0_[1]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_2_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_2_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_2_n_6\,
      O(0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \y_1_0_4_reg_5419[2]_i_7_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_8_n_0\,
      S(1) => \t_V_reg_1015_reg_n_0_[2]\,
      S(0) => \y_1_0_4_reg_5419[2]_i_9_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_20_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_20_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_20_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_1_0_4_reg_5419[2]_i_48_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_49_n_0\,
      DI(0) => '0',
      O(3 downto 1) => p_assign_7_0_4_fu_1427_p2(3 downto 1),
      O(0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_20_O_UNCONNECTED\(0),
      S(3) => \y_1_0_4_reg_5419[2]_i_50_n_0\,
      S(2) => \t_V_reg_1015_reg_n_0_[2]\,
      S(1) => \t_V_reg_1015_reg_n_0_[1]\,
      S(0) => \y_1_0_4_reg_5419[2]_i_51_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_52_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_21_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_21_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_21_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_53_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_54_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_55_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_56_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_57_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_58_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_59_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_60_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_61_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_30_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_30_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_30_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_62_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_63_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_64_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_65_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_66_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_67_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_68_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_69_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_42_n_0\,
      CO(3) => \NLW_y_1_0_4_reg_5419_reg[2]_i_39_CO_UNCONNECTED\(3),
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_39_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_39_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(31 downto 28),
      S(3) => \y_1_0_4_reg_5419[2]_i_82_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_83_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_84_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_85_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_11_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_4_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_4_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_4_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_12_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_13_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_14_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_15_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_16_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_17_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_18_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_19_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_71_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_42_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_42_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_42_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(27 downto 24),
      S(3) => \y_1_0_4_reg_5419[2]_i_86_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_87_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_88_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_89_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_73_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_44_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_44_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_44_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[24]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[23]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[22]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[21]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_44_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_44_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_44_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[2]_i_44_n_7\,
      S(3) => \y_1_0_4_reg_5419[2]_i_90_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_91_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_92_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_93_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_94_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_52_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_52_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_52_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_52_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_95_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_96_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_97_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_98_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_99_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_100_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_101_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_102_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_61_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_61_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_61_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_61_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_103_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_104_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_105_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_106_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_61_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_107_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_108_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_109_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_110_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_75_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_71_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_71_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_71_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(23 downto 20),
      S(3) => \y_1_0_4_reg_5419[2]_i_123_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_124_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_125_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_126_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_77_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_73_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_73_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_73_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[20]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[19]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[18]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[17]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_73_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_73_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_73_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[2]_i_73_n_7\,
      S(3) => \y_1_0_4_reg_5419[2]_i_127_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_128_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_129_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_130_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_112_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_75_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_75_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_75_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_75_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_0_4_fu_1427_p2(19 downto 16),
      S(3) => \y_1_0_4_reg_5419[2]_i_131_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_132_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_133_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_134_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[2]_i_114_n_0\,
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_77_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_77_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_77_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_77_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[16]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[15]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[14]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[13]\,
      O(3) => \y_1_0_4_reg_5419_reg[2]_i_77_n_4\,
      O(2) => \y_1_0_4_reg_5419_reg[2]_i_77_n_5\,
      O(1) => \y_1_0_4_reg_5419_reg[2]_i_77_n_6\,
      O(0) => \y_1_0_4_reg_5419_reg[2]_i_77_n_7\,
      S(3) => \y_1_0_4_reg_5419[2]_i_135_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_136_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_137_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_138_n_0\
    );
\y_1_0_4_reg_5419_reg[2]_i_94\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_0_4_reg_5419_reg[2]_i_94_n_0\,
      CO(2) => \y_1_0_4_reg_5419_reg[2]_i_94_n_1\,
      CO(1) => \y_1_0_4_reg_5419_reg[2]_i_94_n_2\,
      CO(0) => \y_1_0_4_reg_5419_reg[2]_i_94_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_0_4_reg_5419[2]_i_139_n_0\,
      DI(2) => \y_1_0_4_reg_5419[2]_i_140_n_0\,
      DI(1) => \y_1_0_4_reg_5419[2]_i_141_n_0\,
      DI(0) => \y_1_0_4_reg_5419[2]_i_142_n_0\,
      O(3 downto 0) => \NLW_y_1_0_4_reg_5419_reg[2]_i_94_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_0_4_reg_5419[2]_i_143_n_0\,
      S(2) => \y_1_0_4_reg_5419[2]_i_144_n_0\,
      S(1) => \y_1_0_4_reg_5419[2]_i_145_n_0\,
      S(0) => \y_1_0_4_reg_5419[2]_i_146_n_0\
    );
\y_1_reg_5399[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[0]\,
      O => y_1_fu_1459_p3(0)
    );
\y_1_reg_5399[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => tmp_15_fu_1156_p2,
      I3 => p_0_in,
      I4 => \y_1_reg_5399[1]_i_4_n_0\,
      O => y_1_fu_1459_p3(1)
    );
\y_1_reg_5399[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[1]_i_3_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_reg_5399[1]_i_10_n_0\
    );
\y_1_reg_5399[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[1]_i_3_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(29),
      I2 => \y_1_reg_5399_reg[1]_i_14_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_reg_5399[1]_i_11_n_0\
    );
\y_1_reg_5399[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[1]_i_14_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(27),
      I2 => \y_1_reg_5399_reg[1]_i_14_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_reg_5399[1]_i_12_n_0\
    );
\y_1_reg_5399[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[1]_i_14_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(25),
      I2 => \y_1_reg_5399_reg[2]_i_34_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_reg_5399[1]_i_13_n_0\
    );
\y_1_reg_5399[1]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_reg_5399[1]_i_15_n_0\
    );
\y_1_reg_5399[1]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_reg_5399[1]_i_16_n_0\
    );
\y_1_reg_5399[1]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_reg_5399[1]_i_17_n_0\
    );
\y_1_reg_5399[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_reg_5399_reg[2]_i_34_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_reg_5399_reg[2]_i_34_n_6\,
      O => \y_1_reg_5399[1]_i_19_n_0\
    );
\y_1_reg_5399[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_reg_5399_reg[2]_i_34_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_reg_5399_reg[2]_i_50_n_4\,
      O => \y_1_reg_5399[1]_i_20_n_0\
    );
\y_1_reg_5399[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_reg_5399_reg[2]_i_50_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_reg_5399_reg[2]_i_50_n_6\,
      O => \y_1_reg_5399[1]_i_21_n_0\
    );
\y_1_reg_5399[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_reg_5399_reg[2]_i_50_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_reg_5399_reg[2]_i_54_n_4\,
      O => \y_1_reg_5399[1]_i_22_n_0\
    );
\y_1_reg_5399[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_34_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(23),
      I2 => \y_1_reg_5399_reg[2]_i_34_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_reg_5399[1]_i_23_n_0\
    );
\y_1_reg_5399[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_34_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(21),
      I2 => \y_1_reg_5399_reg[2]_i_50_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_reg_5399[1]_i_24_n_0\
    );
\y_1_reg_5399[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_50_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(19),
      I2 => \y_1_reg_5399_reg[2]_i_50_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_reg_5399[1]_i_25_n_0\
    );
\y_1_reg_5399[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_50_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(17),
      I2 => \y_1_reg_5399_reg[2]_i_54_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_reg_5399[1]_i_26_n_0\
    );
\y_1_reg_5399[1]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_reg_5399[1]_i_27_n_0\
    );
\y_1_reg_5399[1]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_reg_5399[1]_i_28_n_0\
    );
\y_1_reg_5399[1]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_reg_5399[1]_i_29_n_0\
    );
\y_1_reg_5399[1]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_reg_5399[1]_i_30_n_0\
    );
\y_1_reg_5399[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_reg_5399_reg[2]_i_54_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_reg_5399_reg[2]_i_54_n_6\,
      O => \y_1_reg_5399[1]_i_32_n_0\
    );
\y_1_reg_5399[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_reg_5399_reg[2]_i_54_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_reg_5399_reg[2]_i_82_n_4\,
      O => \y_1_reg_5399[1]_i_33_n_0\
    );
\y_1_reg_5399[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_reg_5399_reg[2]_i_82_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_reg_5399_reg[2]_i_82_n_6\,
      O => \y_1_reg_5399[1]_i_34_n_0\
    );
\y_1_reg_5399[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_reg_5399_reg[2]_i_82_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_reg_5399_reg[2]_i_86_n_4\,
      O => \y_1_reg_5399[1]_i_35_n_0\
    );
\y_1_reg_5399[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_54_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(15),
      I2 => \y_1_reg_5399_reg[2]_i_54_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_reg_5399[1]_i_36_n_0\
    );
\y_1_reg_5399[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_54_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(13),
      I2 => \y_1_reg_5399_reg[2]_i_82_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_reg_5399[1]_i_37_n_0\
    );
\y_1_reg_5399[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_82_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(11),
      I2 => \y_1_reg_5399_reg[2]_i_82_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_reg_5399[1]_i_38_n_0\
    );
\y_1_reg_5399[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_82_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(9),
      I2 => \y_1_reg_5399_reg[2]_i_86_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_reg_5399[1]_i_39_n_0\
    );
\y_1_reg_5399[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5AACCC3555A"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      I1 => p_assign_7_fu_1175_p2(1),
      I2 => \y_1_reg_5399_reg[2]_i_4_n_0\,
      I3 => tmp_1_reg_5317(0),
      I4 => p_0_in,
      I5 => \t_V_reg_1015_reg_n_0_[0]\,
      O => \y_1_reg_5399[1]_i_4_n_0\
    );
\y_1_reg_5399[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_reg_5399_reg[2]_i_86_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_reg_5399_reg[2]_i_86_n_6\,
      O => \y_1_reg_5399[1]_i_40_n_0\
    );
\y_1_reg_5399[1]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_reg_5399_reg[2]_i_86_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_reg_5399_reg[2]_i_2_n_4\,
      O => \y_1_reg_5399[1]_i_41_n_0\
    );
\y_1_reg_5399[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_reg_5399_reg[2]_i_2_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(2),
      I3 => \y_1_reg_5399_reg[2]_i_2_n_6\,
      O => \y_1_reg_5399[1]_i_42_n_0\
    );
\y_1_reg_5399[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC28"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \t_V_reg_1015_reg_n_0_[1]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_reg_5399[1]_i_43_n_0\
    );
\y_1_reg_5399[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_86_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(7),
      I2 => \y_1_reg_5399_reg[2]_i_86_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_reg_5399[1]_i_44_n_0\
    );
\y_1_reg_5399[1]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_86_n_7\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(5),
      I2 => \y_1_reg_5399_reg[2]_i_2_n_4\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_reg_5399[1]_i_45_n_0\
    );
\y_1_reg_5399[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_2_n_5\,
      I1 => \tmp_1_reg_5317_reg[31]_0\(3),
      I2 => \y_1_reg_5399_reg[2]_i_2_n_6\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_reg_5399[1]_i_46_n_0\
    );
\y_1_reg_5399[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(0),
      I1 => \t_V_reg_1015_reg_n_0_[1]\,
      I2 => \t_V_reg_1015_reg_n_0_[0]\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(1),
      O => \y_1_reg_5399[1]_i_47_n_0\
    );
\y_1_reg_5399[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_0_in,
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => \tmp_1_reg_5317_reg[31]_0\(30),
      I3 => \y_1_reg_5399_reg[1]_i_3_n_6\,
      O => \y_1_reg_5399[1]_i_6_n_0\
    );
\y_1_reg_5399[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_reg_5399_reg[1]_i_3_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_reg_5399_reg[1]_i_14_n_4\,
      O => \y_1_reg_5399[1]_i_7_n_0\
    );
\y_1_reg_5399[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_reg_5399_reg[1]_i_14_n_5\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_reg_5399_reg[1]_i_14_n_6\,
      O => \y_1_reg_5399[1]_i_8_n_0\
    );
\y_1_reg_5399[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_reg_5399_reg[1]_i_14_n_7\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_reg_5399_reg[2]_i_34_n_4\,
      O => \y_1_reg_5399[1]_i_9_n_0\
    );
\y_1_reg_5399[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888BB8BB8B88"
    )
        port map (
      I0 => \y_1_reg_5399_reg[2]_i_2_n_6\,
      I1 => \y_1_reg_5399[2]_i_3_n_0\,
      I2 => \y_1_reg_5399_reg[2]_i_4_n_0\,
      I3 => \y_1_reg_5399[2]_i_5_n_0\,
      I4 => \y_1_reg_5399[2]_i_6_n_0\,
      I5 => p_neg394_i_reg_5322(1),
      O => y_1_fu_1459_p3(2)
    );
\y_1_reg_5399[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_reg_5399[2]_i_10_n_0\
    );
\y_1_reg_5399[2]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_reg_5399[2]_i_100_n_0\
    );
\y_1_reg_5399[2]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_reg_5399[2]_i_101_n_0\
    );
\y_1_reg_5399[2]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_reg_5399[2]_i_102_n_0\
    );
\y_1_reg_5399[2]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[16]\,
      O => \y_1_reg_5399[2]_i_103_n_0\
    );
\y_1_reg_5399[2]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_reg_5399[2]_i_104_n_0\
    );
\y_1_reg_5399[2]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_reg_5399[2]_i_105_n_0\
    );
\y_1_reg_5399[2]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_reg_5399[2]_i_106_n_0\
    );
\y_1_reg_5399[2]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(7),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_86_n_5\,
      O => \y_1_reg_5399[2]_i_107_n_0\
    );
\y_1_reg_5399[2]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(5),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_86_n_7\,
      O => \y_1_reg_5399[2]_i_109_n_0\
    );
\y_1_reg_5399[2]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_reg_5399_reg[2]_i_86_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(7),
      O => \y_1_reg_5399[2]_i_110_n_0\
    );
\y_1_reg_5399[2]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_reg_5399_reg[2]_i_86_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(5),
      O => \y_1_reg_5399[2]_i_111_n_0\
    );
\y_1_reg_5399[2]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[15]\,
      O => \y_1_reg_5399[2]_i_112_n_0\
    );
\y_1_reg_5399[2]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[14]\,
      O => \y_1_reg_5399[2]_i_113_n_0\
    );
\y_1_reg_5399[2]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[13]\,
      O => \y_1_reg_5399[2]_i_114_n_0\
    );
\y_1_reg_5399[2]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_reg_5399[2]_i_115_n_0\
    );
\y_1_reg_5399[2]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[12]\,
      O => \y_1_reg_5399[2]_i_116_n_0\
    );
\y_1_reg_5399[2]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_reg_5399[2]_i_117_n_0\
    );
\y_1_reg_5399[2]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_reg_5399[2]_i_118_n_0\
    );
\y_1_reg_5399[2]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_reg_5399[2]_i_119_n_0\
    );
\y_1_reg_5399[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(31),
      I1 => p_assign_7_fu_1175_p2(31),
      I2 => p_0_in,
      I3 => \tmp_1_reg_5317_reg[31]_0\(30),
      I4 => \y_1_reg_5399_reg[1]_i_3_n_6\,
      I5 => p_assign_7_fu_1175_p2(30),
      O => \y_1_reg_5399[2]_i_12_n_0\
    );
\y_1_reg_5399[2]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[11]\,
      O => \y_1_reg_5399[2]_i_120_n_0\
    );
\y_1_reg_5399[2]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[10]\,
      O => \y_1_reg_5399[2]_i_121_n_0\
    );
\y_1_reg_5399[2]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[9]\,
      O => \y_1_reg_5399[2]_i_122_n_0\
    );
\y_1_reg_5399[2]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_reg_5399[2]_i_123_n_0\
    );
\y_1_reg_5399[2]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[8]\,
      O => \y_1_reg_5399[2]_i_124_n_0\
    );
\y_1_reg_5399[2]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_reg_5399[2]_i_125_n_0\
    );
\y_1_reg_5399[2]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_reg_5399[2]_i_126_n_0\
    );
\y_1_reg_5399[2]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_reg_5399[2]_i_127_n_0\
    );
\y_1_reg_5399[2]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[7]\,
      O => \y_1_reg_5399[2]_i_128_n_0\
    );
\y_1_reg_5399[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[6]\,
      O => \y_1_reg_5399[2]_i_129_n_0\
    );
\y_1_reg_5399[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_reg_5399[2]_i_30_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(28),
      I3 => \y_1_reg_5399_reg[1]_i_14_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(28),
      O => \y_1_reg_5399[2]_i_13_n_0\
    );
\y_1_reg_5399[2]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[5]\,
      O => \y_1_reg_5399[2]_i_130_n_0\
    );
\y_1_reg_5399[2]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_reg_5399[2]_i_131_n_0\
    );
\y_1_reg_5399[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_reg_5399[2]_i_31_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(26),
      I3 => \y_1_reg_5399_reg[1]_i_14_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(26),
      O => \y_1_reg_5399[2]_i_14_n_0\
    );
\y_1_reg_5399[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_reg_5399[2]_i_33_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(24),
      I3 => \y_1_reg_5399_reg[2]_i_34_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(24),
      O => \y_1_reg_5399[2]_i_15_n_0\
    );
\y_1_reg_5399[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(31),
      I1 => \tmp_1_reg_5317_reg[31]_0\(31),
      I2 => p_assign_7_fu_1175_p2(30),
      I3 => p_0_in,
      I4 => \y_1_reg_5399_reg[1]_i_3_n_6\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(30),
      O => \y_1_reg_5399[2]_i_16_n_0\
    );
\y_1_reg_5399[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_35_n_0\,
      I1 => p_assign_7_fu_1175_p2(28),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[1]_i_14_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(28),
      O => \y_1_reg_5399[2]_i_17_n_0\
    );
\y_1_reg_5399[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_36_n_0\,
      I1 => p_assign_7_fu_1175_p2(26),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[1]_i_14_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(26),
      O => \y_1_reg_5399[2]_i_18_n_0\
    );
\y_1_reg_5399[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_37_n_0\,
      I1 => p_assign_7_fu_1175_p2(24),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_34_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(24),
      O => \y_1_reg_5399[2]_i_19_n_0\
    );
\y_1_reg_5399[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_reg_5399[2]_i_47_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(22),
      I3 => \y_1_reg_5399_reg[2]_i_34_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(22),
      O => \y_1_reg_5399[2]_i_21_n_0\
    );
\y_1_reg_5399[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_reg_5399[2]_i_49_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(20),
      I3 => \y_1_reg_5399_reg[2]_i_50_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(20),
      O => \y_1_reg_5399[2]_i_22_n_0\
    );
\y_1_reg_5399[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_reg_5399[2]_i_51_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(18),
      I3 => \y_1_reg_5399_reg[2]_i_50_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(18),
      O => \y_1_reg_5399[2]_i_23_n_0\
    );
\y_1_reg_5399[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_reg_5399[2]_i_53_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(16),
      I3 => \y_1_reg_5399_reg[2]_i_54_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(16),
      O => \y_1_reg_5399[2]_i_24_n_0\
    );
\y_1_reg_5399[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_55_n_0\,
      I1 => p_assign_7_fu_1175_p2(22),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_34_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(22),
      O => \y_1_reg_5399[2]_i_25_n_0\
    );
\y_1_reg_5399[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_56_n_0\,
      I1 => p_assign_7_fu_1175_p2(20),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_50_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(20),
      O => \y_1_reg_5399[2]_i_26_n_0\
    );
\y_1_reg_5399[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_57_n_0\,
      I1 => p_assign_7_fu_1175_p2(18),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_50_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(18),
      O => \y_1_reg_5399[2]_i_27_n_0\
    );
\y_1_reg_5399[2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_58_n_0\,
      I1 => p_assign_7_fu_1175_p2(16),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_54_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(16),
      O => \y_1_reg_5399[2]_i_28_n_0\
    );
\y_1_reg_5399[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_15_fu_1156_p2,
      I1 => p_0_in,
      O => \y_1_reg_5399[2]_i_3_n_0\
    );
\y_1_reg_5399[2]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(29),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[1]_i_3_n_7\,
      O => \y_1_reg_5399[2]_i_30_n_0\
    );
\y_1_reg_5399[2]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(27),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[1]_i_14_n_5\,
      O => \y_1_reg_5399[2]_i_31_n_0\
    );
\y_1_reg_5399[2]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(25),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[1]_i_14_n_7\,
      O => \y_1_reg_5399[2]_i_33_n_0\
    );
\y_1_reg_5399[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(29),
      I1 => \y_1_reg_5399_reg[1]_i_3_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(29),
      O => \y_1_reg_5399[2]_i_35_n_0\
    );
\y_1_reg_5399[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(27),
      I1 => \y_1_reg_5399_reg[1]_i_14_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(27),
      O => \y_1_reg_5399[2]_i_36_n_0\
    );
\y_1_reg_5399[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(25),
      I1 => \y_1_reg_5399_reg[1]_i_14_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(25),
      O => \y_1_reg_5399[2]_i_37_n_0\
    );
\y_1_reg_5399[2]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_reg_5399[2]_i_79_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(14),
      I3 => \y_1_reg_5399_reg[2]_i_54_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(14),
      O => \y_1_reg_5399[2]_i_39_n_0\
    );
\y_1_reg_5399[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_reg_5399[2]_i_81_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(12),
      I3 => \y_1_reg_5399_reg[2]_i_82_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(12),
      O => \y_1_reg_5399[2]_i_40_n_0\
    );
\y_1_reg_5399[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_reg_5399[2]_i_83_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(10),
      I3 => \y_1_reg_5399_reg[2]_i_82_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(10),
      O => \y_1_reg_5399[2]_i_41_n_0\
    );
\y_1_reg_5399[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_reg_5399[2]_i_85_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(8),
      I3 => \y_1_reg_5399_reg[2]_i_86_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(8),
      O => \y_1_reg_5399[2]_i_42_n_0\
    );
\y_1_reg_5399[2]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_87_n_0\,
      I1 => p_assign_7_fu_1175_p2(14),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_54_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(14),
      O => \y_1_reg_5399[2]_i_43_n_0\
    );
\y_1_reg_5399[2]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_88_n_0\,
      I1 => p_assign_7_fu_1175_p2(12),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_82_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(12),
      O => \y_1_reg_5399[2]_i_44_n_0\
    );
\y_1_reg_5399[2]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_89_n_0\,
      I1 => p_assign_7_fu_1175_p2(10),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_82_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(10),
      O => \y_1_reg_5399[2]_i_45_n_0\
    );
\y_1_reg_5399[2]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_90_n_0\,
      I1 => p_assign_7_fu_1175_p2(8),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_86_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(8),
      O => \y_1_reg_5399[2]_i_46_n_0\
    );
\y_1_reg_5399[2]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(23),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_34_n_5\,
      O => \y_1_reg_5399[2]_i_47_n_0\
    );
\y_1_reg_5399[2]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(21),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_34_n_7\,
      O => \y_1_reg_5399[2]_i_49_n_0\
    );
\y_1_reg_5399[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F073B13"
    )
        port map (
      I0 => p_0_in,
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => tmp_1_reg_5317(0),
      I3 => p_assign_7_fu_1175_p2(1),
      I4 => \t_V_reg_1015_reg_n_0_[1]\,
      O => \y_1_reg_5399[2]_i_5_n_0\
    );
\y_1_reg_5399[2]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(19),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_50_n_5\,
      O => \y_1_reg_5399[2]_i_51_n_0\
    );
\y_1_reg_5399[2]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(17),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_50_n_7\,
      O => \y_1_reg_5399[2]_i_53_n_0\
    );
\y_1_reg_5399[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(23),
      I1 => \y_1_reg_5399_reg[2]_i_34_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(23),
      O => \y_1_reg_5399[2]_i_55_n_0\
    );
\y_1_reg_5399[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(21),
      I1 => \y_1_reg_5399_reg[2]_i_34_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(21),
      O => \y_1_reg_5399[2]_i_56_n_0\
    );
\y_1_reg_5399[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(19),
      I1 => \y_1_reg_5399_reg[2]_i_50_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(19),
      O => \y_1_reg_5399[2]_i_57_n_0\
    );
\y_1_reg_5399[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(17),
      I1 => \y_1_reg_5399_reg[2]_i_50_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(17),
      O => \y_1_reg_5399[2]_i_58_n_0\
    );
\y_1_reg_5399[2]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[31]\,
      O => \y_1_reg_5399[2]_i_59_n_0\
    );
\y_1_reg_5399[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(2),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_2_n_6\,
      O => \y_1_reg_5399[2]_i_6_n_0\
    );
\y_1_reg_5399[2]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[30]\,
      O => \y_1_reg_5399[2]_i_60_n_0\
    );
\y_1_reg_5399[2]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[29]\,
      O => \y_1_reg_5399[2]_i_61_n_0\
    );
\y_1_reg_5399[2]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[28]\,
      O => \y_1_reg_5399[2]_i_62_n_0\
    );
\y_1_reg_5399[2]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[27]\,
      O => \y_1_reg_5399[2]_i_63_n_0\
    );
\y_1_reg_5399[2]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[26]\,
      O => \y_1_reg_5399[2]_i_64_n_0\
    );
\y_1_reg_5399[2]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[25]\,
      O => \y_1_reg_5399[2]_i_65_n_0\
    );
\y_1_reg_5399[2]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_reg_5399[2]_i_66_n_0\
    );
\y_1_reg_5399[2]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[24]\,
      O => \y_1_reg_5399[2]_i_67_n_0\
    );
\y_1_reg_5399[2]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_reg_5399[2]_i_68_n_0\
    );
\y_1_reg_5399[2]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_reg_5399[2]_i_69_n_0\
    );
\y_1_reg_5399[2]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[4]\,
      O => \y_1_reg_5399[2]_i_7_n_0\
    );
\y_1_reg_5399[2]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_reg_5399[2]_i_70_n_0\
    );
\y_1_reg_5399[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(7),
      I1 => \y_1_reg_5399[2]_i_107_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(6),
      I3 => \y_1_reg_5399_reg[2]_i_86_n_6\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(6),
      O => \y_1_reg_5399[2]_i_71_n_0\
    );
\y_1_reg_5399[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(5),
      I1 => \y_1_reg_5399[2]_i_109_n_0\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(4),
      I3 => \y_1_reg_5399_reg[2]_i_2_n_4\,
      I4 => p_0_in,
      I5 => p_assign_7_fu_1175_p2(4),
      O => \y_1_reg_5399[2]_i_72_n_0\
    );
\y_1_reg_5399[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(3),
      I1 => \y_1_reg_5399_reg[2]_i_2_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(3),
      I4 => \tmp_1_reg_5317_reg[31]_0\(2),
      I5 => \y_1_reg_5399[2]_i_6_n_0\,
      O => \y_1_reg_5399[2]_i_73_n_0\
    );
\y_1_reg_5399[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88ACEEAC0028AA28"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(1),
      I1 => \t_V_reg_1015_reg_n_0_[0]\,
      I2 => \t_V_reg_1015_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => p_assign_7_fu_1175_p2(1),
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_reg_5399[2]_i_74_n_0\
    );
\y_1_reg_5399[2]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_110_n_0\,
      I1 => p_assign_7_fu_1175_p2(6),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_86_n_6\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(6),
      O => \y_1_reg_5399[2]_i_75_n_0\
    );
\y_1_reg_5399[2]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \y_1_reg_5399[2]_i_111_n_0\,
      I1 => p_assign_7_fu_1175_p2(4),
      I2 => p_0_in,
      I3 => \y_1_reg_5399_reg[2]_i_2_n_4\,
      I4 => \tmp_1_reg_5317_reg[31]_0\(4),
      O => \y_1_reg_5399[2]_i_76_n_0\
    );
\y_1_reg_5399[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(3),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_2_n_5\,
      I3 => \tmp_1_reg_5317_reg[31]_0\(3),
      I4 => \y_1_reg_5399[2]_i_6_n_0\,
      I5 => \tmp_1_reg_5317_reg[31]_0\(2),
      O => \y_1_reg_5399[2]_i_77_n_0\
    );
\y_1_reg_5399[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A5003CA500C300"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(1),
      I1 => \t_V_reg_1015_reg_n_0_[1]\,
      I2 => \tmp_1_reg_5317_reg[31]_0\(1),
      I3 => \t_V_reg_1015_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => \tmp_1_reg_5317_reg[31]_0\(0),
      O => \y_1_reg_5399[2]_i_78_n_0\
    );
\y_1_reg_5399[2]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(15),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_54_n_5\,
      O => \y_1_reg_5399[2]_i_79_n_0\
    );
\y_1_reg_5399[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[3]\,
      O => \y_1_reg_5399[2]_i_8_n_0\
    );
\y_1_reg_5399[2]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(13),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_54_n_7\,
      O => \y_1_reg_5399[2]_i_81_n_0\
    );
\y_1_reg_5399[2]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(11),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_82_n_5\,
      O => \y_1_reg_5399[2]_i_83_n_0\
    );
\y_1_reg_5399[2]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_fu_1175_p2(9),
      I1 => p_0_in,
      I2 => \y_1_reg_5399_reg[2]_i_82_n_7\,
      O => \y_1_reg_5399[2]_i_85_n_0\
    );
\y_1_reg_5399[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(15),
      I1 => \y_1_reg_5399_reg[2]_i_54_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(15),
      O => \y_1_reg_5399[2]_i_87_n_0\
    );
\y_1_reg_5399[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(13),
      I1 => \y_1_reg_5399_reg[2]_i_54_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(13),
      O => \y_1_reg_5399[2]_i_88_n_0\
    );
\y_1_reg_5399[2]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(11),
      I1 => \y_1_reg_5399_reg[2]_i_82_n_5\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(11),
      O => \y_1_reg_5399[2]_i_89_n_0\
    );
\y_1_reg_5399[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[2]\,
      O => \y_1_reg_5399[2]_i_9_n_0\
    );
\y_1_reg_5399[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_1_reg_5317_reg[31]_0\(9),
      I1 => \y_1_reg_5399_reg[2]_i_82_n_7\,
      I2 => p_0_in,
      I3 => p_assign_7_fu_1175_p2(9),
      O => \y_1_reg_5399[2]_i_90_n_0\
    );
\y_1_reg_5399[2]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[23]\,
      O => \y_1_reg_5399[2]_i_91_n_0\
    );
\y_1_reg_5399[2]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[22]\,
      O => \y_1_reg_5399[2]_i_92_n_0\
    );
\y_1_reg_5399[2]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[21]\,
      O => \y_1_reg_5399[2]_i_93_n_0\
    );
\y_1_reg_5399[2]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_reg_5399[2]_i_94_n_0\
    );
\y_1_reg_5399[2]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[20]\,
      O => \y_1_reg_5399[2]_i_95_n_0\
    );
\y_1_reg_5399[2]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_reg_5399[2]_i_96_n_0\
    );
\y_1_reg_5399[2]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[18]\,
      O => \y_1_reg_5399[2]_i_97_n_0\
    );
\y_1_reg_5399[2]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[17]\,
      O => \y_1_reg_5399[2]_i_98_n_0\
    );
\y_1_reg_5399[2]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_1015_reg_n_0_[19]\,
      O => \y_1_reg_5399[2]_i_99_n_0\
    );
\y_1_reg_5399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_fu_1459_p3(0),
      Q => y_1_reg_5399(0),
      R => '0'
    );
\y_1_reg_5399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_fu_1459_p3(1),
      Q => y_1_reg_5399(1),
      R => '0'
    );
\y_1_reg_5399_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_34_n_0\,
      CO(3) => \y_1_reg_5399_reg[1]_i_14_n_0\,
      CO(2) => \y_1_reg_5399_reg[1]_i_14_n_1\,
      CO(1) => \y_1_reg_5399_reg[1]_i_14_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[28]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[27]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[26]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[25]\,
      O(3) => \y_1_reg_5399_reg[1]_i_14_n_4\,
      O(2) => \y_1_reg_5399_reg[1]_i_14_n_5\,
      O(1) => \y_1_reg_5399_reg[1]_i_14_n_6\,
      O(0) => \y_1_reg_5399_reg[1]_i_14_n_7\,
      S(3) => \y_1_reg_5399[1]_i_27_n_0\,
      S(2) => \y_1_reg_5399[1]_i_28_n_0\,
      S(1) => \y_1_reg_5399[1]_i_29_n_0\,
      S(0) => \y_1_reg_5399[1]_i_30_n_0\
    );
\y_1_reg_5399_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[1]_i_31_n_0\,
      CO(3) => \y_1_reg_5399_reg[1]_i_18_n_0\,
      CO(2) => \y_1_reg_5399_reg[1]_i_18_n_1\,
      CO(1) => \y_1_reg_5399_reg[1]_i_18_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[1]_i_32_n_0\,
      DI(2) => \y_1_reg_5399[1]_i_33_n_0\,
      DI(1) => \y_1_reg_5399[1]_i_34_n_0\,
      DI(0) => \y_1_reg_5399[1]_i_35_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[1]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[1]_i_36_n_0\,
      S(2) => \y_1_reg_5399[1]_i_37_n_0\,
      S(1) => \y_1_reg_5399[1]_i_38_n_0\,
      S(0) => \y_1_reg_5399[1]_i_39_n_0\
    );
\y_1_reg_5399_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[1]_i_5_n_0\,
      CO(3) => tmp_15_fu_1156_p2,
      CO(2) => \y_1_reg_5399_reg[1]_i_2_n_1\,
      CO(1) => \y_1_reg_5399_reg[1]_i_2_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[1]_i_6_n_0\,
      DI(2) => \y_1_reg_5399[1]_i_7_n_0\,
      DI(1) => \y_1_reg_5399[1]_i_8_n_0\,
      DI(0) => \y_1_reg_5399[1]_i_9_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[1]_i_10_n_0\,
      S(2) => \y_1_reg_5399[1]_i_11_n_0\,
      S(1) => \y_1_reg_5399[1]_i_12_n_0\,
      S(0) => \y_1_reg_5399[1]_i_13_n_0\
    );
\y_1_reg_5399_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[1]_i_14_n_0\,
      CO(3 downto 2) => \NLW_y_1_reg_5399_reg[1]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_reg_5399_reg[1]_i_3_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t_V_reg_1015_reg_n_0_[30]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[29]\,
      O(3) => \NLW_y_1_reg_5399_reg[1]_i_3_O_UNCONNECTED\(3),
      O(2) => p_0_in,
      O(1) => \y_1_reg_5399_reg[1]_i_3_n_6\,
      O(0) => \y_1_reg_5399_reg[1]_i_3_n_7\,
      S(3) => '0',
      S(2) => \y_1_reg_5399[1]_i_15_n_0\,
      S(1) => \y_1_reg_5399[1]_i_16_n_0\,
      S(0) => \y_1_reg_5399[1]_i_17_n_0\
    );
\y_1_reg_5399_reg[1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_reg_5399_reg[1]_i_31_n_0\,
      CO(2) => \y_1_reg_5399_reg[1]_i_31_n_1\,
      CO(1) => \y_1_reg_5399_reg[1]_i_31_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[1]_i_40_n_0\,
      DI(2) => \y_1_reg_5399[1]_i_41_n_0\,
      DI(1) => \y_1_reg_5399[1]_i_42_n_0\,
      DI(0) => \y_1_reg_5399[1]_i_43_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[1]_i_44_n_0\,
      S(2) => \y_1_reg_5399[1]_i_45_n_0\,
      S(1) => \y_1_reg_5399[1]_i_46_n_0\,
      S(0) => \y_1_reg_5399[1]_i_47_n_0\
    );
\y_1_reg_5399_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[1]_i_18_n_0\,
      CO(3) => \y_1_reg_5399_reg[1]_i_5_n_0\,
      CO(2) => \y_1_reg_5399_reg[1]_i_5_n_1\,
      CO(1) => \y_1_reg_5399_reg[1]_i_5_n_2\,
      CO(0) => \y_1_reg_5399_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[1]_i_19_n_0\,
      DI(2) => \y_1_reg_5399[1]_i_20_n_0\,
      DI(1) => \y_1_reg_5399[1]_i_21_n_0\,
      DI(0) => \y_1_reg_5399[1]_i_22_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[1]_i_23_n_0\,
      S(2) => \y_1_reg_5399[1]_i_24_n_0\,
      S(1) => \y_1_reg_5399[1]_i_25_n_0\,
      S(0) => \y_1_reg_5399[1]_i_26_n_0\
    );
\y_1_reg_5399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => y_1_fu_1459_p3(2),
      Q => y_1_reg_5399(2),
      R => '0'
    );
\y_1_reg_5399_reg[2]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_0_4_reg_5419_reg[0]_i_3_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_108_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_108_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_108_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(7 downto 4),
      S(3) => \y_1_reg_5399[2]_i_128_n_0\,
      S(2) => \y_1_reg_5399[2]_i_129_n_0\,
      S(1) => \y_1_reg_5399[2]_i_130_n_0\,
      S(0) => \y_1_reg_5399[2]_i_131_n_0\
    );
\y_1_reg_5399_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_20_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_11_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_11_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_11_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[2]_i_21_n_0\,
      DI(2) => \y_1_reg_5399[2]_i_22_n_0\,
      DI(1) => \y_1_reg_5399[2]_i_23_n_0\,
      DI(0) => \y_1_reg_5399[2]_i_24_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[2]_i_25_n_0\,
      S(2) => \y_1_reg_5399[2]_i_26_n_0\,
      S(1) => \y_1_reg_5399[2]_i_27_n_0\,
      S(0) => \y_1_reg_5399[2]_i_28_n_0\
    );
\y_1_reg_5399_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_reg_5399_reg[2]_i_2_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_2_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_2_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_2_n_3\,
      CYINIT => \t_V_reg_1015_reg_n_0_[0]\,
      DI(3) => \t_V_reg_1015_reg_n_0_[4]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[3]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[2]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[1]\,
      O(3) => \y_1_reg_5399_reg[2]_i_2_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_2_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_2_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_2_n_7\,
      S(3) => \y_1_reg_5399[2]_i_7_n_0\,
      S(2) => \y_1_reg_5399[2]_i_8_n_0\,
      S(1) => \y_1_reg_5399[2]_i_9_n_0\,
      S(0) => \y_1_reg_5399[2]_i_10_n_0\
    );
\y_1_reg_5399_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_38_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_20_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_20_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_20_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[2]_i_39_n_0\,
      DI(2) => \y_1_reg_5399[2]_i_40_n_0\,
      DI(1) => \y_1_reg_5399[2]_i_41_n_0\,
      DI(0) => \y_1_reg_5399[2]_i_42_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[2]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[2]_i_43_n_0\,
      S(2) => \y_1_reg_5399[2]_i_44_n_0\,
      S(1) => \y_1_reg_5399[2]_i_45_n_0\,
      S(0) => \y_1_reg_5399[2]_i_46_n_0\
    );
\y_1_reg_5399_reg[2]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_32_n_0\,
      CO(3) => \NLW_y_1_reg_5399_reg[2]_i_29_CO_UNCONNECTED\(3),
      CO(2) => \y_1_reg_5399_reg[2]_i_29_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_29_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(31 downto 28),
      S(3) => \y_1_reg_5399[2]_i_59_n_0\,
      S(2) => \y_1_reg_5399[2]_i_60_n_0\,
      S(1) => \y_1_reg_5399[2]_i_61_n_0\,
      S(0) => \y_1_reg_5399[2]_i_62_n_0\
    );
\y_1_reg_5399_reg[2]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_48_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_32_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_32_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_32_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(27 downto 24),
      S(3) => \y_1_reg_5399[2]_i_63_n_0\,
      S(2) => \y_1_reg_5399[2]_i_64_n_0\,
      S(1) => \y_1_reg_5399[2]_i_65_n_0\,
      S(0) => \y_1_reg_5399[2]_i_66_n_0\
    );
\y_1_reg_5399_reg[2]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_50_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_34_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_34_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_34_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[24]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[23]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[22]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[21]\,
      O(3) => \y_1_reg_5399_reg[2]_i_34_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_34_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_34_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_34_n_7\,
      S(3) => \y_1_reg_5399[2]_i_67_n_0\,
      S(2) => \y_1_reg_5399[2]_i_68_n_0\,
      S(1) => \y_1_reg_5399[2]_i_69_n_0\,
      S(0) => \y_1_reg_5399[2]_i_70_n_0\
    );
\y_1_reg_5399_reg[2]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_reg_5399_reg[2]_i_38_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_38_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_38_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[2]_i_71_n_0\,
      DI(2) => \y_1_reg_5399[2]_i_72_n_0\,
      DI(1) => \y_1_reg_5399[2]_i_73_n_0\,
      DI(0) => \y_1_reg_5399[2]_i_74_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[2]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[2]_i_75_n_0\,
      S(2) => \y_1_reg_5399[2]_i_76_n_0\,
      S(1) => \y_1_reg_5399[2]_i_77_n_0\,
      S(0) => \y_1_reg_5399[2]_i_78_n_0\
    );
\y_1_reg_5399_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_11_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_4_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_4_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_4_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \y_1_reg_5399[2]_i_12_n_0\,
      DI(2) => \y_1_reg_5399[2]_i_13_n_0\,
      DI(1) => \y_1_reg_5399[2]_i_14_n_0\,
      DI(0) => \y_1_reg_5399[2]_i_15_n_0\,
      O(3 downto 0) => \NLW_y_1_reg_5399_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \y_1_reg_5399[2]_i_16_n_0\,
      S(2) => \y_1_reg_5399[2]_i_17_n_0\,
      S(1) => \y_1_reg_5399[2]_i_18_n_0\,
      S(0) => \y_1_reg_5399[2]_i_19_n_0\
    );
\y_1_reg_5399_reg[2]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_52_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_48_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_48_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_48_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(23 downto 20),
      S(3) => \y_1_reg_5399[2]_i_91_n_0\,
      S(2) => \y_1_reg_5399[2]_i_92_n_0\,
      S(1) => \y_1_reg_5399[2]_i_93_n_0\,
      S(0) => \y_1_reg_5399[2]_i_94_n_0\
    );
\y_1_reg_5399_reg[2]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_54_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_50_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_50_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_50_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[20]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[19]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[18]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[17]\,
      O(3) => \y_1_reg_5399_reg[2]_i_50_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_50_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_50_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_50_n_7\,
      S(3) => \y_1_reg_5399[2]_i_95_n_0\,
      S(2) => \y_1_reg_5399[2]_i_96_n_0\,
      S(1) => \y_1_reg_5399[2]_i_97_n_0\,
      S(0) => \y_1_reg_5399[2]_i_98_n_0\
    );
\y_1_reg_5399_reg[2]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_80_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_52_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_52_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_52_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_52_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(19 downto 16),
      S(3) => \y_1_reg_5399[2]_i_99_n_0\,
      S(2) => \y_1_reg_5399[2]_i_100_n_0\,
      S(1) => \y_1_reg_5399[2]_i_101_n_0\,
      S(0) => \y_1_reg_5399[2]_i_102_n_0\
    );
\y_1_reg_5399_reg[2]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_82_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_54_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_54_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_54_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[16]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[15]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[14]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[13]\,
      O(3) => \y_1_reg_5399_reg[2]_i_54_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_54_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_54_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_54_n_7\,
      S(3) => \y_1_reg_5399[2]_i_103_n_0\,
      S(2) => \y_1_reg_5399[2]_i_104_n_0\,
      S(1) => \y_1_reg_5399[2]_i_105_n_0\,
      S(0) => \y_1_reg_5399[2]_i_106_n_0\
    );
\y_1_reg_5399_reg[2]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_84_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_80_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_80_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_80_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(15 downto 12),
      S(3) => \y_1_reg_5399[2]_i_112_n_0\,
      S(2) => \y_1_reg_5399[2]_i_113_n_0\,
      S(1) => \y_1_reg_5399[2]_i_114_n_0\,
      S(0) => \y_1_reg_5399[2]_i_115_n_0\
    );
\y_1_reg_5399_reg[2]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_86_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_82_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_82_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_82_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_82_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[12]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[11]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[10]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[9]\,
      O(3) => \y_1_reg_5399_reg[2]_i_82_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_82_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_82_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_82_n_7\,
      S(3) => \y_1_reg_5399[2]_i_116_n_0\,
      S(2) => \y_1_reg_5399[2]_i_117_n_0\,
      S(1) => \y_1_reg_5399[2]_i_118_n_0\,
      S(0) => \y_1_reg_5399[2]_i_119_n_0\
    );
\y_1_reg_5399_reg[2]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_108_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_84_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_84_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_84_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_assign_7_fu_1175_p2(11 downto 8),
      S(3) => \y_1_reg_5399[2]_i_120_n_0\,
      S(2) => \y_1_reg_5399[2]_i_121_n_0\,
      S(1) => \y_1_reg_5399[2]_i_122_n_0\,
      S(0) => \y_1_reg_5399[2]_i_123_n_0\
    );
\y_1_reg_5399_reg[2]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_5399_reg[2]_i_2_n_0\,
      CO(3) => \y_1_reg_5399_reg[2]_i_86_n_0\,
      CO(2) => \y_1_reg_5399_reg[2]_i_86_n_1\,
      CO(1) => \y_1_reg_5399_reg[2]_i_86_n_2\,
      CO(0) => \y_1_reg_5399_reg[2]_i_86_n_3\,
      CYINIT => '0',
      DI(3) => \t_V_reg_1015_reg_n_0_[8]\,
      DI(2) => \t_V_reg_1015_reg_n_0_[7]\,
      DI(1) => \t_V_reg_1015_reg_n_0_[6]\,
      DI(0) => \t_V_reg_1015_reg_n_0_[5]\,
      O(3) => \y_1_reg_5399_reg[2]_i_86_n_4\,
      O(2) => \y_1_reg_5399_reg[2]_i_86_n_5\,
      O(1) => \y_1_reg_5399_reg[2]_i_86_n_6\,
      O(0) => \y_1_reg_5399_reg[2]_i_86_n_7\,
      S(3) => \y_1_reg_5399[2]_i_124_n_0\,
      S(2) => \y_1_reg_5399[2]_i_125_n_0\,
      S(1) => \y_1_reg_5399[2]_i_126_n_0\,
      S(0) => \y_1_reg_5399[2]_i_127_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_GaussianBlur is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \mOutPtr_reg[0]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \mOutPtr_reg[0]_2\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \mOutPtr_reg[0]_3\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \mOutPtr_reg[0]_4\ : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    GaussianBlur_U0_p_src_cols_V_read : out STD_LOGIC;
    \p_Val2_12_reg_6077_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_13_reg_6082_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_Val2_14_reg_6087_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_data_stream_1_V_empty_n : in STD_LOGIC;
    src_data_stream_0_V_empty_n : in STD_LOGIC;
    src_data_stream_2_V_empty_n : in STD_LOGIC;
    dst_data_stream_0_V_full_n : in STD_LOGIC;
    dst_data_stream_2_V_full_n : in STD_LOGIC;
    dst_data_stream_1_V_full_n : in STD_LOGIC;
    shiftReg_ce_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_5\ : in STD_LOGIC;
    \mOutPtr_reg[0]_6\ : in STD_LOGIC;
    \mOutPtr_reg[0]_7\ : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr036_out : in STD_LOGIC;
    \mOutPtr_reg[0]_8\ : in STD_LOGIC;
    \mOutPtr_reg[0]_9\ : in STD_LOGIC;
    \mOutPtr_reg[0]_10\ : in STD_LOGIC;
    src_cols_V_c14_empty_n : in STD_LOGIC;
    GaussianBlur_U0_ap_start : in STD_LOGIC;
    src_rows_V_c13_empty_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_src_cols_V_read_reg_163_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_GaussianBlur : entity is "GaussianBlur";
end cv_ov5640_gaussian_0_0_GaussianBlur;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_GaussianBlur is
  signal \^gaussianblur_u0_p_src_cols_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_Filter2D_fu_138_ap_start_reg : STD_LOGIC;
  signal grp_Filter2D_fu_138_n_113 : STD_LOGIC;
  signal p_src_cols_V_read_reg_163 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_src_rows_V_read_reg_158 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  GaussianBlur_U0_p_src_cols_V_read <= \^gaussianblur_u0_p_src_cols_v_read\;
  Q(0) <= \^q\(0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
grp_Filter2D_fu_138: entity work.cv_ov5640_gaussian_0_0_Filter2D
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => \^gaussianblur_u0_p_src_cols_v_read\,
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Q(31 downto 0) => p_src_cols_V_read_reg_163(31 downto 0),
      \SRL_SIG_reg[1][0]\(1) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][0]\(0) => \^q\(0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[1]_3\ => \ap_CS_fsm_reg[1]_3\,
      \ap_CS_fsm_reg[2]_0\ => grp_Filter2D_fu_138_n_113,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_data_stream_0_V_full_n => dst_data_stream_0_V_full_n,
      dst_data_stream_1_V_full_n => dst_data_stream_1_V_full_n,
      dst_data_stream_2_V_full_n => dst_data_stream_2_V_full_n,
      grp_Filter2D_fu_138_ap_start_reg => grp_Filter2D_fu_138_ap_start_reg,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[0]_10\ => \mOutPtr_reg[0]_10\,
      \mOutPtr_reg[0]_2\ => \mOutPtr_reg[0]_2\,
      \mOutPtr_reg[0]_3\ => \mOutPtr_reg[0]_3\,
      \mOutPtr_reg[0]_4\ => \mOutPtr_reg[0]_4\,
      \mOutPtr_reg[0]_5\ => \mOutPtr_reg[0]_5\,
      \mOutPtr_reg[0]_6\ => \mOutPtr_reg[0]_6\,
      \mOutPtr_reg[0]_7\ => \mOutPtr_reg[0]_7\,
      \mOutPtr_reg[0]_8\ => \mOutPtr_reg[0]_8\,
      \mOutPtr_reg[0]_9\ => \mOutPtr_reg[0]_9\,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]_0\ => \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\,
      \p_Val2_12_reg_6077_reg[7]_0\(7 downto 0) => \p_Val2_12_reg_6077_reg[7]\(7 downto 0),
      \p_Val2_13_reg_6082_reg[7]_0\(7 downto 0) => \p_Val2_13_reg_6082_reg[7]\(7 downto 0),
      \p_Val2_14_reg_6087_reg[7]_0\(7 downto 0) => \p_Val2_14_reg_6087_reg[7]\(7 downto 0),
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_10(7 downto 0) => ram_reg_10(7 downto 0),
      ram_reg_11(7 downto 0) => ram_reg_11(7 downto 0),
      ram_reg_12(7 downto 0) => ram_reg_12(7 downto 0),
      ram_reg_13(7 downto 0) => ram_reg_13(7 downto 0),
      ram_reg_14(7 downto 0) => ram_reg_14(7 downto 0),
      ram_reg_15(7 downto 0) => ram_reg_15(7 downto 0),
      ram_reg_16(7 downto 0) => ram_reg_16(7 downto 0),
      ram_reg_17(7 downto 0) => ram_reg_17(7 downto 0),
      ram_reg_18(7 downto 0) => ram_reg_18(7 downto 0),
      ram_reg_19(7 downto 0) => ram_reg_19(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_20(7 downto 0) => ram_reg_20(7 downto 0),
      ram_reg_21(7 downto 0) => ram_reg_21(7 downto 0),
      ram_reg_22(7 downto 0) => ram_reg_22(7 downto 0),
      ram_reg_23(7 downto 0) => ram_reg_23(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_5(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_6(7 downto 0) => ram_reg_6(7 downto 0),
      ram_reg_7(7 downto 0) => ram_reg_7(7 downto 0),
      ram_reg_8(7 downto 0) => ram_reg_8(7 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_9(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce_1,
      shiftReg_ce_2 => shiftReg_ce_2,
      src_cols_V_c14_empty_n => src_cols_V_c14_empty_n,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      src_rows_V_c13_empty_n => src_rows_V_c13_empty_n,
      \tmp_1_reg_5317_reg[31]_0\(31 downto 0) => p_src_rows_V_read_reg_158(31 downto 0)
    );
grp_Filter2D_fu_138_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_138_n_113,
      Q => grp_Filter2D_fu_138_ap_start_reg,
      R => ap_rst_n_inv
    );
\p_src_cols_V_read_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(0),
      Q => p_src_cols_V_read_reg_163(0),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(10),
      Q => p_src_cols_V_read_reg_163(10),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(11),
      Q => p_src_cols_V_read_reg_163(11),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(12),
      Q => p_src_cols_V_read_reg_163(12),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(13),
      Q => p_src_cols_V_read_reg_163(13),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(14),
      Q => p_src_cols_V_read_reg_163(14),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(15),
      Q => p_src_cols_V_read_reg_163(15),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(16),
      Q => p_src_cols_V_read_reg_163(16),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(17),
      Q => p_src_cols_V_read_reg_163(17),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(18),
      Q => p_src_cols_V_read_reg_163(18),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(19),
      Q => p_src_cols_V_read_reg_163(19),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(1),
      Q => p_src_cols_V_read_reg_163(1),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(20),
      Q => p_src_cols_V_read_reg_163(20),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(21),
      Q => p_src_cols_V_read_reg_163(21),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(22),
      Q => p_src_cols_V_read_reg_163(22),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(23),
      Q => p_src_cols_V_read_reg_163(23),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(24),
      Q => p_src_cols_V_read_reg_163(24),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(25),
      Q => p_src_cols_V_read_reg_163(25),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(26),
      Q => p_src_cols_V_read_reg_163(26),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(27),
      Q => p_src_cols_V_read_reg_163(27),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(28),
      Q => p_src_cols_V_read_reg_163(28),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(29),
      Q => p_src_cols_V_read_reg_163(29),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(2),
      Q => p_src_cols_V_read_reg_163(2),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(30),
      Q => p_src_cols_V_read_reg_163(30),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(31),
      Q => p_src_cols_V_read_reg_163(31),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(3),
      Q => p_src_cols_V_read_reg_163(3),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(4),
      Q => p_src_cols_V_read_reg_163(4),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(5),
      Q => p_src_cols_V_read_reg_163(5),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(6),
      Q => p_src_cols_V_read_reg_163(6),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(7),
      Q => p_src_cols_V_read_reg_163(7),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(8),
      Q => p_src_cols_V_read_reg_163(8),
      R => '0'
    );
\p_src_cols_V_read_reg_163_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => \p_src_cols_V_read_reg_163_reg[31]_0\(9),
      Q => p_src_cols_V_read_reg_163(9),
      R => '0'
    );
\p_src_rows_V_read_reg_158[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => src_cols_V_c14_empty_n,
      I2 => GaussianBlur_U0_ap_start,
      I3 => src_rows_V_c13_empty_n,
      O => \^gaussianblur_u0_p_src_cols_v_read\
    );
\p_src_rows_V_read_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(0),
      Q => p_src_rows_V_read_reg_158(0),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(10),
      Q => p_src_rows_V_read_reg_158(10),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(11),
      Q => p_src_rows_V_read_reg_158(11),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(12),
      Q => p_src_rows_V_read_reg_158(12),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(13),
      Q => p_src_rows_V_read_reg_158(13),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(14),
      Q => p_src_rows_V_read_reg_158(14),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(15),
      Q => p_src_rows_V_read_reg_158(15),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(16),
      Q => p_src_rows_V_read_reg_158(16),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(17),
      Q => p_src_rows_V_read_reg_158(17),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(18),
      Q => p_src_rows_V_read_reg_158(18),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(19),
      Q => p_src_rows_V_read_reg_158(19),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(1),
      Q => p_src_rows_V_read_reg_158(1),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(20),
      Q => p_src_rows_V_read_reg_158(20),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(21),
      Q => p_src_rows_V_read_reg_158(21),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(22),
      Q => p_src_rows_V_read_reg_158(22),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(23),
      Q => p_src_rows_V_read_reg_158(23),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(24),
      Q => p_src_rows_V_read_reg_158(24),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(25),
      Q => p_src_rows_V_read_reg_158(25),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(26),
      Q => p_src_rows_V_read_reg_158(26),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(27),
      Q => p_src_rows_V_read_reg_158(27),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(28),
      Q => p_src_rows_V_read_reg_158(28),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(29),
      Q => p_src_rows_V_read_reg_158(29),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(2),
      Q => p_src_rows_V_read_reg_158(2),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(30),
      Q => p_src_rows_V_read_reg_158(30),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(31),
      Q => p_src_rows_V_read_reg_158(31),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(3),
      Q => p_src_rows_V_read_reg_158(3),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(4),
      Q => p_src_rows_V_read_reg_158(4),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(5),
      Q => p_src_rows_V_read_reg_158(5),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(6),
      Q => p_src_rows_V_read_reg_158(6),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(7),
      Q => p_src_rows_V_read_reg_158(7),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(8),
      Q => p_src_rows_V_read_reg_158(8),
      R => '0'
    );
\p_src_rows_V_read_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^gaussianblur_u0_p_src_cols_v_read\,
      D => D(9),
      Q => p_src_rows_V_read_reg_158(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0_gaussian is
  port (
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_r_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    in_r_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_r_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    out_r_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_r_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TVALID : in STD_LOGIC;
    in_r_TREADY : out STD_LOGIC;
    out_r_TVALID : out STD_LOGIC;
    out_r_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of cv_ov5640_gaussian_0_0_gaussian : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of cv_ov5640_gaussian_0_0_gaussian : entity is "gaussian";
  attribute hls_module : string;
  attribute hls_module of cv_ov5640_gaussian_0_0_gaussian : entity is "yes";
end cv_ov5640_gaussian_0_0_gaussian;

architecture STRUCTURE of cv_ov5640_gaussian_0_0_gaussian is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr036_out : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_n_68 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_69 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_70 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_96 : STD_LOGIC;
  signal GaussianBlur_U0_ap_start : STD_LOGIC;
  signal GaussianBlur_U0_n_100 : STD_LOGIC;
  signal GaussianBlur_U0_n_101 : STD_LOGIC;
  signal GaussianBlur_U0_n_102 : STD_LOGIC;
  signal GaussianBlur_U0_n_103 : STD_LOGIC;
  signal GaussianBlur_U0_n_105 : STD_LOGIC;
  signal GaussianBlur_U0_n_107 : STD_LOGIC;
  signal GaussianBlur_U0_n_109 : STD_LOGIC;
  signal GaussianBlur_U0_n_110 : STD_LOGIC;
  signal GaussianBlur_U0_n_111 : STD_LOGIC;
  signal GaussianBlur_U0_n_96 : STD_LOGIC;
  signal GaussianBlur_U0_n_97 : STD_LOGIC;
  signal GaussianBlur_U0_n_98 : STD_LOGIC;
  signal GaussianBlur_U0_n_99 : STD_LOGIC;
  signal GaussianBlur_U0_p_dst_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GaussianBlur_U0_p_dst_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GaussianBlur_U0_p_dst_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal GaussianBlur_U0_p_src_cols_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal Mat2AXIvideo_U0_ap_start : STD_LOGIC;
  signal Mat2AXIvideo_U0_img_cols_V_read : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_2 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_5 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_V_reg_472 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dst_cols_V_c_U_n_2 : STD_LOGIC;
  signal dst_cols_V_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dst_cols_V_c_empty_n : STD_LOGIC;
  signal dst_cols_V_c_full_n : STD_LOGIC;
  signal dst_data_stream_0_V_U_n_0 : STD_LOGIC;
  signal dst_data_stream_0_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_data_stream_0_V_empty_n : STD_LOGIC;
  signal dst_data_stream_0_V_full_n : STD_LOGIC;
  signal dst_data_stream_1_V_U_n_0 : STD_LOGIC;
  signal dst_data_stream_1_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_data_stream_1_V_empty_n : STD_LOGIC;
  signal dst_data_stream_1_V_full_n : STD_LOGIC;
  signal dst_data_stream_2_V_U_n_0 : STD_LOGIC;
  signal dst_data_stream_2_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dst_data_stream_2_V_empty_n : STD_LOGIC;
  signal dst_data_stream_2_V_full_n : STD_LOGIC;
  signal dst_rows_V_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dst_rows_V_c_empty_n : STD_LOGIC;
  signal dst_rows_V_c_full_n : STD_LOGIC;
  signal exitcond4_i_fu_246_p2 : STD_LOGIC;
  signal gaussian_AXILiteS_s_axi_U_n_70 : STD_LOGIC;
  signal gaussian_AXILiteS_s_axi_U_n_73 : STD_LOGIC;
  signal gaussian_AXILiteS_s_axi_U_n_74 : STD_LOGIC;
  signal gaussian_AXILiteS_s_axi_U_n_75 : STD_LOGIC;
  signal \grp_Filter2D_fu_138/k_buf_0_val_5_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_0_val_6_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_0_val_7_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_0_val_8_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_1_val_5_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_1_val_6_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_1_val_7_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_1_val_8_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_2_val_5_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_2_val_6_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_2_val_7_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_138/k_buf_2_val_8_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rows_V_reg_467 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal src_cols_V_c14_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal src_cols_V_c14_empty_n : STD_LOGIC;
  signal src_cols_V_c14_full_n : STD_LOGIC;
  signal src_cols_V_c_U_n_2 : STD_LOGIC;
  signal src_cols_V_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal src_cols_V_c_empty_n : STD_LOGIC;
  signal src_cols_V_c_full_n : STD_LOGIC;
  signal src_data_stream_0_V_U_n_0 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_10 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_11 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_12 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_13 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_14 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_15 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_16 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_17 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_18 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_19 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_20 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_21 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_22 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_23 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_24 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_25 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_26 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_27 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_28 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_29 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_3 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_30 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_31 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_32 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_33 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_34 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_4 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_5 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_6 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_7 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_8 : STD_LOGIC;
  signal src_data_stream_0_V_U_n_9 : STD_LOGIC;
  signal src_data_stream_0_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_0_V_empty_n : STD_LOGIC;
  signal src_data_stream_0_V_full_n : STD_LOGIC;
  signal src_data_stream_1_V_U_n_0 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_10 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_11 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_12 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_13 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_14 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_15 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_16 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_17 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_18 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_19 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_20 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_21 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_22 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_23 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_24 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_25 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_26 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_27 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_28 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_29 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_3 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_30 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_31 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_32 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_33 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_34 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_4 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_5 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_6 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_7 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_8 : STD_LOGIC;
  signal src_data_stream_1_V_U_n_9 : STD_LOGIC;
  signal src_data_stream_1_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_1_V_empty_n : STD_LOGIC;
  signal src_data_stream_1_V_full_n : STD_LOGIC;
  signal src_data_stream_2_V_U_n_0 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_10 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_11 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_12 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_13 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_14 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_15 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_16 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_17 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_18 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_19 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_20 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_21 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_22 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_23 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_24 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_25 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_26 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_27 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_28 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_29 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_3 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_30 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_31 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_32 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_33 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_34 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_4 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_5 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_6 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_7 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_8 : STD_LOGIC;
  signal src_data_stream_2_V_U_n_9 : STD_LOGIC;
  signal src_data_stream_2_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_data_stream_2_V_empty_n : STD_LOGIC;
  signal src_data_stream_2_V_full_n : STD_LOGIC;
  signal src_rows_V_c13_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal src_rows_V_c13_empty_n : STD_LOGIC;
  signal src_rows_V_c13_full_n : STD_LOGIC;
  signal src_rows_V_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal src_rows_V_c_empty_n : STD_LOGIC;
  signal src_rows_V_c_full_n : STD_LOGIC;
  signal start_for_GaussiaIfE_U_n_2 : STD_LOGIC;
  signal start_for_GaussianBlur_U0_full_n : STD_LOGIC;
  signal start_for_Mat2AXIHfu_U_n_2 : STD_LOGIC;
  signal start_for_Mat2AXIHfu_U_n_4 : STD_LOGIC;
  signal start_for_Mat2AXIHfu_U_n_5 : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
begin
  out_r_TDEST(0) <= \<const0>\;
  out_r_TID(0) <= \<const0>\;
  out_r_TKEEP(2) <= \<const1>\;
  out_r_TKEEP(1) <= \<const1>\;
  out_r_TKEEP(0) <= \<const1>\;
  out_r_TSTRB(2) <= \<const0>\;
  out_r_TSTRB(1) <= \<const0>\;
  out_r_TSTRB(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.cv_ov5640_gaussian_0_0_AXIvideo2Mat
     port map (
      D(31 downto 0) => cols_V_reg_472(31 downto 0),
      E(0) => AXIvideo2Mat_U0_n_70,
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Q(0) => AXIvideo2Mat_U0_n_68,
      \ap_CS_fsm_reg[0]_0\ => src_cols_V_c_U_n_2,
      \ap_CS_fsm_reg[3]_0\ => AXIvideo2Mat_U0_n_69,
      \ap_CS_fsm_reg[3]_1\ => AXIvideo2Mat_U0_n_96,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      \axi_data_V_1_i_reg_314_reg[15]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \axi_data_V_1_i_reg_314_reg[23]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      \axi_data_V_1_i_reg_314_reg[7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      in_r_TDATA(23 downto 0) => in_r_TDATA(23 downto 0),
      in_r_TLAST(0) => in_r_TLAST(0),
      in_r_TREADY => in_r_TREADY,
      in_r_TUSER(0) => in_r_TUSER(0),
      in_r_TVALID => in_r_TVALID,
      int_ap_ready_reg => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0,
      \mOutPtr_reg[0]\(0) => GaussianBlur_U0_n_109,
      \rows_V_reg_467_reg[0]_0\ => start_for_GaussiaIfE_U_n_2,
      \rows_V_reg_467_reg[31]_0\(31 downto 0) => rows_V_reg_467(31 downto 0),
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce,
      shiftReg_ce_1 => shiftReg_ce_5,
      src_cols_V_c14_empty_n => src_cols_V_c14_empty_n,
      src_cols_V_c14_full_n => src_cols_V_c14_full_n,
      src_cols_V_c_dout(31 downto 0) => src_cols_V_c_dout(31 downto 0),
      src_cols_V_c_empty_n => src_cols_V_c_empty_n,
      src_data_stream_0_V_full_n => src_data_stream_0_V_full_n,
      src_data_stream_1_V_full_n => src_data_stream_1_V_full_n,
      src_data_stream_2_V_full_n => src_data_stream_2_V_full_n,
      src_rows_V_c13_empty_n => src_rows_V_c13_empty_n,
      src_rows_V_c13_full_n => src_rows_V_c13_full_n,
      src_rows_V_c_dout(31 downto 0) => src_rows_V_c_dout(31 downto 0),
      src_rows_V_c_empty_n => src_rows_V_c_empty_n,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_once_reg => start_once_reg_0
    );
Block_Mat_exit45_pro_U0: entity work.cv_ov5640_gaussian_0_0_Block_Mat_exit45_pro
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => dst_cols_V_c_U_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
GaussianBlur_U0: entity work.cv_ov5640_gaussian_0_0_GaussianBlur
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      D(31 downto 0) => src_rows_V_c13_dout(31 downto 0),
      DIADI(7 downto 0) => src_data_stream_0_V_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_5_q0\(7 downto 0),
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      GaussianBlur_U0_p_src_cols_V_read => GaussianBlur_U0_p_src_cols_V_read,
      Q(0) => GaussianBlur_U0_n_109,
      \ap_CS_fsm_reg[1]_0\ => GaussianBlur_U0_n_98,
      \ap_CS_fsm_reg[1]_1\ => GaussianBlur_U0_n_100,
      \ap_CS_fsm_reg[1]_2\ => GaussianBlur_U0_n_102,
      \ap_CS_fsm_reg[1]_3\ => GaussianBlur_U0_n_110,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_data_stream_0_V_full_n => dst_data_stream_0_V_full_n,
      dst_data_stream_1_V_full_n => dst_data_stream_1_V_full_n,
      dst_data_stream_2_V_full_n => dst_data_stream_2_V_full_n,
      internal_empty_n_reg => GaussianBlur_U0_n_111,
      internal_empty_n_reg_0 => gaussian_AXILiteS_s_axi_U_n_73,
      \mOutPtr_reg[0]\ => GaussianBlur_U0_n_97,
      \mOutPtr_reg[0]_0\ => GaussianBlur_U0_n_99,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_101,
      \mOutPtr_reg[0]_10\ => dst_data_stream_2_V_U_n_0,
      \mOutPtr_reg[0]_2\ => GaussianBlur_U0_n_103,
      \mOutPtr_reg[0]_3\ => GaussianBlur_U0_n_105,
      \mOutPtr_reg[0]_4\ => GaussianBlur_U0_n_107,
      \mOutPtr_reg[0]_5\ => src_data_stream_0_V_U_n_0,
      \mOutPtr_reg[0]_6\ => src_data_stream_1_V_U_n_0,
      \mOutPtr_reg[0]_7\ => src_data_stream_2_V_U_n_0,
      \mOutPtr_reg[0]_8\ => dst_data_stream_0_V_U_n_0,
      \mOutPtr_reg[0]_9\ => dst_data_stream_1_V_U_n_0,
      \or_cond_i_i_reg_5473_pp0_iter1_reg_reg[0]\ => GaussianBlur_U0_n_96,
      \p_Val2_12_reg_6077_reg[7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_0_V_din(7 downto 0),
      \p_Val2_13_reg_6082_reg[7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_1_V_din(7 downto 0),
      \p_Val2_14_reg_6087_reg[7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_2_V_din(7 downto 0),
      \p_src_cols_V_read_reg_163_reg[31]_0\(31 downto 0) => src_cols_V_c14_dout(31 downto 0),
      ram_reg(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_6_q0\(7 downto 0),
      ram_reg_0(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_7_q0\(7 downto 0),
      ram_reg_1(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_8_q0\(7 downto 0),
      ram_reg_10(7) => src_data_stream_0_V_U_n_27,
      ram_reg_10(6) => src_data_stream_0_V_U_n_28,
      ram_reg_10(5) => src_data_stream_0_V_U_n_29,
      ram_reg_10(4) => src_data_stream_0_V_U_n_30,
      ram_reg_10(3) => src_data_stream_0_V_U_n_31,
      ram_reg_10(2) => src_data_stream_0_V_U_n_32,
      ram_reg_10(1) => src_data_stream_0_V_U_n_33,
      ram_reg_10(0) => src_data_stream_0_V_U_n_34,
      ram_reg_11(7) => src_data_stream_0_V_U_n_19,
      ram_reg_11(6) => src_data_stream_0_V_U_n_20,
      ram_reg_11(5) => src_data_stream_0_V_U_n_21,
      ram_reg_11(4) => src_data_stream_0_V_U_n_22,
      ram_reg_11(3) => src_data_stream_0_V_U_n_23,
      ram_reg_11(2) => src_data_stream_0_V_U_n_24,
      ram_reg_11(1) => src_data_stream_0_V_U_n_25,
      ram_reg_11(0) => src_data_stream_0_V_U_n_26,
      ram_reg_12(7) => src_data_stream_0_V_U_n_11,
      ram_reg_12(6) => src_data_stream_0_V_U_n_12,
      ram_reg_12(5) => src_data_stream_0_V_U_n_13,
      ram_reg_12(4) => src_data_stream_0_V_U_n_14,
      ram_reg_12(3) => src_data_stream_0_V_U_n_15,
      ram_reg_12(2) => src_data_stream_0_V_U_n_16,
      ram_reg_12(1) => src_data_stream_0_V_U_n_17,
      ram_reg_12(0) => src_data_stream_0_V_U_n_18,
      ram_reg_13(7) => src_data_stream_0_V_U_n_3,
      ram_reg_13(6) => src_data_stream_0_V_U_n_4,
      ram_reg_13(5) => src_data_stream_0_V_U_n_5,
      ram_reg_13(4) => src_data_stream_0_V_U_n_6,
      ram_reg_13(3) => src_data_stream_0_V_U_n_7,
      ram_reg_13(2) => src_data_stream_0_V_U_n_8,
      ram_reg_13(1) => src_data_stream_0_V_U_n_9,
      ram_reg_13(0) => src_data_stream_0_V_U_n_10,
      ram_reg_14(7 downto 0) => src_data_stream_1_V_dout(7 downto 0),
      ram_reg_15(7) => src_data_stream_1_V_U_n_27,
      ram_reg_15(6) => src_data_stream_1_V_U_n_28,
      ram_reg_15(5) => src_data_stream_1_V_U_n_29,
      ram_reg_15(4) => src_data_stream_1_V_U_n_30,
      ram_reg_15(3) => src_data_stream_1_V_U_n_31,
      ram_reg_15(2) => src_data_stream_1_V_U_n_32,
      ram_reg_15(1) => src_data_stream_1_V_U_n_33,
      ram_reg_15(0) => src_data_stream_1_V_U_n_34,
      ram_reg_16(7) => src_data_stream_1_V_U_n_19,
      ram_reg_16(6) => src_data_stream_1_V_U_n_20,
      ram_reg_16(5) => src_data_stream_1_V_U_n_21,
      ram_reg_16(4) => src_data_stream_1_V_U_n_22,
      ram_reg_16(3) => src_data_stream_1_V_U_n_23,
      ram_reg_16(2) => src_data_stream_1_V_U_n_24,
      ram_reg_16(1) => src_data_stream_1_V_U_n_25,
      ram_reg_16(0) => src_data_stream_1_V_U_n_26,
      ram_reg_17(7) => src_data_stream_1_V_U_n_11,
      ram_reg_17(6) => src_data_stream_1_V_U_n_12,
      ram_reg_17(5) => src_data_stream_1_V_U_n_13,
      ram_reg_17(4) => src_data_stream_1_V_U_n_14,
      ram_reg_17(3) => src_data_stream_1_V_U_n_15,
      ram_reg_17(2) => src_data_stream_1_V_U_n_16,
      ram_reg_17(1) => src_data_stream_1_V_U_n_17,
      ram_reg_17(0) => src_data_stream_1_V_U_n_18,
      ram_reg_18(7) => src_data_stream_1_V_U_n_3,
      ram_reg_18(6) => src_data_stream_1_V_U_n_4,
      ram_reg_18(5) => src_data_stream_1_V_U_n_5,
      ram_reg_18(4) => src_data_stream_1_V_U_n_6,
      ram_reg_18(3) => src_data_stream_1_V_U_n_7,
      ram_reg_18(2) => src_data_stream_1_V_U_n_8,
      ram_reg_18(1) => src_data_stream_1_V_U_n_9,
      ram_reg_18(0) => src_data_stream_1_V_U_n_10,
      ram_reg_19(7 downto 0) => src_data_stream_2_V_dout(7 downto 0),
      ram_reg_2(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_5_q0\(7 downto 0),
      ram_reg_20(7) => src_data_stream_2_V_U_n_27,
      ram_reg_20(6) => src_data_stream_2_V_U_n_28,
      ram_reg_20(5) => src_data_stream_2_V_U_n_29,
      ram_reg_20(4) => src_data_stream_2_V_U_n_30,
      ram_reg_20(3) => src_data_stream_2_V_U_n_31,
      ram_reg_20(2) => src_data_stream_2_V_U_n_32,
      ram_reg_20(1) => src_data_stream_2_V_U_n_33,
      ram_reg_20(0) => src_data_stream_2_V_U_n_34,
      ram_reg_21(7) => src_data_stream_2_V_U_n_19,
      ram_reg_21(6) => src_data_stream_2_V_U_n_20,
      ram_reg_21(5) => src_data_stream_2_V_U_n_21,
      ram_reg_21(4) => src_data_stream_2_V_U_n_22,
      ram_reg_21(3) => src_data_stream_2_V_U_n_23,
      ram_reg_21(2) => src_data_stream_2_V_U_n_24,
      ram_reg_21(1) => src_data_stream_2_V_U_n_25,
      ram_reg_21(0) => src_data_stream_2_V_U_n_26,
      ram_reg_22(7) => src_data_stream_2_V_U_n_11,
      ram_reg_22(6) => src_data_stream_2_V_U_n_12,
      ram_reg_22(5) => src_data_stream_2_V_U_n_13,
      ram_reg_22(4) => src_data_stream_2_V_U_n_14,
      ram_reg_22(3) => src_data_stream_2_V_U_n_15,
      ram_reg_22(2) => src_data_stream_2_V_U_n_16,
      ram_reg_22(1) => src_data_stream_2_V_U_n_17,
      ram_reg_22(0) => src_data_stream_2_V_U_n_18,
      ram_reg_23(7) => src_data_stream_2_V_U_n_3,
      ram_reg_23(6) => src_data_stream_2_V_U_n_4,
      ram_reg_23(5) => src_data_stream_2_V_U_n_5,
      ram_reg_23(4) => src_data_stream_2_V_U_n_6,
      ram_reg_23(3) => src_data_stream_2_V_U_n_7,
      ram_reg_23(2) => src_data_stream_2_V_U_n_8,
      ram_reg_23(1) => src_data_stream_2_V_U_n_9,
      ram_reg_23(0) => src_data_stream_2_V_U_n_10,
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_6_q0\(7 downto 0),
      ram_reg_4(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_7_q0\(7 downto 0),
      ram_reg_5(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_8_q0\(7 downto 0),
      ram_reg_6(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_5_q0\(7 downto 0),
      ram_reg_7(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_6_q0\(7 downto 0),
      ram_reg_8(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_7_q0\(7 downto 0),
      ram_reg_9(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_8_q0\(7 downto 0),
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_0 => shiftReg_ce_3,
      shiftReg_ce_1 => shiftReg_ce_2,
      shiftReg_ce_2 => shiftReg_ce,
      src_cols_V_c14_empty_n => src_cols_V_c14_empty_n,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      src_rows_V_c13_empty_n => src_rows_V_c13_empty_n
    );
Mat2AXIvideo_U0: entity work.cv_ov5640_gaussian_0_0_Mat2AXIvideo
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      \AXI_video_strm_V_last_V_1_state_reg[1]_0\ => Mat2AXIvideo_U0_n_2,
      CO(0) => exitcond4_i_fu_246_p2,
      D(23 downto 16) => dst_data_stream_2_V_dout(7 downto 0),
      D(15 downto 8) => dst_data_stream_1_V_dout(7 downto 0),
      D(7 downto 0) => dst_data_stream_0_V_dout(7 downto 0),
      Mat2AXIvideo_U0_ap_ready => Mat2AXIvideo_U0_ap_ready,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(0) => Mat2AXIvideo_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_cols_V_c_empty_n => dst_cols_V_c_empty_n,
      dst_data_stream_0_V_empty_n => dst_data_stream_0_V_empty_n,
      dst_data_stream_1_V_empty_n => dst_data_stream_1_V_empty_n,
      dst_data_stream_2_V_empty_n => dst_data_stream_2_V_empty_n,
      dst_rows_V_c_empty_n => dst_rows_V_c_empty_n,
      \out\(31 downto 0) => dst_cols_V_c_dout(31 downto 0),
      out_r_TDATA(23 downto 0) => out_r_TDATA(23 downto 0),
      out_r_TLAST(0) => out_r_TLAST(0),
      out_r_TREADY => out_r_TREADY,
      out_r_TUSER(0) => out_r_TUSER(0),
      out_r_TVALID => out_r_TVALID,
      \rows_V_reg_304_reg[31]_0\(31 downto 0) => dst_rows_V_c_dout(31 downto 0)
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXIvideo2Mat_U0_n_96,
      Q => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gaussian_AXILiteS_s_axi_U_n_74,
      Q => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0,
      R => '0'
    );
dst_cols_V_c_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d4_A
     port map (
      E(0) => start_for_Mat2AXIHfu_U_n_4,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(31 downto 0) => cols(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_cols_V_c_empty_n => dst_cols_V_c_empty_n,
      dst_cols_V_c_full_n => dst_cols_V_c_full_n,
      dst_rows_V_c_full_n => dst_rows_V_c_full_n,
      internal_full_n_reg_0 => dst_cols_V_c_U_n_2,
      \out\(31 downto 0) => dst_cols_V_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_5,
      src_cols_V_c_full_n => src_cols_V_c_full_n,
      src_rows_V_c_full_n => src_rows_V_c_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_Mat2AXIHfu_U_n_5
    );
dst_data_stream_0_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      D(7 downto 0) => dst_data_stream_0_V_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_data_stream_0_V_empty_n => dst_data_stream_0_V_empty_n,
      dst_data_stream_0_V_full_n => dst_data_stream_0_V_full_n,
      \mOutPtr_reg[0]_0\ => dst_data_stream_0_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_103,
      shiftReg_ce => shiftReg_ce_4
    );
dst_data_stream_1_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_0
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      D(7 downto 0) => dst_data_stream_1_V_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_1_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_data_stream_1_V_empty_n => dst_data_stream_1_V_empty_n,
      dst_data_stream_1_V_full_n => dst_data_stream_1_V_full_n,
      \mOutPtr_reg[0]_0\ => dst_data_stream_1_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_105,
      shiftReg_ce => shiftReg_ce_3
    );
dst_data_stream_2_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_1
     port map (
      AXI_video_strm_V_data_V_1_sel_wr036_out => AXI_video_strm_V_data_V_1_sel_wr036_out,
      D(7 downto 0) => dst_data_stream_2_V_dout(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => GaussianBlur_U0_p_dst_data_stream_2_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_data_stream_2_V_empty_n => dst_data_stream_2_V_empty_n,
      dst_data_stream_2_V_full_n => dst_data_stream_2_V_full_n,
      \mOutPtr_reg[0]_0\ => dst_data_stream_2_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_107,
      shiftReg_ce => shiftReg_ce_2
    );
dst_rows_V_c_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d4_A_2
     port map (
      E(0) => start_for_Mat2AXIHfu_U_n_4,
      Mat2AXIvideo_U0_img_cols_V_read => Mat2AXIvideo_U0_img_cols_V_read,
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_rows_V_c_empty_n => dst_rows_V_c_empty_n,
      dst_rows_V_c_full_n => dst_rows_V_c_full_n,
      \out\(31 downto 0) => dst_rows_V_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_5
    );
gaussian_AXILiteS_s_axi_U: entity work.cv_ov5640_gaussian_0_0_gaussian_AXILiteS_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Mat2AXIvideo_U0_ap_ready => Mat2AXIvideo_U0_ap_ready,
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => gaussian_AXILiteS_s_axi_U_n_74,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg => gaussian_AXILiteS_s_axi_U_n_73,
      ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg => gaussian_AXILiteS_s_axi_U_n_70,
      ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0,
      ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_1 => AXIvideo2Mat_U0_n_69,
      \int_cols_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      internal_empty_n_reg => gaussian_AXILiteS_s_axi_U_n_75,
      interrupt => interrupt,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      shiftReg_ce => shiftReg_ce_5,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_0
    );
src_cols_V_c14_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A
     port map (
      D(31 downto 0) => cols_V_reg_472(31 downto 0),
      E(0) => AXIvideo2Mat_U0_n_70,
      GaussianBlur_U0_p_src_cols_V_read => GaussianBlur_U0_p_src_cols_V_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cols_V_reg_472_reg[31]\(31 downto 0) => src_cols_V_c14_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_1,
      src_cols_V_c14_empty_n => src_cols_V_c14_empty_n,
      src_cols_V_c14_full_n => src_cols_V_c14_full_n
    );
src_cols_V_c_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_3
     port map (
      D(31 downto 0) => cols(31 downto 0),
      E(0) => start_for_Mat2AXIHfu_U_n_2,
      \ap_CS_fsm_reg[0]\ => start_for_GaussiaIfE_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => src_cols_V_c_U_n_2,
      shiftReg_ce => shiftReg_ce_5,
      shiftReg_ce_0 => shiftReg_ce_1,
      src_cols_V_c14_full_n => src_cols_V_c14_full_n,
      src_cols_V_c_dout(31 downto 0) => src_cols_V_c_dout(31 downto 0),
      src_cols_V_c_empty_n => src_cols_V_c_empty_n,
      src_cols_V_c_full_n => src_cols_V_c_full_n,
      src_rows_V_c13_full_n => src_rows_V_c13_full_n,
      src_rows_V_c_empty_n => src_rows_V_c_empty_n
    );
src_data_stream_0_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_4
     port map (
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      DIADI(7 downto 0) => src_data_stream_0_V_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_5_q0\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => src_data_stream_0_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_97,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_98,
      ram_reg(7) => src_data_stream_0_V_U_n_3,
      ram_reg(6) => src_data_stream_0_V_U_n_4,
      ram_reg(5) => src_data_stream_0_V_U_n_5,
      ram_reg(4) => src_data_stream_0_V_U_n_6,
      ram_reg(3) => src_data_stream_0_V_U_n_7,
      ram_reg(2) => src_data_stream_0_V_U_n_8,
      ram_reg(1) => src_data_stream_0_V_U_n_9,
      ram_reg(0) => src_data_stream_0_V_U_n_10,
      ram_reg_0(7) => src_data_stream_0_V_U_n_11,
      ram_reg_0(6) => src_data_stream_0_V_U_n_12,
      ram_reg_0(5) => src_data_stream_0_V_U_n_13,
      ram_reg_0(4) => src_data_stream_0_V_U_n_14,
      ram_reg_0(3) => src_data_stream_0_V_U_n_15,
      ram_reg_0(2) => src_data_stream_0_V_U_n_16,
      ram_reg_0(1) => src_data_stream_0_V_U_n_17,
      ram_reg_0(0) => src_data_stream_0_V_U_n_18,
      ram_reg_1(7) => src_data_stream_0_V_U_n_19,
      ram_reg_1(6) => src_data_stream_0_V_U_n_20,
      ram_reg_1(5) => src_data_stream_0_V_U_n_21,
      ram_reg_1(4) => src_data_stream_0_V_U_n_22,
      ram_reg_1(3) => src_data_stream_0_V_U_n_23,
      ram_reg_1(2) => src_data_stream_0_V_U_n_24,
      ram_reg_1(1) => src_data_stream_0_V_U_n_25,
      ram_reg_1(0) => src_data_stream_0_V_U_n_26,
      ram_reg_2(7) => src_data_stream_0_V_U_n_27,
      ram_reg_2(6) => src_data_stream_0_V_U_n_28,
      ram_reg_2(5) => src_data_stream_0_V_U_n_29,
      ram_reg_2(4) => src_data_stream_0_V_U_n_30,
      ram_reg_2(3) => src_data_stream_0_V_U_n_31,
      ram_reg_2(2) => src_data_stream_0_V_U_n_32,
      ram_reg_2(1) => src_data_stream_0_V_U_n_33,
      ram_reg_2(0) => src_data_stream_0_V_U_n_34,
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_8_q0\(7 downto 0),
      ram_reg_4 => GaussianBlur_U0_n_96,
      ram_reg_5(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_7_q0\(7 downto 0),
      ram_reg_6(7 downto 0) => \grp_Filter2D_fu_138/k_buf_0_val_6_q0\(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      src_data_stream_0_V_empty_n => src_data_stream_0_V_empty_n,
      src_data_stream_0_V_full_n => src_data_stream_0_V_full_n
    );
src_data_stream_1_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_5
     port map (
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => src_data_stream_1_V_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => src_data_stream_1_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_99,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_100,
      ram_reg(7) => src_data_stream_1_V_U_n_3,
      ram_reg(6) => src_data_stream_1_V_U_n_4,
      ram_reg(5) => src_data_stream_1_V_U_n_5,
      ram_reg(4) => src_data_stream_1_V_U_n_6,
      ram_reg(3) => src_data_stream_1_V_U_n_7,
      ram_reg(2) => src_data_stream_1_V_U_n_8,
      ram_reg(1) => src_data_stream_1_V_U_n_9,
      ram_reg(0) => src_data_stream_1_V_U_n_10,
      ram_reg_0(7) => src_data_stream_1_V_U_n_11,
      ram_reg_0(6) => src_data_stream_1_V_U_n_12,
      ram_reg_0(5) => src_data_stream_1_V_U_n_13,
      ram_reg_0(4) => src_data_stream_1_V_U_n_14,
      ram_reg_0(3) => src_data_stream_1_V_U_n_15,
      ram_reg_0(2) => src_data_stream_1_V_U_n_16,
      ram_reg_0(1) => src_data_stream_1_V_U_n_17,
      ram_reg_0(0) => src_data_stream_1_V_U_n_18,
      ram_reg_1(7) => src_data_stream_1_V_U_n_19,
      ram_reg_1(6) => src_data_stream_1_V_U_n_20,
      ram_reg_1(5) => src_data_stream_1_V_U_n_21,
      ram_reg_1(4) => src_data_stream_1_V_U_n_22,
      ram_reg_1(3) => src_data_stream_1_V_U_n_23,
      ram_reg_1(2) => src_data_stream_1_V_U_n_24,
      ram_reg_1(1) => src_data_stream_1_V_U_n_25,
      ram_reg_1(0) => src_data_stream_1_V_U_n_26,
      ram_reg_2(7) => src_data_stream_1_V_U_n_27,
      ram_reg_2(6) => src_data_stream_1_V_U_n_28,
      ram_reg_2(5) => src_data_stream_1_V_U_n_29,
      ram_reg_2(4) => src_data_stream_1_V_U_n_30,
      ram_reg_2(3) => src_data_stream_1_V_U_n_31,
      ram_reg_2(2) => src_data_stream_1_V_U_n_32,
      ram_reg_2(1) => src_data_stream_1_V_U_n_33,
      ram_reg_2(0) => src_data_stream_1_V_U_n_34,
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_8_q0\(7 downto 0),
      ram_reg_4 => GaussianBlur_U0_n_96,
      ram_reg_5(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_7_q0\(7 downto 0),
      ram_reg_6(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_6_q0\(7 downto 0),
      ram_reg_7(7 downto 0) => \grp_Filter2D_fu_138/k_buf_1_val_5_q0\(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      src_data_stream_1_V_empty_n => src_data_stream_1_V_empty_n,
      src_data_stream_1_V_full_n => src_data_stream_1_V_full_n
    );
src_data_stream_2_V_U: entity work.cv_ov5640_gaussian_0_0_fifo_w8_d2_A_6
     port map (
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => src_data_stream_2_V_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => src_data_stream_2_V_U_n_0,
      \mOutPtr_reg[0]_1\ => GaussianBlur_U0_n_101,
      \mOutPtr_reg[1]_0\ => GaussianBlur_U0_n_102,
      ram_reg(7) => src_data_stream_2_V_U_n_3,
      ram_reg(6) => src_data_stream_2_V_U_n_4,
      ram_reg(5) => src_data_stream_2_V_U_n_5,
      ram_reg(4) => src_data_stream_2_V_U_n_6,
      ram_reg(3) => src_data_stream_2_V_U_n_7,
      ram_reg(2) => src_data_stream_2_V_U_n_8,
      ram_reg(1) => src_data_stream_2_V_U_n_9,
      ram_reg(0) => src_data_stream_2_V_U_n_10,
      ram_reg_0(7) => src_data_stream_2_V_U_n_11,
      ram_reg_0(6) => src_data_stream_2_V_U_n_12,
      ram_reg_0(5) => src_data_stream_2_V_U_n_13,
      ram_reg_0(4) => src_data_stream_2_V_U_n_14,
      ram_reg_0(3) => src_data_stream_2_V_U_n_15,
      ram_reg_0(2) => src_data_stream_2_V_U_n_16,
      ram_reg_0(1) => src_data_stream_2_V_U_n_17,
      ram_reg_0(0) => src_data_stream_2_V_U_n_18,
      ram_reg_1(7) => src_data_stream_2_V_U_n_19,
      ram_reg_1(6) => src_data_stream_2_V_U_n_20,
      ram_reg_1(5) => src_data_stream_2_V_U_n_21,
      ram_reg_1(4) => src_data_stream_2_V_U_n_22,
      ram_reg_1(3) => src_data_stream_2_V_U_n_23,
      ram_reg_1(2) => src_data_stream_2_V_U_n_24,
      ram_reg_1(1) => src_data_stream_2_V_U_n_25,
      ram_reg_1(0) => src_data_stream_2_V_U_n_26,
      ram_reg_2(7) => src_data_stream_2_V_U_n_27,
      ram_reg_2(6) => src_data_stream_2_V_U_n_28,
      ram_reg_2(5) => src_data_stream_2_V_U_n_29,
      ram_reg_2(4) => src_data_stream_2_V_U_n_30,
      ram_reg_2(3) => src_data_stream_2_V_U_n_31,
      ram_reg_2(2) => src_data_stream_2_V_U_n_32,
      ram_reg_2(1) => src_data_stream_2_V_U_n_33,
      ram_reg_2(0) => src_data_stream_2_V_U_n_34,
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_8_q0\(7 downto 0),
      ram_reg_4 => GaussianBlur_U0_n_96,
      ram_reg_5(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_7_q0\(7 downto 0),
      ram_reg_6(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_6_q0\(7 downto 0),
      ram_reg_7(7 downto 0) => \grp_Filter2D_fu_138/k_buf_2_val_5_q0\(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      src_data_stream_2_V_empty_n => src_data_stream_2_V_empty_n,
      src_data_stream_2_V_full_n => src_data_stream_2_V_full_n
    );
src_rows_V_c13_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_7
     port map (
      D(31 downto 0) => src_rows_V_c13_dout(31 downto 0),
      E(0) => AXIvideo2Mat_U0_n_70,
      GaussianBlur_U0_p_src_cols_V_read => GaussianBlur_U0_p_src_cols_V_read,
      \SRL_SIG_reg[1][31]\(31 downto 0) => rows_V_reg_467(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce_1,
      src_rows_V_c13_empty_n => src_rows_V_c13_empty_n,
      src_rows_V_c13_full_n => src_rows_V_c13_full_n
    );
src_rows_V_c_U: entity work.cv_ov5640_gaussian_0_0_fifo_w32_d2_A_8
     port map (
      D(31 downto 0) => rows(31 downto 0),
      E(0) => start_for_Mat2AXIHfu_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce_5,
      src_rows_V_c_dout(31 downto 0) => src_rows_V_c_dout(31 downto 0),
      src_rows_V_c_empty_n => src_rows_V_c_empty_n,
      src_rows_V_c_full_n => src_rows_V_c_full_n
    );
start_for_GaussiaIfE_U: entity work.cv_ov5640_gaussian_0_0_start_for_GaussiaIfE
     port map (
      GaussianBlur_U0_ap_start => GaussianBlur_U0_ap_start,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Q(0) => AXIvideo2Mat_U0_n_68,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      int_ap_idle_reg => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0,
      int_ap_idle_reg_0(0) => Mat2AXIvideo_U0_n_5,
      int_ap_idle_reg_1(0) => GaussianBlur_U0_n_109,
      internal_empty_n_reg_0 => GaussianBlur_U0_n_110,
      internal_empty_n_reg_1 => gaussian_AXILiteS_s_axi_U_n_75,
      internal_full_n_reg_0 => start_for_GaussiaIfE_U_n_2,
      \mOutPtr_reg[2]_0\ => GaussianBlur_U0_n_111,
      start_for_GaussianBlur_U0_full_n => start_for_GaussianBlur_U0_full_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_0
    );
start_for_Mat2AXIHfu_U: entity work.cv_ov5640_gaussian_0_0_start_for_Mat2AXIHfu
     port map (
      CO(0) => exitcond4_i_fu_246_p2,
      E(0) => start_for_Mat2AXIHfu_U_n_2,
      Mat2AXIvideo_U0_ap_ready => Mat2AXIvideo_U0_ap_ready,
      Mat2AXIvideo_U0_ap_start => Mat2AXIvideo_U0_ap_start,
      Q(0) => Mat2AXIvideo_U0_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      dst_cols_V_c_empty_n => dst_cols_V_c_empty_n,
      dst_cols_V_c_full_n => dst_cols_V_c_full_n,
      dst_rows_V_c_empty_n => dst_rows_V_c_empty_n,
      dst_rows_V_c_full_n => dst_rows_V_c_full_n,
      internal_empty_n_reg_0(0) => start_for_Mat2AXIHfu_U_n_4,
      internal_empty_n_reg_1 => Mat2AXIvideo_U0_n_2,
      internal_full_n_reg_0 => start_for_Mat2AXIHfu_U_n_5,
      \mOutPtr_reg[1]_0\ => ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready_reg_n_0,
      \mOutPtr_reg[2]_0\ => gaussian_AXILiteS_s_axi_U_n_70,
      shiftReg_ce => shiftReg_ce_5,
      shiftReg_ce_0 => shiftReg_ce_1,
      src_cols_V_c_full_n => src_cols_V_c_full_n,
      src_rows_V_c_full_n => src_rows_V_c_full_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity cv_ov5640_gaussian_0_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_r_TVALID : in STD_LOGIC;
    in_r_TREADY : out STD_LOGIC;
    in_r_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    in_r_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_r_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_r_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TVALID : out STD_LOGIC;
    out_r_TREADY : in STD_LOGIC;
    out_r_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    out_r_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_r_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_r_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of cv_ov5640_gaussian_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of cv_ov5640_gaussian_0_0 : entity is "cv_ov5640_gaussian_0_0,gaussian,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of cv_ov5640_gaussian_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of cv_ov5640_gaussian_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of cv_ov5640_gaussian_0_0 : entity is "gaussian,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of cv_ov5640_gaussian_0_0 : entity is "yes";
end cv_ov5640_gaussian_0_0;

architecture STRUCTURE of cv_ov5640_gaussian_0_0 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_r:out_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_r_TREADY : signal is "xilinx.com:interface:axis:1.0 in_r TREADY";
  attribute X_INTERFACE_INFO of in_r_TVALID : signal is "xilinx.com:interface:axis:1.0 in_r TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of out_r_TREADY : signal is "xilinx.com:interface:axis:1.0 out_r TREADY";
  attribute X_INTERFACE_INFO of out_r_TVALID : signal is "xilinx.com:interface:axis:1.0 out_r TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of in_r_TDATA : signal is "xilinx.com:interface:axis:1.0 in_r TDATA";
  attribute X_INTERFACE_INFO of in_r_TDEST : signal is "xilinx.com:interface:axis:1.0 in_r TDEST";
  attribute X_INTERFACE_PARAMETER of in_r_TDEST : signal is "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_r_TID : signal is "xilinx.com:interface:axis:1.0 in_r TID";
  attribute X_INTERFACE_INFO of in_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_r TKEEP";
  attribute X_INTERFACE_INFO of in_r_TLAST : signal is "xilinx.com:interface:axis:1.0 in_r TLAST";
  attribute X_INTERFACE_INFO of in_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_r TSTRB";
  attribute X_INTERFACE_INFO of in_r_TUSER : signal is "xilinx.com:interface:axis:1.0 in_r TUSER";
  attribute X_INTERFACE_INFO of out_r_TDATA : signal is "xilinx.com:interface:axis:1.0 out_r TDATA";
  attribute X_INTERFACE_INFO of out_r_TDEST : signal is "xilinx.com:interface:axis:1.0 out_r TDEST";
  attribute X_INTERFACE_PARAMETER of out_r_TDEST : signal is "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_r_TID : signal is "xilinx.com:interface:axis:1.0 out_r TID";
  attribute X_INTERFACE_INFO of out_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_r TKEEP";
  attribute X_INTERFACE_INFO of out_r_TLAST : signal is "xilinx.com:interface:axis:1.0 out_r TLAST";
  attribute X_INTERFACE_INFO of out_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_r TSTRB";
  attribute X_INTERFACE_INFO of out_r_TUSER : signal is "xilinx.com:interface:axis:1.0 out_r TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.cv_ov5640_gaussian_0_0_gaussian
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_r_TDATA(23 downto 0) => in_r_TDATA(23 downto 0),
      in_r_TDEST(0) => in_r_TDEST(0),
      in_r_TID(0) => in_r_TID(0),
      in_r_TKEEP(2 downto 0) => in_r_TKEEP(2 downto 0),
      in_r_TLAST(0) => in_r_TLAST(0),
      in_r_TREADY => in_r_TREADY,
      in_r_TSTRB(2 downto 0) => in_r_TSTRB(2 downto 0),
      in_r_TUSER(0) => in_r_TUSER(0),
      in_r_TVALID => in_r_TVALID,
      interrupt => interrupt,
      out_r_TDATA(23 downto 0) => out_r_TDATA(23 downto 0),
      out_r_TDEST(0) => out_r_TDEST(0),
      out_r_TID(0) => out_r_TID(0),
      out_r_TKEEP(2 downto 0) => out_r_TKEEP(2 downto 0),
      out_r_TLAST(0) => out_r_TLAST(0),
      out_r_TREADY => out_r_TREADY,
      out_r_TSTRB(2 downto 0) => out_r_TSTRB(2 downto 0),
      out_r_TUSER(0) => out_r_TUSER(0),
      out_r_TVALID => out_r_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
